// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "03/11/2024 17:26:52"

// 
// Device: Altera 10M40DCF256I7G Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RCB_TOP (
	RST_WD,
	A_24V_L_EN,
	B_24V_L_EN,
	A_24V_R_EN,
	B_24V_R_EN,
	A_35V_L_EN,
	B_35V_L_EN,
	A_35V_R_EN,
	B_35V_R_EN,
	BIT_SSR_SW,
	CLK_100M,
	CONFIG_SEL,
	CPU_RESETn,
	CS0,
	ESTOP_DELAY,
	ESTOP_OPEN_REQUEST,
	ESTOP_STATUS,
	ESTOP_STATUS_FAIL,
	FAN1_PWM,
	FAN1_TACHO_BUFF,
	FAN2_PWM,
	FAN2_TACHO_BUFF,
	FLA_PWR_DIS,
	FPGA4V_DIS,
	FPGA_DIAG_ACT,
	FPGA_ESTOP_REQ,
	FPGA_FAULT,
	FPGA_INT,
	FPGA_L_ROBOT_RX,
	FPGA_L_ROBOT_TX,
	FPGA_L_SP_TX,
	FPGA_R_ROBOT_RX,
	FPGA_R_ROBOT_TX,
	FPGA_R_SP_TX,
	FPGA_WHEEL_STOP_ELO,
	FPGA1,
	FPGA10,
	FPGA11,
	FPGA12,
	FPGA13,
	FPGA2,
	FPGA3,
	FPGA4,
	FPGA5,
	FPGA6,
	FPGA7,
	FPGA8,
	FPGA9,
	L_TOOL_EX_LED_DIN,
	L_4MB_SER_IN_ER,
	L_4MB_SER_IN_SE,
	L_EEF_SER_IN_ER,
	L_EEF_SER_IN_SE,
	L_LED_DIN,
	L_M5B_SER_IN_ER,
	L_M5B_SER_IN_SE,
	L_NC_switch_TOOL_EX_FPGA,
	L_NO_switch_TOOL_EX_FPGA,
	L_POS_SENS_0_OUT1_BUFF,
	L_POS_SENS_0_OUT2_BUFF,
	L_POS_SENS_1_OUT1_BUFF,
	L_POS_SENS_1_OUT2_BUFF,
	L_POS_SENS_OUT1_BUFF,
	L_POS_SENS_OUT2_BUFF,
	L_ROBOT_DIFF_SP2,
	L_SCU_INVALIDn,
	L_SER_RX_ER,
	L_WHEEL_SENS_A1_OUT1_BUFF,
	L_WHEEL_SENS_A1_OUT2_BUFF,
	L_WHEEL_SENS_A2_OUT1_BUFF,
	L_WHEEL_SENS_A2_OUT2_BUFF,
	L_WHEEL_SENS_SPARE_OUT1_BUFF,
	L_WHEEL_SENS_SPARE_OUT2_BUFF,
	LED_1,
	LED_2,
	LED_3,
	LED_4,
	LED_5,
	LED_6,
	LED_7,
	LED_8,
	MICCB_SP_IN_A_F,
	MICCB_SP_IN_B_F,
	MicCB_ESTOP_OPEN_REQUEST,
	MICCB_GEN_SYNC_FAIL,
	MICCB_GEN_SYNC_FPGA,
	MICCB_SPARE_IO0,
	MICCB_SPARE_IO1,
	MICCB_SPARE_IO2,
	MICCB_SPARE_IO3,
	MISO0,
	MOSI0,
	SCL_ADC,
	SDA_ADC,
	TEENSY_FPGA_R_RX,
	TEENSY_FPGA_R_TX,
	TEENSY_FPGA_L_RX,
	TEENSY_FPGA_L_TX,
	OPEN_ELO_REQUEST,
	PS_PG_FPGA,
	R_TOOL_EX_LED_DIN,
	R_4MB_SER_IN_ER,
	R_4MB_SER_IN_SE,
	R_EEF_SER_IN_ER,
	R_EEF_SER_IN_SE,
	R_LED_DIN,
	R_M5B_SER_IN_ER,
	R_M5B_SER_IN_SE,
	R_NC_switch_TOOL_EX_FPGA,
	R_NO_switch_TOOL_EX_FPGA,
	R_POS_SENS_0_OUT1_BUFF,
	R_POS_SENS_0_OUT2_BUFF,
	R_POS_SENS_1_OUT1_BUFF,
	R_POS_SENS_1_OUT2_BUFF,
	R_POS_SENS_OUT1_BUFF,
	R_POS_SENS_OUT2_BUFF,
	R_ROBOT_DIFF_SP1,
	R_ROBOT_DIFF_SP2,
	R_SCU_Invalid_n,
	R_SER_RX_ER,
	R_WHEEL_SENS_A1_OUT1_BUFF,
	R_WHEEL_SENS_A1_OUT2_BUFF,
	R_WHEEL_SENS_A2_OUT1_BUFF,
	R_WHEEL_SENS_A2_OUT2_BUFF,
	R_WHEEL_SENS_SPARE_OUT1_BUFF,
	R_WHEEL_SENS_SPARE_OUT2_BUFF,
	ROBOT_ESTOP_LED_DIN,
	S_LED_DIN,
	SCK0,
	SPARE1_ANALOG_SW_0_SEL_FPGA,
	SPARE1_ANALOG_SW_1_SEL_FPGA,
	SPARE1_ANALOG_SW_SEL_FPGA,
	SPARE1_DIFF0,
	SPARE1_DIFF1,
	SPARE1_DIFF2,
	SPARE1_DIFF3,
	SPARE1_IO0_FPGA,
	SPARE1_IO1_FPGA,
	SPARE1_IO2_FPGA,
	SPARE1_IO3_FPGA,
	SPARE2_ANALOG_SW_0_SEL_FPGA,
	SPARE2_ANALOG_SW_1_SEL_FPGA,
	SPARE2_ANALOG_SW_SEL_FPGA,
	SPARE2_DIFF0,
	SPARE2_DIFF1,
	SPARE2_DIFF2,
	SPARE2_DIFF3,
	SPARE2_IO0_FPGA,
	SPARE2_IO1_FPGA,
	SPARE2_IO2_FPGA,
	SPARE2_IO3_FPGA,
	SSR_ON_FPGA,
	Teensy_FPGA_SP0,
	Teensy_FPGA_SP1,
	Teensy_FPGA_SP2,
	TEENSY_LEDS_STRIP_DO);
input 	RST_WD;
output 	A_24V_L_EN;
output 	B_24V_L_EN;
output 	A_24V_R_EN;
output 	B_24V_R_EN;
output 	A_35V_L_EN;
output 	B_35V_L_EN;
output 	A_35V_R_EN;
output 	B_35V_R_EN;
output 	BIT_SSR_SW;
input 	CLK_100M;
input 	CONFIG_SEL;
input 	CPU_RESETn;
input 	CS0;
output 	ESTOP_DELAY;
input 	ESTOP_OPEN_REQUEST;
input 	ESTOP_STATUS;
input 	ESTOP_STATUS_FAIL;
output 	FAN1_PWM;
input 	FAN1_TACHO_BUFF;
output 	FAN2_PWM;
input 	FAN2_TACHO_BUFF;
input 	FLA_PWR_DIS;
output 	FPGA4V_DIS;
output 	FPGA_DIAG_ACT;
output 	FPGA_ESTOP_REQ;
output 	FPGA_FAULT;
output 	FPGA_INT;
input 	FPGA_L_ROBOT_RX;
output 	FPGA_L_ROBOT_TX;
output 	FPGA_L_SP_TX;
input 	FPGA_R_ROBOT_RX;
output 	FPGA_R_ROBOT_TX;
output 	FPGA_R_SP_TX;
output 	FPGA_WHEEL_STOP_ELO;
output 	FPGA1;
output 	FPGA10;
output 	FPGA11;
output 	FPGA12;
output 	FPGA13;
output 	FPGA2;
output 	FPGA3;
output 	FPGA4;
output 	FPGA5;
output 	FPGA6;
output 	FPGA7;
output 	FPGA8;
output 	FPGA9;
output 	L_TOOL_EX_LED_DIN;
input 	L_4MB_SER_IN_ER;
input 	L_4MB_SER_IN_SE;
input 	L_EEF_SER_IN_ER;
input 	L_EEF_SER_IN_SE;
output 	L_LED_DIN;
input 	L_M5B_SER_IN_ER;
input 	L_M5B_SER_IN_SE;
input 	L_NC_switch_TOOL_EX_FPGA;
input 	L_NO_switch_TOOL_EX_FPGA;
input 	L_POS_SENS_0_OUT1_BUFF;
input 	L_POS_SENS_0_OUT2_BUFF;
input 	L_POS_SENS_1_OUT1_BUFF;
input 	L_POS_SENS_1_OUT2_BUFF;
input 	L_POS_SENS_OUT1_BUFF;
input 	L_POS_SENS_OUT2_BUFF;
input 	L_ROBOT_DIFF_SP2;
input 	L_SCU_INVALIDn;
input 	L_SER_RX_ER;
input 	L_WHEEL_SENS_A1_OUT1_BUFF;
input 	L_WHEEL_SENS_A1_OUT2_BUFF;
input 	L_WHEEL_SENS_A2_OUT1_BUFF;
input 	L_WHEEL_SENS_A2_OUT2_BUFF;
input 	L_WHEEL_SENS_SPARE_OUT1_BUFF;
input 	L_WHEEL_SENS_SPARE_OUT2_BUFF;
output 	LED_1;
output 	LED_2;
output 	LED_3;
output 	LED_4;
output 	LED_5;
output 	LED_6;
output 	LED_7;
output 	LED_8;
input 	MICCB_SP_IN_A_F;
input 	MICCB_SP_IN_B_F;
input 	MicCB_ESTOP_OPEN_REQUEST;
input 	MICCB_GEN_SYNC_FAIL;
input 	MICCB_GEN_SYNC_FPGA;
input 	MICCB_SPARE_IO0;
input 	MICCB_SPARE_IO1;
input 	MICCB_SPARE_IO2;
input 	MICCB_SPARE_IO3;
output 	MISO0;
input 	MOSI0;
inout 	SCL_ADC;
inout 	SDA_ADC;
output 	TEENSY_FPGA_R_RX;
input 	TEENSY_FPGA_R_TX;
output 	TEENSY_FPGA_L_RX;
input 	TEENSY_FPGA_L_TX;
output 	OPEN_ELO_REQUEST;
input 	PS_PG_FPGA;
output 	R_TOOL_EX_LED_DIN;
input 	R_4MB_SER_IN_ER;
input 	R_4MB_SER_IN_SE;
input 	R_EEF_SER_IN_ER;
input 	R_EEF_SER_IN_SE;
output 	R_LED_DIN;
input 	R_M5B_SER_IN_ER;
input 	R_M5B_SER_IN_SE;
input 	R_NC_switch_TOOL_EX_FPGA;
input 	R_NO_switch_TOOL_EX_FPGA;
input 	R_POS_SENS_0_OUT1_BUFF;
input 	R_POS_SENS_0_OUT2_BUFF;
input 	R_POS_SENS_1_OUT1_BUFF;
input 	R_POS_SENS_1_OUT2_BUFF;
input 	R_POS_SENS_OUT1_BUFF;
input 	R_POS_SENS_OUT2_BUFF;
input 	R_ROBOT_DIFF_SP1;
input 	R_ROBOT_DIFF_SP2;
input 	R_SCU_Invalid_n;
input 	R_SER_RX_ER;
input 	R_WHEEL_SENS_A1_OUT1_BUFF;
input 	R_WHEEL_SENS_A1_OUT2_BUFF;
input 	R_WHEEL_SENS_A2_OUT1_BUFF;
input 	R_WHEEL_SENS_A2_OUT2_BUFF;
input 	R_WHEEL_SENS_SPARE_OUT1_BUFF;
input 	R_WHEEL_SENS_SPARE_OUT2_BUFF;
output 	ROBOT_ESTOP_LED_DIN;
output 	S_LED_DIN;
input 	SCK0;
output 	SPARE1_ANALOG_SW_0_SEL_FPGA;
output 	SPARE1_ANALOG_SW_1_SEL_FPGA;
output 	SPARE1_ANALOG_SW_SEL_FPGA;
input 	SPARE1_DIFF0;
input 	SPARE1_DIFF1;
output 	SPARE1_DIFF2;
output 	SPARE1_DIFF3;
input 	SPARE1_IO0_FPGA;
input 	SPARE1_IO1_FPGA;
output 	SPARE1_IO2_FPGA;
output 	SPARE1_IO3_FPGA;
output 	SPARE2_ANALOG_SW_0_SEL_FPGA;
output 	SPARE2_ANALOG_SW_1_SEL_FPGA;
output 	SPARE2_ANALOG_SW_SEL_FPGA;
input 	SPARE2_DIFF0;
input 	SPARE2_DIFF1;
output 	SPARE2_DIFF2;
output 	SPARE2_DIFF3;
input 	SPARE2_IO0_FPGA;
input 	SPARE2_IO1_FPGA;
output 	SPARE2_IO2_FPGA;
output 	SPARE2_IO3_FPGA;
input 	SSR_ON_FPGA;
output 	Teensy_FPGA_SP0;
output 	Teensy_FPGA_SP1;
output 	Teensy_FPGA_SP2;
input 	TEENSY_LEDS_STRIP_DO;

// Design Ports Information
// RST_WD	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A_24V_L_EN	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_24V_L_EN	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_24V_R_EN	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_24V_R_EN	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_35V_L_EN	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_35V_L_EN	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_35V_R_EN	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_35V_R_EN	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BIT_SSR_SW	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CONFIG_SEL	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_RESETn	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_DELAY	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ESTOP_OPEN_REQUEST	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_STATUS	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_STATUS_FAIL	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FAN1_PWM	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FAN1_TACHO_BUFF	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FAN2_PWM	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FAN2_TACHO_BUFF	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FLA_PWR_DIS	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA4V_DIS	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_DIAG_ACT	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_ESTOP_REQ	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_FAULT	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_INT	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_L_ROBOT_RX	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_L_ROBOT_TX	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_L_SP_TX	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_R_ROBOT_RX	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_R_ROBOT_TX	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_R_SP_TX	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_WHEEL_STOP_ELO	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA1	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA10	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA11	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA12	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA13	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA2	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA3	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA4	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA5	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA6	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA7	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA8	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA9	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_TOOL_EX_LED_DIN	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_4MB_SER_IN_ER	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_EEF_SER_IN_ER	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_LED_DIN	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_M5B_SER_IN_ER	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_ROBOT_DIFF_SP2	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_SCU_INVALIDn	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_SER_RX_ER	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED_1	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_2	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_3	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_4	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_5	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_6	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_7	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_8	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MICCB_SP_IN_A_F	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SP_IN_B_F	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MicCB_ESTOP_OPEN_REQUEST	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_GEN_SYNC_FAIL	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_GEN_SYNC_FPGA	=>  Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SPARE_IO0	=>  Location: PIN_J16,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MICCB_SPARE_IO1	=>  Location: PIN_K15,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MICCB_SPARE_IO2	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SPARE_IO3	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MISO0	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_R_RX	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_R_TX	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEENSY_FPGA_L_RX	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_L_TX	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OPEN_ELO_REQUEST	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS_PG_FPGA	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_TOOL_EX_LED_DIN	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R_4MB_SER_IN_ER	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_EEF_SER_IN_ER	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_LED_DIN	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R_M5B_SER_IN_ER	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_ROBOT_DIFF_SP1	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_ROBOT_DIFF_SP2	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_SCU_Invalid_n	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_SER_RX_ER	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ROBOT_ESTOP_LED_DIN	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// S_LED_DIN	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_ANALOG_SW_0_SEL_FPGA	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_ANALOG_SW_1_SEL_FPGA	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_ANALOG_SW_SEL_FPGA	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_DIFF0	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF1	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF2	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_DIFF3	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_IO0_FPGA	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO1_FPGA	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO2_FPGA	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_IO3_FPGA	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_ANALOG_SW_0_SEL_FPGA	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_ANALOG_SW_1_SEL_FPGA	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_ANALOG_SW_SEL_FPGA	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_DIFF0	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF1	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF2	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_DIFF3	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_IO0_FPGA	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO1_FPGA	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO2_FPGA	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_IO3_FPGA	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SSR_ON_FPGA	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Teensy_FPGA_SP0	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Teensy_FPGA_SP1	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Teensy_FPGA_SP2	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SCL_ADC	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDA_ADC	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_100M	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEENSY_LEDS_STRIP_DO	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MOSI0	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCK0	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CS0	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_M5B_SER_IN_SE	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_4MB_SER_IN_SE	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_EEF_SER_IN_SE	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_M5B_SER_IN_SE	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_4MB_SER_IN_SE	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_EEF_SER_IN_SE	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_0_OUT1_BUFF	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_0_OUT1_BUFF	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_0_OUT2_BUFF	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_0_OUT2_BUFF	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_1_OUT1_BUFF	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_1_OUT1_BUFF	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_1_OUT2_BUFF	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_1_OUT2_BUFF	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_OUT1_BUFF	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_OUT1_BUFF	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_OUT2_BUFF	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_OUT2_BUFF	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A1_OUT1_BUFF	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A1_OUT1_BUFF	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A1_OUT2_BUFF	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A1_OUT2_BUFF	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A2_OUT1_BUFF	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A2_OUT1_BUFF	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_NC_switch_TOOL_EX_FPGA	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A2_OUT2_BUFF	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A2_OUT2_BUFF	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_NO_switch_TOOL_EX_FPGA	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_SPARE_OUT1_BUFF	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_SPARE_OUT1_BUFF	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_NC_switch_TOOL_EX_FPGA	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_SPARE_OUT2_BUFF	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_SPARE_OUT2_BUFF	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_NO_switch_TOOL_EX_FPGA	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RST_WD~input_o ;
wire \CONFIG_SEL~input_o ;
wire \CPU_RESETn~input_o ;
wire \ESTOP_OPEN_REQUEST~input_o ;
wire \ESTOP_STATUS~input_o ;
wire \ESTOP_STATUS_FAIL~input_o ;
wire \FAN1_TACHO_BUFF~input_o ;
wire \FAN2_TACHO_BUFF~input_o ;
wire \FLA_PWR_DIS~input_o ;
wire \FPGA_L_ROBOT_RX~input_o ;
wire \FPGA_R_ROBOT_RX~input_o ;
wire \L_4MB_SER_IN_ER~input_o ;
wire \L_EEF_SER_IN_ER~input_o ;
wire \L_M5B_SER_IN_ER~input_o ;
wire \L_ROBOT_DIFF_SP2~input_o ;
wire \L_SCU_INVALIDn~input_o ;
wire \L_SER_RX_ER~input_o ;
wire \MICCB_SP_IN_A_F~input_o ;
wire \MICCB_SP_IN_B_F~input_o ;
wire \MicCB_ESTOP_OPEN_REQUEST~input_o ;
wire \MICCB_GEN_SYNC_FAIL~input_o ;
wire \MICCB_GEN_SYNC_FPGA~input_o ;
wire \MICCB_SPARE_IO0~input_o ;
wire \MICCB_SPARE_IO1~input_o ;
wire \MICCB_SPARE_IO2~input_o ;
wire \MICCB_SPARE_IO3~input_o ;
wire \TEENSY_FPGA_R_TX~input_o ;
wire \TEENSY_FPGA_L_TX~input_o ;
wire \PS_PG_FPGA~input_o ;
wire \R_4MB_SER_IN_ER~input_o ;
wire \R_EEF_SER_IN_ER~input_o ;
wire \R_M5B_SER_IN_ER~input_o ;
wire \R_ROBOT_DIFF_SP1~input_o ;
wire \R_ROBOT_DIFF_SP2~input_o ;
wire \R_SCU_Invalid_n~input_o ;
wire \R_SER_RX_ER~input_o ;
wire \SPARE1_DIFF0~input_o ;
wire \SPARE1_DIFF1~input_o ;
wire \SPARE1_IO0_FPGA~input_o ;
wire \SPARE1_IO1_FPGA~input_o ;
wire \SPARE2_DIFF0~input_o ;
wire \SPARE2_DIFF1~input_o ;
wire \SPARE2_IO0_FPGA~input_o ;
wire \SPARE2_IO1_FPGA~input_o ;
wire \SSR_ON_FPGA~input_o ;
wire \SDA_ADC~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \ESTOP_DELAY~output_o ;
wire \MISO0~output_o ;
wire \SCL_ADC~output_o ;
wire \SDA_ADC~output_o ;
wire \A_24V_L_EN~output_o ;
wire \B_24V_L_EN~output_o ;
wire \A_24V_R_EN~output_o ;
wire \B_24V_R_EN~output_o ;
wire \A_35V_L_EN~output_o ;
wire \B_35V_L_EN~output_o ;
wire \A_35V_R_EN~output_o ;
wire \B_35V_R_EN~output_o ;
wire \BIT_SSR_SW~output_o ;
wire \FAN1_PWM~output_o ;
wire \FAN2_PWM~output_o ;
wire \FPGA4V_DIS~output_o ;
wire \FPGA_DIAG_ACT~output_o ;
wire \FPGA_ESTOP_REQ~output_o ;
wire \FPGA_FAULT~output_o ;
wire \FPGA_INT~output_o ;
wire \FPGA_L_ROBOT_TX~output_o ;
wire \FPGA_L_SP_TX~output_o ;
wire \FPGA_R_ROBOT_TX~output_o ;
wire \FPGA_R_SP_TX~output_o ;
wire \FPGA_WHEEL_STOP_ELO~output_o ;
wire \FPGA1~output_o ;
wire \FPGA10~output_o ;
wire \FPGA11~output_o ;
wire \FPGA12~output_o ;
wire \FPGA13~output_o ;
wire \FPGA2~output_o ;
wire \FPGA3~output_o ;
wire \FPGA4~output_o ;
wire \FPGA5~output_o ;
wire \FPGA6~output_o ;
wire \FPGA7~output_o ;
wire \FPGA8~output_o ;
wire \FPGA9~output_o ;
wire \L_TOOL_EX_LED_DIN~output_o ;
wire \L_LED_DIN~output_o ;
wire \LED_1~output_o ;
wire \LED_2~output_o ;
wire \LED_3~output_o ;
wire \LED_4~output_o ;
wire \LED_5~output_o ;
wire \LED_6~output_o ;
wire \LED_7~output_o ;
wire \LED_8~output_o ;
wire \TEENSY_FPGA_R_RX~output_o ;
wire \TEENSY_FPGA_L_RX~output_o ;
wire \OPEN_ELO_REQUEST~output_o ;
wire \R_TOOL_EX_LED_DIN~output_o ;
wire \R_LED_DIN~output_o ;
wire \ROBOT_ESTOP_LED_DIN~output_o ;
wire \S_LED_DIN~output_o ;
wire \SPARE1_ANALOG_SW_0_SEL_FPGA~output_o ;
wire \SPARE1_ANALOG_SW_1_SEL_FPGA~output_o ;
wire \SPARE1_ANALOG_SW_SEL_FPGA~output_o ;
wire \SPARE1_DIFF2~output_o ;
wire \SPARE1_DIFF3~output_o ;
wire \SPARE1_IO2_FPGA~output_o ;
wire \SPARE1_IO3_FPGA~output_o ;
wire \SPARE2_ANALOG_SW_0_SEL_FPGA~output_o ;
wire \SPARE2_ANALOG_SW_1_SEL_FPGA~output_o ;
wire \SPARE2_ANALOG_SW_SEL_FPGA~output_o ;
wire \SPARE2_DIFF2~output_o ;
wire \SPARE2_DIFF3~output_o ;
wire \SPARE2_IO2_FPGA~output_o ;
wire \SPARE2_IO3_FPGA~output_o ;
wire \Teensy_FPGA_SP0~output_o ;
wire \Teensy_FPGA_SP1~output_o ;
wire \Teensy_FPGA_SP2~output_o ;
wire \CLK_100M~input_o ;
wire \CLK_100M~inputclkctrl_outclk ;
wire \SCK0~input_o ;
wire \rcb_spi_inst|sclk_meta~feeder_combout ;
wire \rcb_spi_inst|sclk_meta~q ;
wire \rcb_spi_inst|sclk_syn~0_combout ;
wire \rcb_spi_inst|sclk_syn~q ;
wire \rcb_spi_inst|spi_clk_reg~0_combout ;
wire \rcb_spi_inst|spi_clk_reg~q ;
wire \rcb_spi_inst|data_cnt[0]~6_combout ;
wire \MOSI0~input_o ;
wire \rcb_spi_inst|mosi_meta~feeder_combout ;
wire \rcb_spi_inst|mosi_meta~q ;
wire \rcb_spi_inst|mosi_syn~0_combout ;
wire \rcb_spi_inst|mosi_syn~q ;
wire \rcb_spi_inst|shift_reg[0]~feeder_combout ;
wire \rcb_spi_inst|sclk_posedge~combout ;
wire \rcb_spi_inst|shift_reg[1]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[2]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[3]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[4]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[5]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[6]~feeder_combout ;
wire \rcb_spi_inst|Equal2~0_combout ;
wire \rcb_spi_inst|Equal2~1_combout ;
wire \rcb_spi_inst|Equal2~2_combout ;
wire \rcb_spi_inst|data_cnt[3]~13 ;
wire \rcb_spi_inst|data_cnt[4]~14_combout ;
wire \rcb_spi_inst|data_cnt[4]~15 ;
wire \rcb_spi_inst|data_cnt[5]~16_combout ;
wire \CS0~input_o ;
wire \rcb_spi_inst|cs_n_meta~q ;
wire \rcb_spi_inst|cs_n_syn~0_combout ;
wire \rcb_spi_inst|cs_n_syn~q ;
wire \rcb_spi_inst|addr_rdy~0_combout ;
wire \rcb_spi_inst|addr_rdy~q ;
wire \rcb_spi_inst|state.CMD~q ;
wire \rcb_spi_inst|Selector2~0_combout ;
wire \rcb_spi_inst|Selector2~1_combout ;
wire \rcb_spi_inst|state.ADDR~q ;
wire \rcb_spi_inst|Equal3~0_combout ;
wire \rcb_spi_inst|spi_mode.READ_MODE~q ;
wire \rcb_spi_inst|Selector4~0_combout ;
wire \rcb_spi_inst|Selector4~1_combout ;
wire \rcb_spi_inst|state.MISO_DATA~q ;
wire \rcb_spi_inst|state.MOSI_DATA~q ;
wire \rcb_spi_inst|Selector0~1_combout ;
wire \rcb_spi_inst|WideNor1~combout ;
wire \rcb_spi_inst|spi_mode.UNDEF_MODE~q ;
wire \rcb_spi_inst|Selector0~0_combout ;
wire \rcb_spi_inst|Selector0~2_combout ;
wire \rcb_spi_inst|Selector0~3_combout ;
wire \rcb_spi_inst|state.IDLE~q ;
wire \rcb_spi_inst|Selector1~0_combout ;
wire \rcb_spi_inst|com_rdy~1_combout ;
wire \rcb_spi_inst|com_rdy~q ;
wire \rcb_spi_inst|spi_mode.WRITE_MODE~q ;
wire \rcb_spi_inst|data_cnt[4]~18_combout ;
wire \rcb_spi_inst|data_cnt[4]~19_combout ;
wire \rcb_spi_inst|data_cnt[0]~7 ;
wire \rcb_spi_inst|data_cnt[1]~8_combout ;
wire \rcb_spi_inst|data_cnt[1]~9 ;
wire \rcb_spi_inst|data_cnt[2]~10_combout ;
wire \rcb_spi_inst|data_cnt[2]~11 ;
wire \rcb_spi_inst|data_cnt[3]~12_combout ;
wire \rcb_spi_inst|com_rdy~0_combout ;
wire \rcb_spi_inst|Equal4~0_combout ;
wire \rcb_spi_inst|Selector3~0_combout ;
wire \rcb_spi_inst|Selector3~1_combout ;
wire \rcb_spi_inst|Selector11~0_combout ;
wire \rcb_spi_inst|Selector11~1_combout ;
wire \rcb_spi_inst|send_miso~q ;
wire \rcb_spi_inst|miso~3_combout ;
wire \rcb_spi_inst|shift_reg[8]~feeder_combout ;
wire \rcb_spi_inst|addr[8]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[10]~feeder_combout ;
wire \rcb_spi_inst|addr[11]~feeder_combout ;
wire \rcb_spi_inst|addr[9]~feeder_combout ;
wire \i_rcb_registers|Equal0~1_combout ;
wire \rcb_spi_inst|addr[4]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[12]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[13]~feeder_combout ;
wire \rcb_spi_inst|addr[13]~feeder_combout ;
wire \rcb_spi_inst|addr[12]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[14]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[15]~feeder_combout ;
wire \i_rcb_registers|Equal0~0_combout ;
wire \rcb_spi_inst|addr[6]~feeder_combout ;
wire \i_rcb_registers|Equal0~2_combout ;
wire \i_rcb_registers|Equal0~3_combout ;
wire \rcb_spi_inst|addr[2]~feeder_combout ;
wire \i_rcb_registers|Equal8~0_combout ;
wire \i_rcb_registers|Equal13~0_combout ;
wire \i_rcb_registers|Equal5~0_combout ;
wire \i_rcb_registers|Equal0~5_combout ;
wire \i_rcb_registers|Equal4~0_combout ;
wire \i_rcb_registers|Equal0~4_combout ;
wire \i_rcb_registers|Equal3~0_combout ;
wire \i_rcb_registers|WideNor0~1_combout ;
wire \i_rcb_registers|Equal1~0_combout ;
wire \i_rcb_registers|Equal0~6_combout ;
wire \i_rcb_registers|Equal32~0_combout ;
wire \i_rcb_registers|Equal31~0_combout ;
wire \i_rcb_registers|WideNor0~0_combout ;
wire \rcb_spi_inst|miso_shift~5_combout ;
wire \i_rcb_registers|Equal18~0_combout ;
wire \i_rcb_registers|Equal18~1_combout ;
wire \rcb_spi_inst|miso_shift~6_combout ;
wire \rcb_spi_inst|miso_shift~129_combout ;
wire \rcb_spi_inst|miso_shift~2_combout ;
wire \rcb_spi_inst|miso_shift~3_combout ;
wire \rcb_spi_inst|miso_shift~4_combout ;
wire \i_rcb_registers|Equal0~7_combout ;
wire \rcb_spi_inst|miso_shift~7_combout ;
wire \rcb_spi_inst|miso_shift~8_combout ;
wire \rcb_spi_inst|miso_shift~10_combout ;
wire \i_rcb_registers|Equal16~0_combout ;
wire \rcb_spi_inst|miso_shift~11_combout ;
wire \rcb_spi_inst|miso_shift~9_combout ;
wire \rcb_spi_inst|miso_shift~12_combout ;
wire \rcb_spi_inst|miso_shift~13_combout ;
wire \i_rcb_registers|WideNor0~combout ;
wire \rcb_spi_inst|miso_shift[22]~14_combout ;
wire \i_rcb_registers|Equal2~0_combout ;
wire \i_rcb_registers|Equal30~0_combout ;
wire \rcb_spi_inst|shift_reg[16]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[19]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[20]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[21]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[23]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[26]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[27]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[28]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[30]~feeder_combout ;
wire \i_rcb_registers|SSRs_Right_reg[30]~feeder_combout ;
wire \rcb_spi_inst|always7~2_combout ;
wire \rcb_spi_inst|data_mosi_rdy~q ;
wire \i_rcb_registers|SSRs_Right_reg[0]~0_combout ;
wire \i_rcb_registers|SSRs_Left_reg[0]~0_combout ;
wire \rcb_spi_inst|miso_shift[22]~15_combout ;
wire \i_rcb_registers|SSRs_Right_reg[29]~feeder_combout ;
wire \i_rcb_registers|SSRs_Right_reg[28]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~26_combout ;
wire \rcb_spi_inst|miso_shift~27_combout ;
wire \rcb_spi_inst|miso_shift~28_combout ;
wire \i_rcb_registers|WideNor0~2_combout ;
wire \rcb_spi_inst|miso_shift~38_combout ;
wire \i_rcb_registers|SSRs_Right_reg[22]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~57_combout ;
wire \rcb_spi_inst|miso_shift~61_combout ;
wire \rcb_spi_inst|miso_shift~65_combout ;
wire \i_rcb_registers|SSRs_Right_reg[15]~feeder_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ;
wire \L_POS_SENS_0_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~81_combout ;
wire \R_POS_SENS_0_OUT1_BUFF~input_o ;
wire \i_rcb_registers|R_Wheels_sensors_reg[11]~feeder_combout ;
wire \i_rcb_registers|Equal14~0_combout ;
wire \i_rcb_registers|Equal5~1_combout ;
wire \rcb_spi_inst|miso_shift~82_combout ;
wire \rcb_spi_inst|miso_shift~83_combout ;
wire \rcb_spi_inst|miso_shift~84_combout ;
wire \rcb_spi_inst|miso_shift[12]~feeder_combout ;
wire \i_rcb_registers|SSRs_Left_reg[10]~feeder_combout ;
wire \R_POS_SENS_0_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~86_combout ;
wire \rcb_spi_inst|miso_shift~87_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout ;
wire \L_POS_SENS_0_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~85_combout ;
wire \rcb_spi_inst|miso_shift~88_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout ;
wire \L_POS_SENS_1_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~89_combout ;
wire \rcb_spi_inst|miso_shift~90_combout ;
wire \R_POS_SENS_1_OUT1_BUFF~input_o ;
wire \i_rcb_registers|SSRs_Right_reg[9]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~91_combout ;
wire \rcb_spi_inst|miso_shift~92_combout ;
wire \rcb_spi_inst|miso_shift~93_combout ;
wire \rcb_spi_inst|miso_shift[10]~feeder_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout ;
wire \L_POS_SENS_1_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~94_combout ;
wire \i_rcb_registers|SSRs_Right_reg[8]~feeder_combout ;
wire \R_POS_SENS_1_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~96_combout ;
wire \rcb_spi_inst|miso_shift~95_combout ;
wire \rcb_spi_inst|miso_shift~97_combout ;
wire \rcb_spi_inst|miso_shift[9]~feeder_combout ;
wire \i_rcb_registers|SSRs_Left_reg[7]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~100_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ;
wire \R_POS_SENS_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~99_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[7]~feeder_combout ;
wire \L_POS_SENS_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~98_combout ;
wire \rcb_spi_inst|miso_shift~101_combout ;
wire \rcb_spi_inst|miso_shift[8]~feeder_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout ;
wire \R_POS_SENS_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~103_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[6]~feeder_combout ;
wire \L_POS_SENS_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~102_combout ;
wire \i_rcb_registers|SSRs_Left_reg[6]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~104_combout ;
wire \rcb_spi_inst|miso_shift~105_combout ;
wire \rcb_spi_inst|miso_shift[7]~feeder_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout ;
wire \R_WHEEL_SENS_A1_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~107_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[5]~feeder_combout ;
wire \L_WHEEL_SENS_A1_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~106_combout ;
wire \i_rcb_registers|SSRs_Left_reg[5]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~108_combout ;
wire \rcb_spi_inst|miso_shift~109_combout ;
wire \rcb_spi_inst|miso_shift[6]~feeder_combout ;
wire \i_rcb_registers|SSRs_Right_reg[4]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~112_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout ;
wire \R_WHEEL_SENS_A1_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~111_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[4]~feeder_combout ;
wire \L_WHEEL_SENS_A1_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~110_combout ;
wire \rcb_spi_inst|miso_shift~113_combout ;
wire \rcb_spi_inst|miso_shift[5]~feeder_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[3]~feeder_combout ;
wire \R_WHEEL_SENS_A2_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~115_combout ;
wire \R_NC_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|SSRs_Left_reg[3]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~116_combout ;
wire \rcb_spi_inst|miso_shift~117_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[3]~feeder_combout ;
wire \L_WHEEL_SENS_A2_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~114_combout ;
wire \rcb_spi_inst|miso_shift~118_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout ;
wire \L_WHEEL_SENS_A2_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~119_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[2]~feeder_combout ;
wire \R_WHEEL_SENS_A2_OUT2_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~120_combout ;
wire \R_NO_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|SSRs_Left_reg[2]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~121_combout ;
wire \rcb_spi_inst|miso_shift~122_combout ;
wire \rcb_spi_inst|miso_shift~123_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout ;
wire \L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~124_combout ;
wire \i_rcb_registers|SSRs_Left_reg[1]~feeder_combout ;
wire \i_rcb_registers|SSRs_Right_reg[1]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~126_combout ;
wire \L_NC_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|FPGA_LEDs_reg[1]~feeder_combout ;
wire \R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ;
wire \rcb_spi_inst|miso_shift~125_combout ;
wire \rcb_spi_inst|miso_shift~127_combout ;
wire \rcb_spi_inst|miso_shift~128_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[0]~feeder_combout ;
wire \L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ;
wire \i_rcb_registers|Selector31~0_combout ;
wire \R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ;
wire \i_rcb_registers|Selector31~1_combout ;
wire \L_NO_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|SSRs_Left_reg[0]~feeder_combout ;
wire \i_rcb_registers|Selector31~2_combout ;
wire \i_rcb_registers|Selector31~3_combout ;
wire \i_rcb_registers|Selector31~4_combout ;
wire \rcb_spi_inst|always4~0_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout ;
wire \rcb_spi_inst|miso_shift[22]~16_combout ;
wire \rcb_spi_inst|miso_shift~78_combout ;
wire \i_rcb_registers|SSRs_Right_reg[12]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~79_combout ;
wire \rcb_spi_inst|miso_shift~80_combout ;
wire \rcb_spi_inst|miso_shift~75_combout ;
wire \i_rcb_registers|SSRs_Right_reg[13]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~76_combout ;
wire \rcb_spi_inst|miso_shift~77_combout ;
wire \rcb_spi_inst|miso_shift~72_combout ;
wire \i_rcb_registers|SSRs_Right_reg[14]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~73_combout ;
wire \rcb_spi_inst|miso_shift~74_combout ;
wire \rcb_spi_inst|miso_shift~69_combout ;
wire \rcb_spi_inst|miso_shift~70_combout ;
wire \rcb_spi_inst|miso_shift~71_combout ;
wire \rcb_spi_inst|miso_shift~66_combout ;
wire \rcb_spi_inst|miso_shift~67_combout ;
wire \rcb_spi_inst|miso_shift~68_combout ;
wire \rcb_spi_inst|miso_shift~62_combout ;
wire \rcb_spi_inst|miso_shift~63_combout ;
wire \rcb_spi_inst|miso_shift~64_combout ;
wire \rcb_spi_inst|miso_shift~58_combout ;
wire \rcb_spi_inst|miso_shift~59_combout ;
wire \rcb_spi_inst|miso_shift~60_combout ;
wire \rcb_spi_inst|miso_shift~54_combout ;
wire \rcb_spi_inst|miso_shift~55_combout ;
wire \rcb_spi_inst|miso_shift~56_combout ;
wire \rcb_spi_inst|miso_shift~51_combout ;
wire \i_rcb_registers|SSRs_Right_reg[20]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~52_combout ;
wire \rcb_spi_inst|miso_shift~53_combout ;
wire \rcb_spi_inst|miso_shift~48_combout ;
wire \i_rcb_registers|SSRs_Right_reg[21]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~49_combout ;
wire \rcb_spi_inst|miso_shift~50_combout ;
wire \rcb_spi_inst|miso_shift~45_combout ;
wire \rcb_spi_inst|miso_shift~46_combout ;
wire \rcb_spi_inst|miso_shift~47_combout ;
wire \rcb_spi_inst|miso_shift~42_combout ;
wire \i_rcb_registers|SSRs_Right_reg[23]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~43_combout ;
wire \rcb_spi_inst|miso_shift~44_combout ;
wire \rcb_spi_inst|miso_shift~39_combout ;
wire \rcb_spi_inst|miso_shift~40_combout ;
wire \rcb_spi_inst|miso_shift~41_combout ;
wire \rcb_spi_inst|miso_shift~35_combout ;
wire \i_rcb_registers|SSRs_Right_reg[25]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~36_combout ;
wire \rcb_spi_inst|miso_shift~37_combout ;
wire \rcb_spi_inst|miso_shift~32_combout ;
wire \i_rcb_registers|SSRs_Right_reg[26]~feeder_combout ;
wire \rcb_spi_inst|miso_shift~33_combout ;
wire \rcb_spi_inst|miso_shift~34_combout ;
wire \rcb_spi_inst|miso_shift~29_combout ;
wire \rcb_spi_inst|miso_shift~30_combout ;
wire \rcb_spi_inst|miso_shift~31_combout ;
wire \rcb_spi_inst|miso_shift~23_combout ;
wire \rcb_spi_inst|miso_shift~24_combout ;
wire \rcb_spi_inst|miso_shift~25_combout ;
wire \rcb_spi_inst|miso_shift~20_combout ;
wire \rcb_spi_inst|miso_shift~21_combout ;
wire \rcb_spi_inst|miso_shift~22_combout ;
wire \rcb_spi_inst|miso_shift~17_combout ;
wire \rcb_spi_inst|miso_shift~18_combout ;
wire \rcb_spi_inst|miso_shift~19_combout ;
wire \rcb_spi_inst|shift_reg[31]~feeder_combout ;
wire \i_rcb_registers|SSRs_Right_reg[31]~feeder_combout ;
wire \rcb_spi_inst|miso~0_combout ;
wire \rcb_spi_inst|miso~1_combout ;
wire \rcb_spi_inst|miso~2_combout ;
wire \rcb_spi_inst|miso~4_combout ;
wire \rcb_spi_inst|miso~q ;
wire \rcb_spi_inst|Selector12~0_combout ;
wire \rcb_spi_inst|miso_en~q ;
wire \ADC_Master_inst|i2c_comm|process_0~4_combout ;
wire \ADC_Master_inst|i2c_comm|count~3_combout ;
wire \ADC_Master_inst|i2c_comm|Add0~0_combout ;
wire \ADC_Master_inst|i2c_comm|process_0~5_combout ;
wire \ADC_Master_inst|i2c_comm|process_0~6_combout ;
wire \SCL_ADC~input_o ;
wire \ADC_Master_inst|i2c_comm|stretch~0_combout ;
wire \ADC_Master_inst|i2c_comm|stretch~q ;
wire \ADC_Master_inst|i2c_comm|Add0~1 ;
wire \ADC_Master_inst|i2c_comm|Add0~2_combout ;
wire \ADC_Master_inst|i2c_comm|count~4_combout ;
wire \ADC_Master_inst|i2c_comm|Add0~3 ;
wire \ADC_Master_inst|i2c_comm|Add0~4_combout ;
wire \ADC_Master_inst|i2c_comm|count~0_combout ;
wire \ADC_Master_inst|i2c_comm|Add0~5 ;
wire \ADC_Master_inst|i2c_comm|Add0~6_combout ;
wire \ADC_Master_inst|i2c_comm|count~1_combout ;
wire \ADC_Master_inst|i2c_comm|Add0~7 ;
wire \ADC_Master_inst|i2c_comm|Add0~8_combout ;
wire \ADC_Master_inst|i2c_comm|count~6_combout ;
wire \ADC_Master_inst|i2c_comm|Add0~9 ;
wire \ADC_Master_inst|i2c_comm|Add0~11 ;
wire \ADC_Master_inst|i2c_comm|Add0~12_combout ;
wire \ADC_Master_inst|i2c_comm|count~2_combout ;
wire \ADC_Master_inst|i2c_comm|Equal0~0_combout ;
wire \ADC_Master_inst|i2c_comm|Equal0~1_combout ;
wire \ADC_Master_inst|i2c_comm|count~5_combout ;
wire \ADC_Master_inst|i2c_comm|Add0~10_combout ;
wire \ADC_Master_inst|i2c_comm|LessThan1~0_combout ;
wire \ADC_Master_inst|i2c_comm|LessThan1~1_combout ;
wire \ADC_Master_inst|i2c_comm|LessThan1~2_combout ;
wire \ADC_Master_inst|i2c_comm|process_0~0_combout ;
wire \ADC_Master_inst|i2c_comm|process_0~1_combout ;
wire \ADC_Master_inst|i2c_comm|process_0~2_combout ;
wire \ADC_Master_inst|i2c_comm|process_0~3_combout ;
wire \ADC_Master_inst|i2c_comm|data_clk~0_combout ;
wire \ADC_Master_inst|i2c_comm|data_clk~q ;
wire \ADC_Master_inst|i2c_comm|data_clk_prev~feeder_combout ;
wire \ADC_Master_inst|i2c_comm|data_clk_prev~q ;
wire \ADC_Master_inst|i2c_comm|bit_cnt[0]~1_combout ;
wire \ADC_Master_inst|i2c_comm|process_1~0_combout ;
wire \ADC_Master_inst|i2c_comm|Add1~0_combout ;
wire \ADC_Master_inst|i2c_comm|Equal1~0_combout ;
wire \ADC_Master_inst|busy_prev~q ;
wire \ADC_Master_inst|process_0~0_combout ;
wire \ADC_Master_inst|busy_cnt[0]~6_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~1 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~3 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~5 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~3 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~5 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~3 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~5 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~7 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~3 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~5 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~7 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~9 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~11 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ;
wire \ADC_Master_inst|Equal0~1_combout ;
wire \ADC_Master_inst|Equal0~0_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10_combout ;
wire \ADC_Master_inst|Equal0~2_combout ;
wire \ADC_Master_inst|Equal0~3_combout ;
wire \ADC_Master_inst|Equal0~4_combout ;
wire \ADC_Master_inst|reg_cnt[0]~5_combout ;
wire \ADC_Master_inst|state.S_IDLE~feeder_combout ;
wire \ADC_Master_inst|state.S_IDLE~q ;
wire \ADC_Master_inst|Selector128~0_combout ;
wire \ADC_Master_inst|Selector136~0_combout ;
wire \ADC_Master_inst|state.S_CONFIG_ADC~q ;
wire \ADC_Master_inst|reg_cnt[0]~6 ;
wire \ADC_Master_inst|reg_cnt[1]~7_combout ;
wire \ADC_Master_inst|Selector127~0_combout ;
wire \ADC_Master_inst|reg_cnt[1]~8 ;
wire \ADC_Master_inst|reg_cnt[2]~9_combout ;
wire \ADC_Master_inst|Selector126~0_combout ;
wire \ADC_Master_inst|reg_cnt[2]~10 ;
wire \ADC_Master_inst|reg_cnt[3]~11_combout ;
wire \ADC_Master_inst|Selector125~0_combout ;
wire \ADC_Master_inst|reg_cnt[3]~12 ;
wire \ADC_Master_inst|reg_cnt[4]~13_combout ;
wire \ADC_Master_inst|Selector124~0_combout ;
wire \ADC_Master_inst|reg_addr[1]~0_combout ;
wire \ADC_Master_inst|Mux34~0_combout ;
wire \ADC_Master_inst|Selector129~0_combout ;
wire \ADC_Master_inst|busy_cnt[0]~7 ;
wire \ADC_Master_inst|busy_cnt[1]~8_combout ;
wire \ADC_Master_inst|busy_cnt[1]~9 ;
wire \ADC_Master_inst|busy_cnt[2]~10_combout ;
wire \ADC_Master_inst|busy_cnt[2]~11 ;
wire \ADC_Master_inst|busy_cnt[3]~12_combout ;
wire \ADC_Master_inst|busy_cnt[3]~13 ;
wire \ADC_Master_inst|busy_cnt[4]~14_combout ;
wire \ADC_Master_inst|busy_cnt[4]~15 ;
wire \ADC_Master_inst|busy_cnt[5]~16_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~7 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~9 ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout ;
wire \ADC_Master_inst|Selector140~0_combout ;
wire \ADC_Master_inst|state.S_UPDATE_DATA~q ;
wire \ADC_Master_inst|Add3~0_combout ;
wire \ADC_Master_inst|data_pointer[3]~0_combout ;
wire \ADC_Master_inst|Selector161~0_combout ;
wire \ADC_Master_inst|data_pointer~6_combout ;
wire \ADC_Master_inst|data_pointer[0]~3_combout ;
wire \ADC_Master_inst|Selector164~0_combout ;
wire \ADC_Master_inst|Add3~2_combout ;
wire \ADC_Master_inst|data_pointer~5_combout ;
wire \ADC_Master_inst|data_pointer[1]~2_combout ;
wire \ADC_Master_inst|Selector163~0_combout ;
wire \ADC_Master_inst|Add3~1_combout ;
wire \ADC_Master_inst|data_pointer~4_combout ;
wire \ADC_Master_inst|data_pointer[2]~1_combout ;
wire \ADC_Master_inst|Selector162~0_combout ;
wire \ADC_Master_inst|Equal1~0_combout ;
wire \ADC_Master_inst|Selector141~0_combout ;
wire \ADC_Master_inst|state.S_PUSH_DATA~q ;
wire \ADC_Master_inst|Selector138~0_combout ;
wire \ADC_Master_inst|state.S_WAIT_WR_DONE~q ;
wire \ADC_Master_inst|Selector137~0_combout ;
wire \ADC_Master_inst|Selector137~1_combout ;
wire \ADC_Master_inst|state.S_DATA_REQ~q ;
wire \ADC_Master_inst|Selector142~0_combout ;
wire \ADC_Master_inst|Selector142~1_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49_combout ;
wire \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48_combout ;
wire \ADC_Master_inst|Mux0~0_combout ;
wire \ADC_Master_inst|Selector142~2_combout ;
wire \ADC_Master_inst|Selector142~3_combout ;
wire \ADC_Master_inst|i2c_ena~q ;
wire \ADC_Master_inst|i2c_comm|Selector17~0_combout ;
wire \ADC_Master_inst|i2c_comm|state.ready~q ;
wire \ADC_Master_inst|i2c_comm|process_1~1_combout ;
wire \ADC_Master_inst|i2c_comm|Selector21~0_combout ;
wire \ADC_Master_inst|i2c_comm|Selector21~1_combout ;
wire \ADC_Master_inst|i2c_comm|state.rd~q ;
wire \ADC_Master_inst|i2c_comm|state~14_combout ;
wire \ADC_Master_inst|i2c_comm|state.mstr_ack~q ;
wire \ADC_Master_inst|i2c_comm|Selector18~0_combout ;
wire \ADC_Master_inst|i2c_comm|Selector18~1_combout ;
wire \ADC_Master_inst|i2c_comm|state.start~q ;
wire \ADC_Master_inst|i2c_comm|Selector19~0_combout ;
wire \ADC_Master_inst|i2c_comm|state.command~q ;
wire \ADC_Master_inst|i2c_comm|state~15_combout ;
wire \ADC_Master_inst|i2c_comm|state.slv_ack1~q ;
wire \ADC_Master_inst|i2c_comm|Selector0~0_combout ;
wire \ADC_Master_inst|i2c_comm|Selector0~1_combout ;
wire \ADC_Master_inst|i2c_comm|Selector0~2_combout ;
wire \ADC_Master_inst|i2c_comm|busy~q ;
wire \ADC_Master_inst|Selector160~0_combout ;
wire \ADC_Master_inst|data_req[0]~0_combout ;
wire \ADC_Master_inst|Selector159~0_combout ;
wire \ADC_Master_inst|i2c_addr[4]~2_combout ;
wire \ADC_Master_inst|state.S_GET_DATA~q ;
wire \ADC_Master_inst|i2c_addr[4]~3_combout ;
wire \ADC_Master_inst|i2c_addr[4]~4_combout ;
wire \ADC_Master_inst|i2c_addr[4]~5_combout ;
wire \ADC_Master_inst|i2c_addr[4]~6_combout ;
wire \ADC_Master_inst|i2c_rw~0_combout ;
wire \ADC_Master_inst|i2c_rw~q ;
wire \ADC_Master_inst|i2c_comm|addr_rw[0]~2_combout ;
wire \ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ;
wire \ADC_Master_inst|i2c_comm|Selector20~0_combout ;
wire \ADC_Master_inst|i2c_comm|Selector20~1_combout ;
wire \ADC_Master_inst|i2c_comm|state.wr~q ;
wire \ADC_Master_inst|i2c_comm|bit_cnt[2]~0_combout ;
wire \ADC_Master_inst|i2c_comm|Selector25~0_combout ;
wire \ADC_Master_inst|i2c_comm|state~13_combout ;
wire \ADC_Master_inst|i2c_comm|state.slv_ack2~q ;
wire \ADC_Master_inst|i2c_comm|Selector22~0_combout ;
wire \ADC_Master_inst|i2c_comm|state.stop~q ;
wire \ADC_Master_inst|i2c_comm|scl_ena~0_combout ;
wire \ADC_Master_inst|i2c_comm|scl_ena~1_combout ;
wire \ADC_Master_inst|i2c_comm|scl_ena~q ;
wire \ADC_Master_inst|i2c_comm|scl_clk~0_combout ;
wire \ADC_Master_inst|i2c_comm|scl_clk~q ;
wire \ADC_Master_inst|i2c_comm|scl~1_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~3_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~4_combout ;
wire \ADC_Master_inst|i2c_data_wr[7]~8_combout ;
wire \ADC_Master_inst|i2c_addr[4]~7_combout ;
wire \ADC_Master_inst|i2c_data_wr[7]~5_combout ;
wire \ADC_Master_inst|Mux23~0_combout ;
wire \ADC_Master_inst|reg_addr[1]~1_combout ;
wire \ADC_Master_inst|Selector151~0_combout ;
wire \ADC_Master_inst|i2c_data_wr[7]~7_combout ;
wire \ADC_Master_inst|i2c_data_wr[7]~9_combout ;
wire \ADC_Master_inst|i2c_data_wr[6]~feeder_combout ;
wire \ADC_Master_inst|i2c_data_wr[2]~0_combout ;
wire \ADC_Master_inst|i2c_data_wr[2]~1_combout ;
wire \ADC_Master_inst|Mux22~0_combout ;
wire \ADC_Master_inst|Mux28~0_combout ;
wire \ADC_Master_inst|i2c_data_wr[4]~2_combout ;
wire \ADC_Master_inst|i2c_data_wr[4]~3_combout ;
wire \ADC_Master_inst|i2c_data_wr[4]~4_combout ;
wire \ADC_Master_inst|i2c_data_wr[4]~6_combout ;
wire \ADC_Master_inst|i2c_comm|Mux4~2_combout ;
wire \ADC_Master_inst|i2c_comm|Mux4~3_combout ;
wire \ADC_Master_inst|Mux32~0_combout ;
wire \ADC_Master_inst|Mux24~0_combout ;
wire \ADC_Master_inst|Mux15~0_combout ;
wire \ADC_Master_inst|Mux15~1_combout ;
wire \ADC_Master_inst|Selector154~0_combout ;
wire \ADC_Master_inst|Selector156~0_combout ;
wire \ADC_Master_inst|i2c_comm|Mux4~0_combout ;
wire \ADC_Master_inst|Mux12~0_combout ;
wire \ADC_Master_inst|Mux12~1_combout ;
wire \ADC_Master_inst|Selector155~0_combout ;
wire \ADC_Master_inst|i2c_comm|Mux4~1_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~6_combout ;
wire \ADC_Master_inst|i2c_comm|Mux3~2_combout ;
wire \ADC_Master_inst|i2c_comm|Mux3~3_combout ;
wire \ADC_Master_inst|i2c_comm|Mux3~0_combout ;
wire \ADC_Master_inst|i2c_comm|Mux3~1_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~5_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~7_combout ;
wire \ADC_Master_inst|i2c_comm|Mux2~0_combout ;
wire \ADC_Master_inst|i2c_comm|Mux2~1_combout ;
wire \ADC_Master_inst|i2c_comm|Mux2~2_combout ;
wire \ADC_Master_inst|i2c_comm|Mux2~3_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~8_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~9_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~10_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~11_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~12_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~0_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~1_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~2_combout ;
wire \ADC_Master_inst|i2c_comm|Selector23~13_combout ;
wire \ADC_Master_inst|i2c_comm|sda_int~q ;
wire \ADC_Master_inst|i2c_comm|Selector29~0_combout ;
wire \i_rcb_registers|A_24V_L_EN~feeder_combout ;
wire \i_rcb_registers|A_24V_L_EN~q ;
wire \i_rcb_registers|B_24V_L_EN~feeder_combout ;
wire \i_rcb_registers|B_24V_L_EN~q ;
wire \i_rcb_registers|A_24V_R_EN~feeder_combout ;
wire \i_rcb_registers|A_24V_R_EN~q ;
wire \i_rcb_registers|B_24V_R_EN~feeder_combout ;
wire \i_rcb_registers|B_24V_R_EN~q ;
wire \i_rcb_registers|A_35V_L_EN~feeder_combout ;
wire \i_rcb_registers|A_35V_L_EN~q ;
wire \i_rcb_registers|B_35V_L_EN~feeder_combout ;
wire \i_rcb_registers|B_35V_L_EN~q ;
wire \i_rcb_registers|A_35V_R_EN~feeder_combout ;
wire \i_rcb_registers|A_35V_R_EN~q ;
wire \i_rcb_registers|B_35V_R_EN~feeder_combout ;
wire \i_rcb_registers|B_35V_R_EN~q ;
wire \i_rcb_registers|BIT_SSR_SW~feeder_combout ;
wire \i_rcb_registers|BIT_SSR_SW~q ;
wire \TEENSY_LEDS_STRIP_DO~input_o ;
wire \i_rcb_registers|MUX_Control[0]~feeder_combout ;
wire \i_rcb_registers|MUX_Control[1]~feeder_combout ;
wire \i_rcb_registers|MUX_Control[2]~feeder_combout ;
wire \Mux0~0_combout ;
wire \L_TOOL_EX_LED_DIN$latch~combout ;
wire \Mux0~1_combout ;
wire \L_LED_DIN$latch~combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7_combout ;
wire \R_EEF_SER_IN_SE~input_o ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ;
wire \R_UART_TOP_inst|RX_Slave2|fifo_write~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|rdy~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector23~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ;
wire \R_UART_TOP_inst|RX_Slave2|Selector25~4_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector25~6_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector25~5_combout ;
wire \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ;
wire \R_UART_TOP_inst|RX_Slave2|fifo_write~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ;
wire \R_4MB_SER_IN_SE~input_o ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ;
wire \R_UART_TOP_inst|RX_Slave0|fifo_write~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|fifo_write~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector22~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout ;
wire \R_M5B_SER_IN_SE~input_o ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ;
wire \R_UART_TOP_inst|RX_Slave1|rdy~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector24~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector24~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|rdy~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|rdy~q ;
wire \R_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|fifo_write~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|fifo_write~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector21~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~1 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~3 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~4_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~5 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~6_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~7 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~8_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~9 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~10_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~11 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~12_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~13 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~14_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~15 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~16_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~17 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~18_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~19 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add2~20_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector23~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector25~4_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector25~6_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector25~5_combout ;
wire \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector14~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector14~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~1 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~3 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~5 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~7 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector10~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~9 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~10_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector9~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~11 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~12_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector8~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~13 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~14_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector7~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~15 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~16_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector6~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~17 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~18_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector5~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~19 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~20_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector4~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~21 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~22_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~23 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~24_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~25 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~26_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector1~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~3_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave1|error_flg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|error_flg~q ;
wire \R_UART_TOP_inst|RX_Slave1|err~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|err~q ;
wire \R_UART_TOP_inst|RX_Slave2|err~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|err~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \R_UART_TOP_inst|RX_Slave0|rdy~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector23~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ;
wire \R_UART_TOP_inst|RX_Slave0|Selector25~4_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector25~6_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector25~5_combout ;
wire \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ;
wire \R_UART_TOP_inst|RX_Slave0|Selector24~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector24~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ;
wire \R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector14~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector14~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~1 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~3 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~5 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~7 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector10~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~9 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~10_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector9~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~11 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~12_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector8~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~13 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~14_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector7~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~15 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~16_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector6~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~17 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~18_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector5~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~19 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~20_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector4~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~21 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~22_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~23 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~24_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~25 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~26_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector1~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~3_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave0|error_flg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|error_flg~q ;
wire \R_UART_TOP_inst|RX_Slave0|err~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|err~q ;
wire \R_UART_TOP_inst|TX_Master_inst|state~18_combout ;
wire \R_UART_TOP_inst|RX_Slave0|rdy~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|rdy~q ;
wire \R_UART_TOP_inst|TX_Master_inst|state~19_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector20~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \R_UART_TOP_inst|RX_Slave2|Selector24~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector24~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ;
wire \R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector14~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector14~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~1 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~3 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~5 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~7 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector10~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~9 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~10_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector9~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~11 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~12_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector8~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~13 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~14_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector7~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~15 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~16_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector6~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~17 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~18_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector5~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~3_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~19 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~20_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector4~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~21 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~22_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~23 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~24_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~25 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~26_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector1~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave2|error_flg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|error_flg~q ;
wire \R_UART_TOP_inst|RX_Slave2|rdy~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|rdy~q ;
wire \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux14~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux13~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux15~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux16~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux10~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux11~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux12~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Mux9~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ;
wire \L_M5B_SER_IN_SE~input_o ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector14~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector14~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~1 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~3_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~3 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~5 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~7 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector10~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~9 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~10_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector9~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~11 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~12_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector8~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~13 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~14_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector7~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~15 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~16_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector6~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~17 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~18_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector5~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~19 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~20_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector4~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~21 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~22_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~23 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~24_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~25 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~26_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector1~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave1|error_flg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|error_flg~q ;
wire \L_UART_TOP_inst|RX_Slave1|rdy~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector23~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector25~4_combout ;
wire \L_UART_TOP_inst|RX_Slave2|fifo_write~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout ;
wire \L_EEF_SER_IN_SE~input_o ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector14~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector14~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~1 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~3_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~3 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~5 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~7 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector10~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~9 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~10_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector9~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~11 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~12_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector8~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~13 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~14_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector7~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~15 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~16_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector6~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~17 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~18_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector5~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~19 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~20_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector4~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~21 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~22_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~23 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~24_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~25 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~26_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector1~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave2|error_flg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|error_flg~q ;
wire \L_UART_TOP_inst|RX_Slave2|rdy~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector23~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector25~4_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector25~6_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector25~5_combout ;
wire \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ;
wire \L_UART_TOP_inst|RX_Slave2|fifo_write~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_Slave2|err~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|err~q ;
wire \L_UART_TOP_inst|RX_Slave1|err~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|err~q ;
wire \L_4MB_SER_IN_SE~input_o ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ;
wire \L_UART_TOP_inst|RX_Slave1|fifo_write~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|fifo_write~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector21~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_Slave0|fifo_write~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|fifo_write~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector22~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ;
wire \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~1 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~3 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~4_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~5 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~6_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~7 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~8_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~9 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~10_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~11 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~12_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~13 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~14_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~15 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~16_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~17 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~18_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~19 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add2~20_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \L_UART_TOP_inst|RX_Slave0|rdy~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector24~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector24~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ;
wire \L_UART_TOP_inst|RX_Slave0|Selector23~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ;
wire \L_UART_TOP_inst|RX_Slave0|Selector25~4_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector25~6_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector25~5_combout ;
wire \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ;
wire \L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector14~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector14~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~1 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~3_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~3 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~5 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~7 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector10~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~9 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~10_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector9~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~11 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~12_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector8~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~13 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~14_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector7~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~15 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~16_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector6~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~17 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~18_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector5~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~19 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~20_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector4~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~21 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~22_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~23 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~24_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~25 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~26_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector1~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave0|error_flg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|error_flg~q ;
wire \L_UART_TOP_inst|RX_Slave0|err~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|err~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ;
wire \L_UART_TOP_inst|RX_Slave0|rdy~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|rdy~q ;
wire \L_UART_TOP_inst|TX_Master_inst|state~18_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state~19_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector20~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2]~feeder_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector24~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector24~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|rdy~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|rdy~q ;
wire \L_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector25~6_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector25~5_combout ;
wire \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector24~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector24~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|rdy~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|rdy~q ;
wire \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux10~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux11~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux12~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux9~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux14~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux13~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux15~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Mux16~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ;
wire \Mux0~2_combout ;
wire \R_TOOL_EX_LED_DIN$latch~combout ;
wire \Mux0~3_combout ;
wire \R_LED_DIN$latch~combout ;
wire \Mux0~4_combout ;
wire \ROBOT_ESTOP_LED_DIN$latch~combout ;
wire \Mux0~5_combout ;
wire \S_LED_DIN$latch~combout ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [5:0] \rcb_spi_inst|data_cnt ;
wire [7:0] \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data ;
wire [7:0] \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt ;
wire [2:0] \ADC_Master_inst|i2c_comm|bit_cnt ;
wire [7:0] \ADC_Master_inst|i2c_data_wr ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [31:0] \rcb_spi_inst|miso_shift ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [10:0] \R_UART_TOP_inst|TX_Master_inst|tx_cnt ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [10:0] \L_UART_TOP_inst|TX_Master_inst|tx_cnt ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [31:0] \i_rcb_registers|SSRs_Right_reg ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [4:0] \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \ADC_Master_inst|i2c_comm|data_tx ;
wire [15:0] \rcb_spi_inst|addr ;
wire [4:0] \ADC_Master_inst|reg_cnt ;
wire [7:0] \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data ;
wire [5:0] \ADC_Master_inst|busy_cnt ;
wire [2:0] \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [2:0] \i_rcb_registers|MUX_Control ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \ADC_Master_inst|i2c_comm|count ;
wire [7:0] \ADC_Master_inst|reg_addr ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [3:0] \ADC_Master_inst|data_pointer ;
wire [4:0] \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [55:0] \rcb_spi_inst|shift_reg ;
wire [4:0] \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [4:0] \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [31:0] \i_rcb_registers|FPGA_LEDs_reg ;
wire [31:0] \i_rcb_registers|SSRs_Left_reg ;
wire [7:0] \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data ;
wire [2:0] \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count ;
wire [7:0] \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data ;
wire [2:0] \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count ;
wire [31:0] \i_rcb_registers|LEDs_strip_Mux_reg ;
wire [1:0] \R_UART_TOP_inst|TX_Master_inst|data_pointer ;
wire [3:0] \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt ;
wire [1:0] \L_UART_TOP_inst|TX_Master_inst|data_pointer ;
wire [7:0] \ADC_Master_inst|i2c_comm|addr_rw ;
wire [7:0] \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data ;
wire [7:0] \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [2:0] \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg ;
wire [7:0] \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [1:0] \ADC_Master_inst|data_req ;
wire [7:0] \ADC_Master_inst|reg_data ;
wire [2:0] \R_UART_TOP_inst|TX_Master_inst|clr_err_reg ;
wire [13:0] \R_UART_TOP_inst|RX_Slave1|counter ;
wire [2:0] \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg ;
wire [13:0] \R_UART_TOP_inst|RX_Slave2|counter ;
wire [13:0] \R_UART_TOP_inst|RX_Slave0|counter ;
wire [2:0] \L_UART_TOP_inst|TX_Master_inst|clr_err_reg ;
wire [13:0] \L_UART_TOP_inst|RX_Slave1|counter ;
wire [2:0] \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg ;
wire [13:0] \L_UART_TOP_inst|RX_Slave2|counter ;
wire [13:0] \L_UART_TOP_inst|RX_Slave0|counter ;
wire [2:0] \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count ;
wire [2:0] \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count ;
wire [2:0] \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count ;
wire [2:0] \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count ;
wire [2:0] \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count ;
wire [2:0] \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count ;
wire [2:0] \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg ;
wire [31:0] \i_rcb_registers|L_Wheels_sensors_reg ;
wire [31:0] \i_rcb_registers|R_Wheels_sensors_reg ;
wire [31:0] \i_rcb_registers|FPGA_buttons_reg ;

wire [17:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \ESTOP_DELAY~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTOP_DELAY~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTOP_DELAY~output .bus_hold = "false";
defparam \ESTOP_DELAY~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \MISO0~output (
	.i(\rcb_spi_inst|miso~q ),
	.oe(\rcb_spi_inst|miso_en~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MISO0~output_o ),
	.obar());
// synopsys translate_off
defparam \MISO0~output .bus_hold = "false";
defparam \MISO0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \SCL_ADC~output (
	.i(\ADC_Master_inst|i2c_comm|scl~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SCL_ADC~output_o ),
	.obar());
// synopsys translate_off
defparam \SCL_ADC~output .bus_hold = "false";
defparam \SCL_ADC~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \SDA_ADC~output (
	.i(\ADC_Master_inst|i2c_comm|Selector29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDA_ADC~output_o ),
	.obar());
// synopsys translate_off
defparam \SDA_ADC~output .bus_hold = "false";
defparam \SDA_ADC~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
fiftyfivenm_io_obuf \A_24V_L_EN~output (
	.i(\i_rcb_registers|A_24V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_24V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_24V_L_EN~output .bus_hold = "false";
defparam \A_24V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
fiftyfivenm_io_obuf \B_24V_L_EN~output (
	.i(\i_rcb_registers|B_24V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_24V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_24V_L_EN~output .bus_hold = "false";
defparam \B_24V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
fiftyfivenm_io_obuf \A_24V_R_EN~output (
	.i(\i_rcb_registers|A_24V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_24V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_24V_R_EN~output .bus_hold = "false";
defparam \A_24V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N9
fiftyfivenm_io_obuf \B_24V_R_EN~output (
	.i(\i_rcb_registers|B_24V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_24V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_24V_R_EN~output .bus_hold = "false";
defparam \B_24V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
fiftyfivenm_io_obuf \A_35V_L_EN~output (
	.i(\i_rcb_registers|A_35V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_35V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_35V_L_EN~output .bus_hold = "false";
defparam \A_35V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \B_35V_L_EN~output (
	.i(\i_rcb_registers|B_35V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_35V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_35V_L_EN~output .bus_hold = "false";
defparam \B_35V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
fiftyfivenm_io_obuf \A_35V_R_EN~output (
	.i(\i_rcb_registers|A_35V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_35V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_35V_R_EN~output .bus_hold = "false";
defparam \A_35V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N9
fiftyfivenm_io_obuf \B_35V_R_EN~output (
	.i(\i_rcb_registers|B_35V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_35V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_35V_R_EN~output .bus_hold = "false";
defparam \B_35V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \BIT_SSR_SW~output (
	.i(\i_rcb_registers|BIT_SSR_SW~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BIT_SSR_SW~output_o ),
	.obar());
// synopsys translate_off
defparam \BIT_SSR_SW~output .bus_hold = "false";
defparam \BIT_SSR_SW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \FAN1_PWM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FAN1_PWM~output_o ),
	.obar());
// synopsys translate_off
defparam \FAN1_PWM~output .bus_hold = "false";
defparam \FAN1_PWM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N2
fiftyfivenm_io_obuf \FAN2_PWM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FAN2_PWM~output_o ),
	.obar());
// synopsys translate_off
defparam \FAN2_PWM~output .bus_hold = "false";
defparam \FAN2_PWM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \FPGA4V_DIS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA4V_DIS~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA4V_DIS~output .bus_hold = "false";
defparam \FPGA4V_DIS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
fiftyfivenm_io_obuf \FPGA_DIAG_ACT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_DIAG_ACT~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_DIAG_ACT~output .bus_hold = "false";
defparam \FPGA_DIAG_ACT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \FPGA_ESTOP_REQ~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_ESTOP_REQ~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_ESTOP_REQ~output .bus_hold = "false";
defparam \FPGA_ESTOP_REQ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \FPGA_FAULT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_FAULT~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_FAULT~output .bus_hold = "false";
defparam \FPGA_FAULT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \FPGA_INT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_INT~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_INT~output .bus_hold = "false";
defparam \FPGA_INT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \FPGA_L_ROBOT_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_L_ROBOT_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_L_ROBOT_TX~output .bus_hold = "false";
defparam \FPGA_L_ROBOT_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \FPGA_L_SP_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_L_SP_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_L_SP_TX~output .bus_hold = "false";
defparam \FPGA_L_SP_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \FPGA_R_ROBOT_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_R_ROBOT_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_R_ROBOT_TX~output .bus_hold = "false";
defparam \FPGA_R_ROBOT_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \FPGA_R_SP_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_R_SP_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_R_SP_TX~output .bus_hold = "false";
defparam \FPGA_R_SP_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \FPGA_WHEEL_STOP_ELO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_WHEEL_STOP_ELO~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_WHEEL_STOP_ELO~output .bus_hold = "false";
defparam \FPGA_WHEEL_STOP_ELO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \FPGA1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA1~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA1~output .bus_hold = "false";
defparam \FPGA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \FPGA10~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA10~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA10~output .bus_hold = "false";
defparam \FPGA10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N23
fiftyfivenm_io_obuf \FPGA11~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA11~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA11~output .bus_hold = "false";
defparam \FPGA11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \FPGA12~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA12~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA12~output .bus_hold = "false";
defparam \FPGA12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \FPGA13~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA13~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA13~output .bus_hold = "false";
defparam \FPGA13~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \FPGA2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA2~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA2~output .bus_hold = "false";
defparam \FPGA2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \FPGA3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA3~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA3~output .bus_hold = "false";
defparam \FPGA3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \FPGA4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA4~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA4~output .bus_hold = "false";
defparam \FPGA4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \FPGA5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA5~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA5~output .bus_hold = "false";
defparam \FPGA5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \FPGA6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA6~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA6~output .bus_hold = "false";
defparam \FPGA6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \FPGA7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA7~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA7~output .bus_hold = "false";
defparam \FPGA7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \FPGA8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA8~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA8~output .bus_hold = "false";
defparam \FPGA8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \FPGA9~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA9~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA9~output .bus_hold = "false";
defparam \FPGA9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \L_TOOL_EX_LED_DIN~output (
	.i(\L_TOOL_EX_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L_TOOL_EX_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \L_TOOL_EX_LED_DIN~output .bus_hold = "false";
defparam \L_TOOL_EX_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \L_LED_DIN~output (
	.i(\L_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \L_LED_DIN~output .bus_hold = "false";
defparam \L_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \LED_1~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_1~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_1~output .bus_hold = "false";
defparam \LED_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \LED_2~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_2~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_2~output .bus_hold = "false";
defparam \LED_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \LED_3~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_3~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_3~output .bus_hold = "false";
defparam \LED_3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \LED_4~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_4~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_4~output .bus_hold = "false";
defparam \LED_4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \LED_5~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_5~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_5~output .bus_hold = "false";
defparam \LED_5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \LED_6~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_6~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_6~output .bus_hold = "false";
defparam \LED_6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \LED_7~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_7~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_7~output .bus_hold = "false";
defparam \LED_7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \LED_8~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_8~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_8~output .bus_hold = "false";
defparam \LED_8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \TEENSY_FPGA_R_RX~output (
	.i(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TEENSY_FPGA_R_RX~output_o ),
	.obar());
// synopsys translate_off
defparam \TEENSY_FPGA_R_RX~output .bus_hold = "false";
defparam \TEENSY_FPGA_R_RX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \TEENSY_FPGA_L_RX~output (
	.i(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TEENSY_FPGA_L_RX~output_o ),
	.obar());
// synopsys translate_off
defparam \TEENSY_FPGA_L_RX~output .bus_hold = "false";
defparam \TEENSY_FPGA_L_RX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \OPEN_ELO_REQUEST~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPEN_ELO_REQUEST~output_o ),
	.obar());
// synopsys translate_off
defparam \OPEN_ELO_REQUEST~output .bus_hold = "false";
defparam \OPEN_ELO_REQUEST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \R_TOOL_EX_LED_DIN~output (
	.i(\R_TOOL_EX_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_TOOL_EX_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \R_TOOL_EX_LED_DIN~output .bus_hold = "false";
defparam \R_TOOL_EX_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
fiftyfivenm_io_obuf \R_LED_DIN~output (
	.i(\R_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \R_LED_DIN~output .bus_hold = "false";
defparam \R_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \ROBOT_ESTOP_LED_DIN~output (
	.i(\ROBOT_ESTOP_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROBOT_ESTOP_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \ROBOT_ESTOP_LED_DIN~output .bus_hold = "false";
defparam \ROBOT_ESTOP_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \S_LED_DIN~output (
	.i(\S_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \S_LED_DIN~output .bus_hold = "false";
defparam \S_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \SPARE1_ANALOG_SW_0_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE1_ANALOG_SW_0_SEL_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_0_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_0_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \SPARE1_ANALOG_SW_1_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE1_ANALOG_SW_1_SEL_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_1_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_1_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \SPARE1_ANALOG_SW_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE1_ANALOG_SW_SEL_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \SPARE1_DIFF2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE1_DIFF2~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE1_DIFF2~output .bus_hold = "false";
defparam \SPARE1_DIFF2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \SPARE1_DIFF3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE1_DIFF3~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE1_DIFF3~output .bus_hold = "false";
defparam \SPARE1_DIFF3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \SPARE1_IO2_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE1_IO2_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE1_IO2_FPGA~output .bus_hold = "false";
defparam \SPARE1_IO2_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \SPARE1_IO3_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE1_IO3_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE1_IO3_FPGA~output .bus_hold = "false";
defparam \SPARE1_IO3_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \SPARE2_ANALOG_SW_0_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE2_ANALOG_SW_0_SEL_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_0_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_0_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \SPARE2_ANALOG_SW_1_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE2_ANALOG_SW_1_SEL_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_1_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_1_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \SPARE2_ANALOG_SW_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE2_ANALOG_SW_SEL_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \SPARE2_DIFF2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE2_DIFF2~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE2_DIFF2~output .bus_hold = "false";
defparam \SPARE2_DIFF2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \SPARE2_DIFF3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE2_DIFF3~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE2_DIFF3~output .bus_hold = "false";
defparam \SPARE2_DIFF3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \SPARE2_IO2_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE2_IO2_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE2_IO2_FPGA~output .bus_hold = "false";
defparam \SPARE2_IO2_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \SPARE2_IO3_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SPARE2_IO3_FPGA~output_o ),
	.obar());
// synopsys translate_off
defparam \SPARE2_IO3_FPGA~output .bus_hold = "false";
defparam \SPARE2_IO3_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \Teensy_FPGA_SP0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Teensy_FPGA_SP0~output_o ),
	.obar());
// synopsys translate_off
defparam \Teensy_FPGA_SP0~output .bus_hold = "false";
defparam \Teensy_FPGA_SP0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N16
fiftyfivenm_io_obuf \Teensy_FPGA_SP1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Teensy_FPGA_SP1~output_o ),
	.obar());
// synopsys translate_off
defparam \Teensy_FPGA_SP1~output .bus_hold = "false";
defparam \Teensy_FPGA_SP1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \Teensy_FPGA_SP2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Teensy_FPGA_SP2~output_o ),
	.obar());
// synopsys translate_off
defparam \Teensy_FPGA_SP2~output .bus_hold = "false";
defparam \Teensy_FPGA_SP2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \CLK_100M~input (
	.i(CLK_100M),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK_100M~input_o ));
// synopsys translate_off
defparam \CLK_100M~input .bus_hold = "false";
defparam \CLK_100M~input .listen_to_nsleep_signal = "false";
defparam \CLK_100M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \CLK_100M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_100M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_100M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_100M~inputclkctrl .clock_type = "global clock";
defparam \CLK_100M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N15
fiftyfivenm_io_ibuf \SCK0~input (
	.i(SCK0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCK0~input_o ));
// synopsys translate_off
defparam \SCK0~input .bus_hold = "false";
defparam \SCK0~input .listen_to_nsleep_signal = "false";
defparam \SCK0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_meta~feeder (
// Equation(s):
// \rcb_spi_inst|sclk_meta~feeder_combout  = \SCK0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SCK0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_meta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_meta~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|sclk_meta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N5
dffeas \rcb_spi_inst|sclk_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|sclk_meta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|sclk_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|sclk_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|sclk_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_syn~0 (
// Equation(s):
// \rcb_spi_inst|sclk_syn~0_combout  = (\rcb_spi_inst|sclk_meta~q  & \SCK0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|sclk_meta~q ),
	.datad(\SCK0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_syn~0 .lut_mask = 16'hF000;
defparam \rcb_spi_inst|sclk_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N15
dffeas \rcb_spi_inst|sclk_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|sclk_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|sclk_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|sclk_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|sclk_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|spi_clk_reg~0 (
// Equation(s):
// \rcb_spi_inst|spi_clk_reg~0_combout  = !\rcb_spi_inst|sclk_syn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|sclk_syn~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|spi_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|spi_clk_reg~0 .lut_mask = 16'h0F0F;
defparam \rcb_spi_inst|spi_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N1
dffeas \rcb_spi_inst|spi_clk_reg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|spi_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_clk_reg .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[0]~6 (
// Equation(s):
// \rcb_spi_inst|data_cnt[0]~6_combout  = \rcb_spi_inst|data_cnt [0] $ (VCC)
// \rcb_spi_inst|data_cnt[0]~7  = CARRY(\rcb_spi_inst|data_cnt [0])

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rcb_spi_inst|data_cnt[0]~6_combout ),
	.cout(\rcb_spi_inst|data_cnt[0]~7 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[0]~6 .lut_mask = 16'h33CC;
defparam \rcb_spi_inst|data_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N22
fiftyfivenm_io_ibuf \MOSI0~input (
	.i(MOSI0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MOSI0~input_o ));
// synopsys translate_off
defparam \MOSI0~input .bus_hold = "false";
defparam \MOSI0~input .listen_to_nsleep_signal = "false";
defparam \MOSI0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|mosi_meta~feeder (
// Equation(s):
// \rcb_spi_inst|mosi_meta~feeder_combout  = \MOSI0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MOSI0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|mosi_meta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|mosi_meta~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|mosi_meta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N9
dffeas \rcb_spi_inst|mosi_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|mosi_meta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|mosi_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|mosi_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|mosi_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|mosi_syn~0 (
// Equation(s):
// \rcb_spi_inst|mosi_syn~0_combout  = (\MOSI0~input_o  & \rcb_spi_inst|mosi_meta~q )

	.dataa(gnd),
	.datab(\MOSI0~input_o ),
	.datac(\rcb_spi_inst|mosi_meta~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|mosi_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|mosi_syn~0 .lut_mask = 16'hC0C0;
defparam \rcb_spi_inst|mosi_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N19
dffeas \rcb_spi_inst|mosi_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|mosi_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|mosi_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|mosi_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|mosi_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[0]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[0]~feeder_combout  = \rcb_spi_inst|mosi_syn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|mosi_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_posedge (
// Equation(s):
// \rcb_spi_inst|sclk_posedge~combout  = (\rcb_spi_inst|sclk_syn~q  & \rcb_spi_inst|spi_clk_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|sclk_syn~q ),
	.datad(\rcb_spi_inst|spi_clk_reg~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_posedge .lut_mask = 16'hF000;
defparam \rcb_spi_inst|sclk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N29
dffeas \rcb_spi_inst|shift_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[1]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [0]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N17
dffeas \rcb_spi_inst|shift_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[2]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N7
dffeas \rcb_spi_inst|shift_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[3]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [2]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N21
dffeas \rcb_spi_inst|shift_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[4]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[4]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [3]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N3
dffeas \rcb_spi_inst|shift_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[5]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N1
dffeas \rcb_spi_inst|shift_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[6]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[6]~feeder_combout  = \rcb_spi_inst|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N19
dffeas \rcb_spi_inst|shift_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[6] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N13
dffeas \rcb_spi_inst|shift_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[7] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~0 (
// Equation(s):
// \rcb_spi_inst|Equal2~0_combout  = (!\rcb_spi_inst|shift_reg [7] & (!\rcb_spi_inst|shift_reg [5] & (!\rcb_spi_inst|shift_reg [6] & !\rcb_spi_inst|shift_reg [4])))

	.dataa(\rcb_spi_inst|shift_reg [7]),
	.datab(\rcb_spi_inst|shift_reg [5]),
	.datac(\rcb_spi_inst|shift_reg [6]),
	.datad(\rcb_spi_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~0 .lut_mask = 16'h0001;
defparam \rcb_spi_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~1 (
// Equation(s):
// \rcb_spi_inst|Equal2~1_combout  = (\rcb_spi_inst|shift_reg [3] & (\rcb_spi_inst|Equal2~0_combout  & \rcb_spi_inst|shift_reg [1]))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [3]),
	.datac(\rcb_spi_inst|Equal2~0_combout ),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~1 .lut_mask = 16'hC000;
defparam \rcb_spi_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~2 (
// Equation(s):
// \rcb_spi_inst|Equal2~2_combout  = (!\rcb_spi_inst|shift_reg [2] & (\rcb_spi_inst|Equal2~1_combout  & !\rcb_spi_inst|shift_reg [0]))

	.dataa(\rcb_spi_inst|shift_reg [2]),
	.datab(gnd),
	.datac(\rcb_spi_inst|Equal2~1_combout ),
	.datad(\rcb_spi_inst|shift_reg [0]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~2 .lut_mask = 16'h0050;
defparam \rcb_spi_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[3]~12 (
// Equation(s):
// \rcb_spi_inst|data_cnt[3]~12_combout  = (\rcb_spi_inst|data_cnt [3] & (!\rcb_spi_inst|data_cnt[2]~11 )) # (!\rcb_spi_inst|data_cnt [3] & ((\rcb_spi_inst|data_cnt[2]~11 ) # (GND)))
// \rcb_spi_inst|data_cnt[3]~13  = CARRY((!\rcb_spi_inst|data_cnt[2]~11 ) # (!\rcb_spi_inst|data_cnt [3]))

	.dataa(\rcb_spi_inst|data_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[2]~11 ),
	.combout(\rcb_spi_inst|data_cnt[3]~12_combout ),
	.cout(\rcb_spi_inst|data_cnt[3]~13 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[3]~12 .lut_mask = 16'h5A5F;
defparam \rcb_spi_inst|data_cnt[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[4]~14 (
// Equation(s):
// \rcb_spi_inst|data_cnt[4]~14_combout  = (\rcb_spi_inst|data_cnt [4] & (\rcb_spi_inst|data_cnt[3]~13  $ (GND))) # (!\rcb_spi_inst|data_cnt [4] & (!\rcb_spi_inst|data_cnt[3]~13  & VCC))
// \rcb_spi_inst|data_cnt[4]~15  = CARRY((\rcb_spi_inst|data_cnt [4] & !\rcb_spi_inst|data_cnt[3]~13 ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[3]~13 ),
	.combout(\rcb_spi_inst|data_cnt[4]~14_combout ),
	.cout(\rcb_spi_inst|data_cnt[4]~15 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[4]~14 .lut_mask = 16'hC30C;
defparam \rcb_spi_inst|data_cnt[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N29
dffeas \rcb_spi_inst|data_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[4]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[5]~16 (
// Equation(s):
// \rcb_spi_inst|data_cnt[5]~16_combout  = \rcb_spi_inst|data_cnt [5] $ (\rcb_spi_inst|data_cnt[4]~15 )

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rcb_spi_inst|data_cnt[4]~15 ),
	.combout(\rcb_spi_inst|data_cnt[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[5]~16 .lut_mask = 16'h5A5A;
defparam \rcb_spi_inst|data_cnt[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N31
dffeas \rcb_spi_inst|data_cnt[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[4]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y39_N1
fiftyfivenm_io_ibuf \CS0~input (
	.i(CS0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CS0~input_o ));
// synopsys translate_off
defparam \CS0~input .bus_hold = "false";
defparam \CS0~input .listen_to_nsleep_signal = "false";
defparam \CS0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y32_N9
dffeas \rcb_spi_inst|cs_n_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CS0~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|cs_n_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|cs_n_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|cs_n_syn~0 (
// Equation(s):
// \rcb_spi_inst|cs_n_syn~0_combout  = (\CS0~input_o  & \rcb_spi_inst|cs_n_meta~q )

	.dataa(gnd),
	.datab(\CS0~input_o ),
	.datac(\rcb_spi_inst|cs_n_meta~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|cs_n_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_syn~0 .lut_mask = 16'hC0C0;
defparam \rcb_spi_inst|cs_n_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N17
dffeas \rcb_spi_inst|cs_n_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|cs_n_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|cs_n_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|cs_n_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|addr_rdy~0 (
// Equation(s):
// \rcb_spi_inst|addr_rdy~0_combout  = (\rcb_spi_inst|com_rdy~0_combout  & (\rcb_spi_inst|data_cnt [4] & (\rcb_spi_inst|Selector2~1_combout  & !\rcb_spi_inst|data_cnt [5])))

	.dataa(\rcb_spi_inst|com_rdy~0_combout ),
	.datab(\rcb_spi_inst|data_cnt [4]),
	.datac(\rcb_spi_inst|Selector2~1_combout ),
	.datad(\rcb_spi_inst|data_cnt [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr_rdy~0 .lut_mask = 16'h0080;
defparam \rcb_spi_inst|addr_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N1
dffeas \rcb_spi_inst|addr_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr_rdy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr_rdy .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N21
dffeas \rcb_spi_inst|state.CMD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.CMD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.CMD .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.CMD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector2~0 (
// Equation(s):
// \rcb_spi_inst|Selector2~0_combout  = (\rcb_spi_inst|com_rdy~q  & ((\rcb_spi_inst|state.CMD~q ) # ((!\rcb_spi_inst|addr_rdy~q  & \rcb_spi_inst|state.ADDR~q )))) # (!\rcb_spi_inst|com_rdy~q  & (!\rcb_spi_inst|addr_rdy~q  & (\rcb_spi_inst|state.ADDR~q )))

	.dataa(\rcb_spi_inst|com_rdy~q ),
	.datab(\rcb_spi_inst|addr_rdy~q ),
	.datac(\rcb_spi_inst|state.ADDR~q ),
	.datad(\rcb_spi_inst|state.CMD~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector2~0 .lut_mask = 16'hBA30;
defparam \rcb_spi_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector2~1 (
// Equation(s):
// \rcb_spi_inst|Selector2~1_combout  = (\rcb_spi_inst|Selector2~0_combout  & !\rcb_spi_inst|cs_n_syn~q )

	.dataa(gnd),
	.datab(\rcb_spi_inst|Selector2~0_combout ),
	.datac(\rcb_spi_inst|cs_n_syn~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector2~1 .lut_mask = 16'h0C0C;
defparam \rcb_spi_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N31
dffeas \rcb_spi_inst|state.ADDR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.ADDR .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal3~0 (
// Equation(s):
// \rcb_spi_inst|Equal3~0_combout  = (\rcb_spi_inst|shift_reg [2] & (\rcb_spi_inst|Equal2~1_combout  & \rcb_spi_inst|shift_reg [0]))

	.dataa(\rcb_spi_inst|shift_reg [2]),
	.datab(gnd),
	.datac(\rcb_spi_inst|Equal2~1_combout ),
	.datad(\rcb_spi_inst|shift_reg [0]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal3~0 .lut_mask = 16'hA000;
defparam \rcb_spi_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N1
dffeas \rcb_spi_inst|spi_mode.READ_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.READ_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.READ_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector4~0 (
// Equation(s):
// \rcb_spi_inst|Selector4~0_combout  = (\rcb_spi_inst|state.ADDR~q  & (\rcb_spi_inst|spi_mode.READ_MODE~q  & \rcb_spi_inst|addr_rdy~q ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|state.ADDR~q ),
	.datac(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datad(\rcb_spi_inst|addr_rdy~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector4~0 .lut_mask = 16'hC000;
defparam \rcb_spi_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector4~1 (
// Equation(s):
// \rcb_spi_inst|Selector4~1_combout  = (!\rcb_spi_inst|cs_n_syn~q  & ((\rcb_spi_inst|Selector4~0_combout ) # ((\rcb_spi_inst|state.MISO_DATA~q  & \rcb_spi_inst|Equal4~0_combout ))))

	.dataa(\rcb_spi_inst|state.MISO_DATA~q ),
	.datab(\rcb_spi_inst|cs_n_syn~q ),
	.datac(\rcb_spi_inst|Equal4~0_combout ),
	.datad(\rcb_spi_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector4~1 .lut_mask = 16'h3320;
defparam \rcb_spi_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N23
dffeas \rcb_spi_inst|state.MISO_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.MISO_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.MISO_DATA .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.MISO_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N15
dffeas \rcb_spi_inst|state.MOSI_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.MOSI_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.MOSI_DATA .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.MOSI_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~1 (
// Equation(s):
// \rcb_spi_inst|Selector0~1_combout  = (\rcb_spi_inst|state.MISO_DATA~q ) # ((\rcb_spi_inst|state.MOSI_DATA~q ) # ((\rcb_spi_inst|state.CMD~q ) # (!\rcb_spi_inst|state.IDLE~q )))

	.dataa(\rcb_spi_inst|state.MISO_DATA~q ),
	.datab(\rcb_spi_inst|state.MOSI_DATA~q ),
	.datac(\rcb_spi_inst|state.CMD~q ),
	.datad(\rcb_spi_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~1 .lut_mask = 16'hFEFF;
defparam \rcb_spi_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|WideNor1 (
// Equation(s):
// \rcb_spi_inst|WideNor1~combout  = (\rcb_spi_inst|Equal2~1_combout  & (\rcb_spi_inst|shift_reg [2] $ (!\rcb_spi_inst|shift_reg [0])))

	.dataa(\rcb_spi_inst|shift_reg [2]),
	.datab(gnd),
	.datac(\rcb_spi_inst|Equal2~1_combout ),
	.datad(\rcb_spi_inst|shift_reg [0]),
	.cin(gnd),
	.combout(\rcb_spi_inst|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|WideNor1 .lut_mask = 16'hA050;
defparam \rcb_spi_inst|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N11
dffeas \rcb_spi_inst|spi_mode.UNDEF_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|WideNor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.UNDEF_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.UNDEF_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.UNDEF_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~0 (
// Equation(s):
// \rcb_spi_inst|Selector0~0_combout  = (\rcb_spi_inst|addr_rdy~q  & (\rcb_spi_inst|state.ADDR~q  & !\rcb_spi_inst|spi_mode.UNDEF_MODE~q ))

	.dataa(\rcb_spi_inst|addr_rdy~q ),
	.datab(gnd),
	.datac(\rcb_spi_inst|state.ADDR~q ),
	.datad(\rcb_spi_inst|spi_mode.UNDEF_MODE~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~0 .lut_mask = 16'h00A0;
defparam \rcb_spi_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~2 (
// Equation(s):
// \rcb_spi_inst|Selector0~2_combout  = (\rcb_spi_inst|Selector0~0_combout ) # ((\rcb_spi_inst|cs_n_syn~q  & ((\rcb_spi_inst|state.ADDR~q ) # (\rcb_spi_inst|Selector0~1_combout ))))

	.dataa(\rcb_spi_inst|state.ADDR~q ),
	.datab(\rcb_spi_inst|cs_n_syn~q ),
	.datac(\rcb_spi_inst|Selector0~1_combout ),
	.datad(\rcb_spi_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~2 .lut_mask = 16'hFFC8;
defparam \rcb_spi_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~3 (
// Equation(s):
// \rcb_spi_inst|Selector0~3_combout  = (!\rcb_spi_inst|Selector0~2_combout  & ((\rcb_spi_inst|Equal4~0_combout ) # ((!\rcb_spi_inst|state.MISO_DATA~q  & !\rcb_spi_inst|state.MOSI_DATA~q ))))

	.dataa(\rcb_spi_inst|Equal4~0_combout ),
	.datab(\rcb_spi_inst|state.MISO_DATA~q ),
	.datac(\rcb_spi_inst|state.MOSI_DATA~q ),
	.datad(\rcb_spi_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~3 .lut_mask = 16'h00AB;
defparam \rcb_spi_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N19
dffeas \rcb_spi_inst|state.IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.IDLE .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector1~0 (
// Equation(s):
// \rcb_spi_inst|Selector1~0_combout  = (!\rcb_spi_inst|cs_n_syn~q  & (((!\rcb_spi_inst|com_rdy~q  & \rcb_spi_inst|state.CMD~q )) # (!\rcb_spi_inst|state.IDLE~q )))

	.dataa(\rcb_spi_inst|com_rdy~q ),
	.datab(\rcb_spi_inst|state.IDLE~q ),
	.datac(\rcb_spi_inst|state.CMD~q ),
	.datad(\rcb_spi_inst|cs_n_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector1~0 .lut_mask = 16'h0073;
defparam \rcb_spi_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|com_rdy~1 (
// Equation(s):
// \rcb_spi_inst|com_rdy~1_combout  = (\rcb_spi_inst|com_rdy~0_combout  & (!\rcb_spi_inst|data_cnt [5] & (!\rcb_spi_inst|data_cnt [4] & \rcb_spi_inst|Selector1~0_combout )))

	.dataa(\rcb_spi_inst|com_rdy~0_combout ),
	.datab(\rcb_spi_inst|data_cnt [5]),
	.datac(\rcb_spi_inst|data_cnt [4]),
	.datad(\rcb_spi_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|com_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy~1 .lut_mask = 16'h0200;
defparam \rcb_spi_inst|com_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N13
dffeas \rcb_spi_inst|com_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|com_rdy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|com_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|com_rdy .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N5
dffeas \rcb_spi_inst|spi_mode.WRITE_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.WRITE_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.WRITE_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[4]~18 (
// Equation(s):
// \rcb_spi_inst|data_cnt[4]~18_combout  = ((\rcb_spi_inst|cs_n_syn~q ) # (!\rcb_spi_inst|state.ADDR~q )) # (!\rcb_spi_inst|addr_rdy~q )

	.dataa(\rcb_spi_inst|addr_rdy~q ),
	.datab(gnd),
	.datac(\rcb_spi_inst|cs_n_syn~q ),
	.datad(\rcb_spi_inst|state.ADDR~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|data_cnt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[4]~18 .lut_mask = 16'hF5FF;
defparam \rcb_spi_inst|data_cnt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[4]~19 (
// Equation(s):
// \rcb_spi_inst|data_cnt[4]~19_combout  = ((\rcb_spi_inst|spi_mode.WRITE_MODE~q  & (!\rcb_spi_inst|data_cnt[4]~18_combout  & !\rcb_spi_inst|Equal4~0_combout ))) # (!\rcb_spi_inst|Selector0~3_combout )

	.dataa(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.datab(\rcb_spi_inst|Selector0~3_combout ),
	.datac(\rcb_spi_inst|data_cnt[4]~18_combout ),
	.datad(\rcb_spi_inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|data_cnt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[4]~19 .lut_mask = 16'h333B;
defparam \rcb_spi_inst|data_cnt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N21
dffeas \rcb_spi_inst|data_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[4]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[1]~8 (
// Equation(s):
// \rcb_spi_inst|data_cnt[1]~8_combout  = (\rcb_spi_inst|data_cnt [1] & (!\rcb_spi_inst|data_cnt[0]~7 )) # (!\rcb_spi_inst|data_cnt [1] & ((\rcb_spi_inst|data_cnt[0]~7 ) # (GND)))
// \rcb_spi_inst|data_cnt[1]~9  = CARRY((!\rcb_spi_inst|data_cnt[0]~7 ) # (!\rcb_spi_inst|data_cnt [1]))

	.dataa(\rcb_spi_inst|data_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[0]~7 ),
	.combout(\rcb_spi_inst|data_cnt[1]~8_combout ),
	.cout(\rcb_spi_inst|data_cnt[1]~9 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[1]~8 .lut_mask = 16'h5A5F;
defparam \rcb_spi_inst|data_cnt[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N23
dffeas \rcb_spi_inst|data_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[4]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[2]~10 (
// Equation(s):
// \rcb_spi_inst|data_cnt[2]~10_combout  = (\rcb_spi_inst|data_cnt [2] & (\rcb_spi_inst|data_cnt[1]~9  $ (GND))) # (!\rcb_spi_inst|data_cnt [2] & (!\rcb_spi_inst|data_cnt[1]~9  & VCC))
// \rcb_spi_inst|data_cnt[2]~11  = CARRY((\rcb_spi_inst|data_cnt [2] & !\rcb_spi_inst|data_cnt[1]~9 ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[1]~9 ),
	.combout(\rcb_spi_inst|data_cnt[2]~10_combout ),
	.cout(\rcb_spi_inst|data_cnt[2]~11 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[2]~10 .lut_mask = 16'hC30C;
defparam \rcb_spi_inst|data_cnt[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N25
dffeas \rcb_spi_inst|data_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[4]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N27
dffeas \rcb_spi_inst|data_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[4]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|com_rdy~0 (
// Equation(s):
// \rcb_spi_inst|com_rdy~0_combout  = (!\rcb_spi_inst|data_cnt [3] & (\rcb_spi_inst|data_cnt [2] & (\rcb_spi_inst|data_cnt [1] & \rcb_spi_inst|data_cnt [0])))

	.dataa(\rcb_spi_inst|data_cnt [3]),
	.datab(\rcb_spi_inst|data_cnt [2]),
	.datac(\rcb_spi_inst|data_cnt [1]),
	.datad(\rcb_spi_inst|data_cnt [0]),
	.cin(gnd),
	.combout(\rcb_spi_inst|com_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy~0 .lut_mask = 16'h4000;
defparam \rcb_spi_inst|com_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal4~0 (
// Equation(s):
// \rcb_spi_inst|Equal4~0_combout  = ((!\rcb_spi_inst|data_cnt [5]) # (!\rcb_spi_inst|data_cnt [4])) # (!\rcb_spi_inst|com_rdy~0_combout )

	.dataa(\rcb_spi_inst|com_rdy~0_combout ),
	.datab(\rcb_spi_inst|data_cnt [4]),
	.datac(gnd),
	.datad(\rcb_spi_inst|data_cnt [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal4~0 .lut_mask = 16'h77FF;
defparam \rcb_spi_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector3~0 (
// Equation(s):
// \rcb_spi_inst|Selector3~0_combout  = (\rcb_spi_inst|state.ADDR~q  & (\rcb_spi_inst|addr_rdy~q  & \rcb_spi_inst|spi_mode.WRITE_MODE~q ))

	.dataa(\rcb_spi_inst|state.ADDR~q ),
	.datab(\rcb_spi_inst|addr_rdy~q ),
	.datac(gnd),
	.datad(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector3~0 .lut_mask = 16'h8800;
defparam \rcb_spi_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector3~1 (
// Equation(s):
// \rcb_spi_inst|Selector3~1_combout  = (!\rcb_spi_inst|cs_n_syn~q  & ((\rcb_spi_inst|Selector3~0_combout ) # ((\rcb_spi_inst|Equal4~0_combout  & \rcb_spi_inst|state.MOSI_DATA~q ))))

	.dataa(\rcb_spi_inst|Equal4~0_combout ),
	.datab(\rcb_spi_inst|cs_n_syn~q ),
	.datac(\rcb_spi_inst|state.MOSI_DATA~q ),
	.datad(\rcb_spi_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector3~1 .lut_mask = 16'h3320;
defparam \rcb_spi_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector11~0 (
// Equation(s):
// \rcb_spi_inst|Selector11~0_combout  = (\rcb_spi_inst|Selector3~1_combout ) # ((\rcb_spi_inst|Selector1~0_combout ) # ((\rcb_spi_inst|Selector2~1_combout ) # (\rcb_spi_inst|Selector4~1_combout )))

	.dataa(\rcb_spi_inst|Selector3~1_combout ),
	.datab(\rcb_spi_inst|Selector1~0_combout ),
	.datac(\rcb_spi_inst|Selector2~1_combout ),
	.datad(\rcb_spi_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector11~0 .lut_mask = 16'hFFFE;
defparam \rcb_spi_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector11~1 (
// Equation(s):
// \rcb_spi_inst|Selector11~1_combout  = (\rcb_spi_inst|Selector11~0_combout  & ((\rcb_spi_inst|send_miso~q ) # ((\rcb_spi_inst|spi_mode.READ_MODE~q  & \rcb_spi_inst|addr_rdy~0_combout )))) # (!\rcb_spi_inst|Selector11~0_combout  & 
// (\rcb_spi_inst|spi_mode.READ_MODE~q  & ((\rcb_spi_inst|addr_rdy~0_combout ))))

	.dataa(\rcb_spi_inst|Selector11~0_combout ),
	.datab(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datac(\rcb_spi_inst|send_miso~q ),
	.datad(\rcb_spi_inst|addr_rdy~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector11~1 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N25
dffeas \rcb_spi_inst|send_miso (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|send_miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|send_miso .is_wysiwyg = "true";
defparam \rcb_spi_inst|send_miso .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~3 (
// Equation(s):
// \rcb_spi_inst|miso~3_combout  = (\rcb_spi_inst|spi_clk_reg~q  & (((\rcb_spi_inst|sclk_syn~q  & !\rcb_spi_inst|Selector0~3_combout )))) # (!\rcb_spi_inst|spi_clk_reg~q  & (\rcb_spi_inst|send_miso~q  & (!\rcb_spi_inst|sclk_syn~q )))

	.dataa(\rcb_spi_inst|spi_clk_reg~q ),
	.datab(\rcb_spi_inst|send_miso~q ),
	.datac(\rcb_spi_inst|sclk_syn~q ),
	.datad(\rcb_spi_inst|Selector0~3_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~3_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~3 .lut_mask = 16'h04A4;
defparam \rcb_spi_inst|miso~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N31
dffeas \rcb_spi_inst|addr[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[8]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[8]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [7]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N23
dffeas \rcb_spi_inst|shift_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[8] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[8]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[8]~feeder_combout  = \rcb_spi_inst|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [8]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[8]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N13
dffeas \rcb_spi_inst|addr[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[8] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N25
dffeas \rcb_spi_inst|shift_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[9] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[10]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[10]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [9]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N15
dffeas \rcb_spi_inst|shift_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[10] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N29
dffeas \rcb_spi_inst|shift_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[11] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[11]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[11]~feeder_combout  = \rcb_spi_inst|shift_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [11]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[11]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N15
dffeas \rcb_spi_inst|addr[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[11] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \rcb_spi_inst|addr[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[10] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[9]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[9]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[9]~feeder .lut_mask = 16'hF0F0;
defparam \rcb_spi_inst|addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N7
dffeas \rcb_spi_inst|addr[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[9] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~1 (
// Equation(s):
// \i_rcb_registers|Equal0~1_combout  = (!\rcb_spi_inst|addr [8] & (!\rcb_spi_inst|addr [11] & (!\rcb_spi_inst|addr [10] & !\rcb_spi_inst|addr [9])))

	.dataa(\rcb_spi_inst|addr [8]),
	.datab(\rcb_spi_inst|addr [11]),
	.datac(\rcb_spi_inst|addr [10]),
	.datad(\rcb_spi_inst|addr [9]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~1 .lut_mask = 16'h0001;
defparam \i_rcb_registers|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[4]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[4]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[4]~feeder .lut_mask = 16'hF0F0;
defparam \rcb_spi_inst|addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N17
dffeas \rcb_spi_inst|addr[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[12]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[12]~feeder_combout  = \rcb_spi_inst|shift_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [11]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N11
dffeas \rcb_spi_inst|shift_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[12] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[13]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[13]~feeder_combout  = \rcb_spi_inst|shift_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[13]~feeder .lut_mask = 16'hF0F0;
defparam \rcb_spi_inst|shift_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \rcb_spi_inst|shift_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[13] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[13]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[13]~feeder_combout  = \rcb_spi_inst|shift_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [13]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[13]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N31
dffeas \rcb_spi_inst|addr[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[13] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[12]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[12]~feeder_combout  = \rcb_spi_inst|shift_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [12]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[12]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N25
dffeas \rcb_spi_inst|addr[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[12] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[14]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[14]~feeder_combout  = \rcb_spi_inst|shift_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [13]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N19
dffeas \rcb_spi_inst|shift_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[14] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N9
dffeas \rcb_spi_inst|addr[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[14] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[15]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[15]~feeder_combout  = \rcb_spi_inst|shift_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [14]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N21
dffeas \rcb_spi_inst|shift_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[15] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N3
dffeas \rcb_spi_inst|addr[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[15] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~0 (
// Equation(s):
// \i_rcb_registers|Equal0~0_combout  = (!\rcb_spi_inst|addr [13] & (!\rcb_spi_inst|addr [12] & (!\rcb_spi_inst|addr [14] & !\rcb_spi_inst|addr [15])))

	.dataa(\rcb_spi_inst|addr [13]),
	.datab(\rcb_spi_inst|addr [12]),
	.datac(\rcb_spi_inst|addr [14]),
	.datad(\rcb_spi_inst|addr [15]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~0 .lut_mask = 16'h0001;
defparam \i_rcb_registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N23
dffeas \rcb_spi_inst|addr[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N11
dffeas \rcb_spi_inst|addr[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[7] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[6]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[6]~feeder_combout  = \rcb_spi_inst|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [6]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[6]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \rcb_spi_inst|addr[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[6] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~2 (
// Equation(s):
// \i_rcb_registers|Equal0~2_combout  = (!\rcb_spi_inst|addr [5] & (!\rcb_spi_inst|addr [7] & !\rcb_spi_inst|addr [6]))

	.dataa(\rcb_spi_inst|addr [5]),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [7]),
	.datad(\rcb_spi_inst|addr [6]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~2 .lut_mask = 16'h0005;
defparam \i_rcb_registers|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~3 (
// Equation(s):
// \i_rcb_registers|Equal0~3_combout  = (\i_rcb_registers|Equal0~1_combout  & (!\rcb_spi_inst|addr [4] & (\i_rcb_registers|Equal0~0_combout  & \i_rcb_registers|Equal0~2_combout )))

	.dataa(\i_rcb_registers|Equal0~1_combout ),
	.datab(\rcb_spi_inst|addr [4]),
	.datac(\i_rcb_registers|Equal0~0_combout ),
	.datad(\i_rcb_registers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~3 .lut_mask = 16'h2000;
defparam \i_rcb_registers|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[2]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[2]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[2]~feeder .lut_mask = 16'hF0F0;
defparam \rcb_spi_inst|addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N9
dffeas \rcb_spi_inst|addr[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N5
dffeas \rcb_spi_inst|addr[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N13
dffeas \rcb_spi_inst|addr[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Equal8~0 (
// Equation(s):
// \i_rcb_registers|Equal8~0_combout  = (!\rcb_spi_inst|addr [1] & \rcb_spi_inst|addr [3])

	.dataa(gnd),
	.datab(\rcb_spi_inst|addr [1]),
	.datac(gnd),
	.datad(\rcb_spi_inst|addr [3]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal8~0 .lut_mask = 16'h3300;
defparam \i_rcb_registers|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Equal13~0 (
// Equation(s):
// \i_rcb_registers|Equal13~0_combout  = (\rcb_spi_inst|addr [0] & (\i_rcb_registers|Equal0~3_combout  & (\rcb_spi_inst|addr [2] & \i_rcb_registers|Equal8~0_combout )))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\i_rcb_registers|Equal0~3_combout ),
	.datac(\rcb_spi_inst|addr [2]),
	.datad(\i_rcb_registers|Equal8~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal13~0 .lut_mask = 16'h8000;
defparam \i_rcb_registers|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Equal5~0 (
// Equation(s):
// \i_rcb_registers|Equal5~0_combout  = (\rcb_spi_inst|addr [0] & (!\rcb_spi_inst|addr [3] & (\i_rcb_registers|Equal0~3_combout  & \rcb_spi_inst|addr [2])))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\i_rcb_registers|Equal0~3_combout ),
	.datad(\rcb_spi_inst|addr [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal5~0 .lut_mask = 16'h2000;
defparam \i_rcb_registers|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~5 (
// Equation(s):
// \i_rcb_registers|Equal0~5_combout  = (!\rcb_spi_inst|addr [0] & !\rcb_spi_inst|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\rcb_spi_inst|addr [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~5 .lut_mask = 16'h000F;
defparam \i_rcb_registers|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Equal4~0 (
// Equation(s):
// \i_rcb_registers|Equal4~0_combout  = (\i_rcb_registers|Equal0~3_combout  & (!\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [2] & \i_rcb_registers|Equal0~5_combout )))

	.dataa(\i_rcb_registers|Equal0~3_combout ),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [2]),
	.datad(\i_rcb_registers|Equal0~5_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal4~0 .lut_mask = 16'h2000;
defparam \i_rcb_registers|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~4 (
// Equation(s):
// \i_rcb_registers|Equal0~4_combout  = (!\rcb_spi_inst|addr [2] & \i_rcb_registers|Equal0~3_combout )

	.dataa(\rcb_spi_inst|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~4 .lut_mask = 16'h5500;
defparam \i_rcb_registers|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Equal3~0 (
// Equation(s):
// \i_rcb_registers|Equal3~0_combout  = (\rcb_spi_inst|addr [1] & (!\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [0] & \i_rcb_registers|Equal0~4_combout )))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\i_rcb_registers|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal3~0 .lut_mask = 16'h2000;
defparam \i_rcb_registers|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N6
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~1 (
// Equation(s):
// \i_rcb_registers|WideNor0~1_combout  = (!\i_rcb_registers|Equal4~0_combout  & (!\i_rcb_registers|Equal3~0_combout  & ((\rcb_spi_inst|addr [1]) # (!\i_rcb_registers|Equal5~0_combout ))))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\i_rcb_registers|Equal5~0_combout ),
	.datac(\i_rcb_registers|Equal4~0_combout ),
	.datad(\i_rcb_registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~1 .lut_mask = 16'h000B;
defparam \i_rcb_registers|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Equal1~0 (
// Equation(s):
// \i_rcb_registers|Equal1~0_combout  = (\rcb_spi_inst|addr [1]) # ((\rcb_spi_inst|addr [3]) # ((!\i_rcb_registers|Equal0~4_combout ) # (!\rcb_spi_inst|addr [0])))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\i_rcb_registers|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal1~0 .lut_mask = 16'hEFFF;
defparam \i_rcb_registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~6 (
// Equation(s):
// \i_rcb_registers|Equal0~6_combout  = (\i_rcb_registers|Equal0~3_combout  & (!\rcb_spi_inst|addr [3] & (!\rcb_spi_inst|addr [2] & \i_rcb_registers|Equal0~5_combout )))

	.dataa(\i_rcb_registers|Equal0~3_combout ),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [2]),
	.datad(\i_rcb_registers|Equal0~5_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~6 .lut_mask = 16'h0200;
defparam \i_rcb_registers|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Equal32~0 (
// Equation(s):
// \i_rcb_registers|Equal32~0_combout  = (!\rcb_spi_inst|addr [0] & (\i_rcb_registers|Equal0~3_combout  & (\rcb_spi_inst|addr [2] & \i_rcb_registers|Equal8~0_combout )))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\i_rcb_registers|Equal0~3_combout ),
	.datac(\rcb_spi_inst|addr [2]),
	.datad(\i_rcb_registers|Equal8~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal32~0 .lut_mask = 16'h4000;
defparam \i_rcb_registers|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Equal31~0 (
// Equation(s):
// \i_rcb_registers|Equal31~0_combout  = (\rcb_spi_inst|addr [1] & (\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [0] & \i_rcb_registers|Equal0~4_combout )))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\i_rcb_registers|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal31~0 .lut_mask = 16'h8000;
defparam \i_rcb_registers|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~0 (
// Equation(s):
// \i_rcb_registers|WideNor0~0_combout  = (\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal0~6_combout ) # ((\i_rcb_registers|Equal32~0_combout ) # (\i_rcb_registers|Equal31~0_combout )))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|Equal0~6_combout ),
	.datac(\i_rcb_registers|Equal32~0_combout ),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \i_rcb_registers|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~5 (
// Equation(s):
// \rcb_spi_inst|miso_shift~5_combout  = (\rcb_spi_inst|addr [0] & (\rcb_spi_inst|addr [3] & \rcb_spi_inst|addr [1]))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [3]),
	.datad(\rcb_spi_inst|addr [1]),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~5 .lut_mask = 16'hA000;
defparam \rcb_spi_inst|miso_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Equal18~0 (
// Equation(s):
// \i_rcb_registers|Equal18~0_combout  = (!\rcb_spi_inst|addr [2] & \rcb_spi_inst|addr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [2]),
	.datad(\rcb_spi_inst|addr [4]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal18~0 .lut_mask = 16'h0F00;
defparam \i_rcb_registers|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Equal18~1 (
// Equation(s):
// \i_rcb_registers|Equal18~1_combout  = (\i_rcb_registers|Equal0~2_combout  & (\i_rcb_registers|Equal0~1_combout  & (\i_rcb_registers|Equal0~0_combout  & \i_rcb_registers|Equal18~0_combout )))

	.dataa(\i_rcb_registers|Equal0~2_combout ),
	.datab(\i_rcb_registers|Equal0~1_combout ),
	.datac(\i_rcb_registers|Equal0~0_combout ),
	.datad(\i_rcb_registers|Equal18~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal18~1 .lut_mask = 16'h8000;
defparam \i_rcb_registers|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~6 (
// Equation(s):
// \rcb_spi_inst|miso_shift~6_combout  = ((!\i_rcb_registers|Equal18~1_combout  & ((!\i_rcb_registers|Equal0~3_combout ) # (!\rcb_spi_inst|addr [2])))) # (!\rcb_spi_inst|miso_shift~5_combout )

	.dataa(\rcb_spi_inst|miso_shift~5_combout ),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\i_rcb_registers|Equal0~3_combout ),
	.datad(\i_rcb_registers|Equal18~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~6 .lut_mask = 16'h557F;
defparam \rcb_spi_inst|miso_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~129 (
// Equation(s):
// \rcb_spi_inst|miso_shift~129_combout  = ((\rcb_spi_inst|addr [0]) # (!\i_rcb_registers|Equal0~3_combout )) # (!\rcb_spi_inst|addr [1])

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\i_rcb_registers|Equal0~3_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~129_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~129 .lut_mask = 16'hF5FF;
defparam \rcb_spi_inst|miso_shift~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~2 (
// Equation(s):
// \rcb_spi_inst|miso_shift~2_combout  = ((\rcb_spi_inst|addr [3]) # ((\rcb_spi_inst|addr [2]) # (!\rcb_spi_inst|addr [4]))) # (!\rcb_spi_inst|addr [0])

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [2]),
	.datad(\rcb_spi_inst|addr [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~2 .lut_mask = 16'hFDFF;
defparam \rcb_spi_inst|miso_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~3 (
// Equation(s):
// \rcb_spi_inst|miso_shift~3_combout  = (((\rcb_spi_inst|miso_shift~2_combout ) # (!\i_rcb_registers|Equal0~1_combout )) # (!\i_rcb_registers|Equal0~2_combout )) # (!\i_rcb_registers|Equal0~0_combout )

	.dataa(\i_rcb_registers|Equal0~0_combout ),
	.datab(\i_rcb_registers|Equal0~2_combout ),
	.datac(\i_rcb_registers|Equal0~1_combout ),
	.datad(\rcb_spi_inst|miso_shift~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~3 .lut_mask = 16'hFF7F;
defparam \rcb_spi_inst|miso_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~4 (
// Equation(s):
// \rcb_spi_inst|miso_shift~4_combout  = (\rcb_spi_inst|miso_shift~129_combout  & (\rcb_spi_inst|miso_shift~3_combout  & ((!\i_rcb_registers|Equal5~0_combout ) # (!\rcb_spi_inst|addr [1]))))

	.dataa(\rcb_spi_inst|miso_shift~129_combout ),
	.datab(\rcb_spi_inst|addr [1]),
	.datac(\i_rcb_registers|Equal5~0_combout ),
	.datad(\rcb_spi_inst|miso_shift~3_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~4 .lut_mask = 16'h2A00;
defparam \rcb_spi_inst|miso_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~7 (
// Equation(s):
// \i_rcb_registers|Equal0~7_combout  = (\i_rcb_registers|Equal0~1_combout  & (\i_rcb_registers|Equal0~0_combout  & \i_rcb_registers|Equal0~2_combout ))

	.dataa(\i_rcb_registers|Equal0~1_combout ),
	.datab(\i_rcb_registers|Equal0~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~7 .lut_mask = 16'h8800;
defparam \i_rcb_registers|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~7 (
// Equation(s):
// \rcb_spi_inst|miso_shift~7_combout  = (!\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [4] & (\rcb_spi_inst|addr [1] & \i_rcb_registers|Equal0~7_combout )))

	.dataa(\rcb_spi_inst|addr [3]),
	.datab(\rcb_spi_inst|addr [4]),
	.datac(\rcb_spi_inst|addr [1]),
	.datad(\i_rcb_registers|Equal0~7_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~7 .lut_mask = 16'h4000;
defparam \rcb_spi_inst|miso_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~8 (
// Equation(s):
// \rcb_spi_inst|miso_shift~8_combout  = (\rcb_spi_inst|addr [2] & (((!\rcb_spi_inst|miso_shift~7_combout )))) # (!\rcb_spi_inst|addr [2] & (((!\i_rcb_registers|Equal0~3_combout )) # (!\i_rcb_registers|Equal8~0_combout )))

	.dataa(\i_rcb_registers|Equal8~0_combout ),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\i_rcb_registers|Equal0~3_combout ),
	.datad(\rcb_spi_inst|miso_shift~7_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~8 .lut_mask = 16'h13DF;
defparam \rcb_spi_inst|miso_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~10 (
// Equation(s):
// \rcb_spi_inst|miso_shift~10_combout  = (((\rcb_spi_inst|addr [1]) # (!\i_rcb_registers|Equal0~7_combout )) # (!\rcb_spi_inst|addr [4])) # (!\rcb_spi_inst|addr [2])

	.dataa(\rcb_spi_inst|addr [2]),
	.datab(\rcb_spi_inst|addr [4]),
	.datac(\rcb_spi_inst|addr [1]),
	.datad(\i_rcb_registers|Equal0~7_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~10 .lut_mask = 16'hF7FF;
defparam \rcb_spi_inst|miso_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Equal16~0 (
// Equation(s):
// \i_rcb_registers|Equal16~0_combout  = (\i_rcb_registers|Equal0~0_combout  & (!\rcb_spi_inst|addr [2] & (\i_rcb_registers|Equal0~2_combout  & \i_rcb_registers|Equal0~1_combout )))

	.dataa(\i_rcb_registers|Equal0~0_combout ),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\i_rcb_registers|Equal0~2_combout ),
	.datad(\i_rcb_registers|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal16~0 .lut_mask = 16'h2000;
defparam \i_rcb_registers|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~11 (
// Equation(s):
// \rcb_spi_inst|miso_shift~11_combout  = (!\rcb_spi_inst|addr [1] & ((!\i_rcb_registers|Equal16~0_combout ) # (!\rcb_spi_inst|addr [4])))

	.dataa(gnd),
	.datab(\rcb_spi_inst|addr [4]),
	.datac(\rcb_spi_inst|addr [1]),
	.datad(\i_rcb_registers|Equal16~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~11 .lut_mask = 16'h030F;
defparam \rcb_spi_inst|miso_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~9 (
// Equation(s):
// \rcb_spi_inst|miso_shift~9_combout  = (\rcb_spi_inst|addr [1] & ((\rcb_spi_inst|addr [0]) # ((!\i_rcb_registers|Equal18~1_combout )))) # (!\rcb_spi_inst|addr [1] & ((\rcb_spi_inst|addr [3] & ((!\i_rcb_registers|Equal18~1_combout ))) # (!\rcb_spi_inst|addr 
// [3] & (\rcb_spi_inst|addr [0]))))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [1]),
	.datad(\i_rcb_registers|Equal18~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~9 .lut_mask = 16'hA2FE;
defparam \rcb_spi_inst|miso_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~12 (
// Equation(s):
// \rcb_spi_inst|miso_shift~12_combout  = (\rcb_spi_inst|miso_shift~10_combout  & ((\rcb_spi_inst|miso_shift~9_combout ) # ((!\rcb_spi_inst|addr [3] & \rcb_spi_inst|miso_shift~11_combout ))))

	.dataa(\rcb_spi_inst|miso_shift~10_combout ),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|miso_shift~11_combout ),
	.datad(\rcb_spi_inst|miso_shift~9_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~12 .lut_mask = 16'hAA20;
defparam \rcb_spi_inst|miso_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~13 (
// Equation(s):
// \rcb_spi_inst|miso_shift~13_combout  = (\rcb_spi_inst|miso_shift~6_combout  & (\rcb_spi_inst|miso_shift~4_combout  & (\rcb_spi_inst|miso_shift~8_combout  & \rcb_spi_inst|miso_shift~12_combout )))

	.dataa(\rcb_spi_inst|miso_shift~6_combout ),
	.datab(\rcb_spi_inst|miso_shift~4_combout ),
	.datac(\rcb_spi_inst|miso_shift~8_combout ),
	.datad(\rcb_spi_inst|miso_shift~12_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~13 .lut_mask = 16'h8000;
defparam \rcb_spi_inst|miso_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0 (
// Equation(s):
// \i_rcb_registers|WideNor0~combout  = (((\i_rcb_registers|WideNor0~0_combout ) # (!\rcb_spi_inst|miso_shift~13_combout )) # (!\i_rcb_registers|Equal1~0_combout )) # (!\i_rcb_registers|WideNor0~1_combout )

	.dataa(\i_rcb_registers|WideNor0~1_combout ),
	.datab(\i_rcb_registers|Equal1~0_combout ),
	.datac(\i_rcb_registers|WideNor0~0_combout ),
	.datad(\rcb_spi_inst|miso_shift~13_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0 .lut_mask = 16'hF7FF;
defparam \i_rcb_registers|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[22]~14 (
// Equation(s):
// \rcb_spi_inst|miso_shift[22]~14_combout  = (!\i_rcb_registers|Equal13~0_combout  & (\rcb_spi_inst|addr_rdy~q  & \i_rcb_registers|WideNor0~combout ))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr_rdy~q ),
	.datad(\i_rcb_registers|WideNor0~combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[22]~14 .lut_mask = 16'h5000;
defparam \rcb_spi_inst|miso_shift[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Equal2~0 (
// Equation(s):
// \i_rcb_registers|Equal2~0_combout  = (!\rcb_spi_inst|addr [0] & \rcb_spi_inst|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\rcb_spi_inst|addr [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal2~0 .lut_mask = 16'h0F00;
defparam \i_rcb_registers|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Equal30~0 (
// Equation(s):
// \i_rcb_registers|Equal30~0_combout  = (!\rcb_spi_inst|addr [2] & (\rcb_spi_inst|addr [3] & (\i_rcb_registers|Equal2~0_combout  & \i_rcb_registers|Equal0~3_combout )))

	.dataa(\rcb_spi_inst|addr [2]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\i_rcb_registers|Equal2~0_combout ),
	.datad(\i_rcb_registers|Equal0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal30~0 .lut_mask = 16'h4000;
defparam \i_rcb_registers|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[16]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[16]~feeder_combout  = \rcb_spi_inst|shift_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [15]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N31
dffeas \rcb_spi_inst|shift_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[16] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \rcb_spi_inst|shift_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[17] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N13
dffeas \rcb_spi_inst|shift_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[18] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[19]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[19]~feeder_combout  = \rcb_spi_inst|shift_reg [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [18]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N5
dffeas \rcb_spi_inst|shift_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[19] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[20]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[20]~feeder_combout  = \rcb_spi_inst|shift_reg [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [19]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N13
dffeas \rcb_spi_inst|shift_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[20] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[21]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[21]~feeder_combout  = \rcb_spi_inst|shift_reg [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [20]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N5
dffeas \rcb_spi_inst|shift_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[21] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N3
dffeas \rcb_spi_inst|shift_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[22] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[23]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[23]~feeder_combout  = \rcb_spi_inst|shift_reg [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [22]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N23
dffeas \rcb_spi_inst|shift_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[23] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N31
dffeas \rcb_spi_inst|shift_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[24] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N29
dffeas \rcb_spi_inst|shift_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[25] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[26]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[26]~feeder_combout  = \rcb_spi_inst|shift_reg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [25]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N7
dffeas \rcb_spi_inst|shift_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[26] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[27]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[27]~feeder_combout  = \rcb_spi_inst|shift_reg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [26]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N17
dffeas \rcb_spi_inst|shift_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[27] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[28]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[28]~feeder_combout  = \rcb_spi_inst|shift_reg [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [27]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N27
dffeas \rcb_spi_inst|shift_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[28] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N1
dffeas \rcb_spi_inst|shift_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[29] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[30]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[30]~feeder_combout  = \rcb_spi_inst|shift_reg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [29]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N25
dffeas \rcb_spi_inst|shift_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[30] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[30]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[30]~feeder_combout  = \rcb_spi_inst|shift_reg [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [30]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|always7~2 (
// Equation(s):
// \rcb_spi_inst|always7~2_combout  = (\rcb_spi_inst|spi_mode.WRITE_MODE~q  & (\rcb_spi_inst|spi_clk_reg~q  & (\rcb_spi_inst|sclk_syn~q  & !\rcb_spi_inst|Equal4~0_combout )))

	.dataa(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.datab(\rcb_spi_inst|spi_clk_reg~q ),
	.datac(\rcb_spi_inst|sclk_syn~q ),
	.datad(\rcb_spi_inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|always7~2 .lut_mask = 16'h0080;
defparam \rcb_spi_inst|always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N9
dffeas \rcb_spi_inst|data_mosi_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|always7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_mosi_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_mosi_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_mosi_rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N26
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[0]~0 (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[0]~0_combout  = (\rcb_spi_inst|data_mosi_rdy~q  & \i_rcb_registers|Equal31~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|data_mosi_rdy~q ),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[0]~0 .lut_mask = 16'hF000;
defparam \i_rcb_registers|SSRs_Right_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N9
dffeas \i_rcb_registers|SSRs_Right_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[30] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[0]~0 (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[0]~0_combout  = (\rcb_spi_inst|data_mosi_rdy~q  & \i_rcb_registers|Equal30~0_combout )

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_mosi_rdy~q ),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal30~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[0]~0 .lut_mask = 16'hCC00;
defparam \i_rcb_registers|SSRs_Left_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N23
dffeas \i_rcb_registers|SSRs_Left_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[30] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[22]~15 (
// Equation(s):
// \rcb_spi_inst|miso_shift[22]~15_combout  = ((\i_rcb_registers|Equal13~0_combout  & \i_rcb_registers|WideNor0~combout )) # (!\rcb_spi_inst|addr_rdy~q )

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr_rdy~q ),
	.datad(\i_rcb_registers|WideNor0~combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[22]~15 .lut_mask = 16'hAF0F;
defparam \rcb_spi_inst|miso_shift[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N10
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[29]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[29]~feeder_combout  = \rcb_spi_inst|shift_reg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [29]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N11
dffeas \i_rcb_registers|SSRs_Right_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[29] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N15
dffeas \i_rcb_registers|SSRs_Left_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[29] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N20
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[28]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[28]~feeder_combout  = \rcb_spi_inst|shift_reg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[28]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N21
dffeas \i_rcb_registers|SSRs_Right_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[28] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N9
dffeas \i_rcb_registers|SSRs_Left_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[28] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N3
dffeas \i_rcb_registers|SSRs_Left_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[27] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~26 (
// Equation(s):
// \rcb_spi_inst|miso_shift~26_combout  = (\rcb_spi_inst|miso_shift~8_combout  & \rcb_spi_inst|miso_shift~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|miso_shift~8_combout ),
	.datad(\rcb_spi_inst|miso_shift~6_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~26_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~26 .lut_mask = 16'hF000;
defparam \rcb_spi_inst|miso_shift~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~27 (
// Equation(s):
// \rcb_spi_inst|miso_shift~27_combout  = (\rcb_spi_inst|miso_shift~12_combout  & (!\i_rcb_registers|Equal1~0_combout  & (\rcb_spi_inst|miso_shift~4_combout  & \rcb_spi_inst|miso_shift~26_combout )))

	.dataa(\rcb_spi_inst|miso_shift~12_combout ),
	.datab(\i_rcb_registers|Equal1~0_combout ),
	.datac(\rcb_spi_inst|miso_shift~4_combout ),
	.datad(\rcb_spi_inst|miso_shift~26_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~27_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~27 .lut_mask = 16'h2000;
defparam \rcb_spi_inst|miso_shift~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~28 (
// Equation(s):
// \rcb_spi_inst|miso_shift~28_combout  = (\rcb_spi_inst|miso_shift~27_combout ) # ((\i_rcb_registers|Equal30~0_combout  & \i_rcb_registers|SSRs_Left_reg [27]))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Left_reg [27]),
	.datad(\rcb_spi_inst|miso_shift~27_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~28_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~28 .lut_mask = 16'hFFA0;
defparam \rcb_spi_inst|miso_shift~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N23
dffeas \i_rcb_registers|SSRs_Right_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[27] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N1
dffeas \i_rcb_registers|SSRs_Left_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[24] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~2 (
// Equation(s):
// \i_rcb_registers|WideNor0~2_combout  = (\i_rcb_registers|WideNor0~1_combout  & (\rcb_spi_inst|miso_shift~12_combout  & (\rcb_spi_inst|miso_shift~4_combout  & \rcb_spi_inst|miso_shift~26_combout )))

	.dataa(\i_rcb_registers|WideNor0~1_combout ),
	.datab(\rcb_spi_inst|miso_shift~12_combout ),
	.datac(\rcb_spi_inst|miso_shift~4_combout ),
	.datad(\rcb_spi_inst|miso_shift~26_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~2 .lut_mask = 16'h8000;
defparam \i_rcb_registers|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~38 (
// Equation(s):
// \rcb_spi_inst|miso_shift~38_combout  = (\i_rcb_registers|Equal30~0_combout  & ((\i_rcb_registers|SSRs_Left_reg [24]) # ((\i_rcb_registers|Equal1~0_combout  & \i_rcb_registers|WideNor0~2_combout )))) # (!\i_rcb_registers|Equal30~0_combout  & 
// (\i_rcb_registers|Equal1~0_combout  & ((\i_rcb_registers|WideNor0~2_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\i_rcb_registers|Equal1~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [24]),
	.datad(\i_rcb_registers|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~38_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~38 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N17
dffeas \i_rcb_registers|SSRs_Right_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[24] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[22]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[22]~feeder_combout  = \rcb_spi_inst|shift_reg [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [22]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N9
dffeas \i_rcb_registers|SSRs_Right_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[22] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N27
dffeas \i_rcb_registers|SSRs_Left_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[22] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N23
dffeas \i_rcb_registers|SSRs_Left_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[18] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~57 (
// Equation(s):
// \rcb_spi_inst|miso_shift~57_combout  = (\rcb_spi_inst|miso_shift~27_combout ) # ((\i_rcb_registers|Equal30~0_combout  & \i_rcb_registers|SSRs_Left_reg [18]))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Left_reg [18]),
	.datad(\rcb_spi_inst|miso_shift~27_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~57_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~57 .lut_mask = 16'hFFA0;
defparam \rcb_spi_inst|miso_shift~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N29
dffeas \i_rcb_registers|SSRs_Right_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[18] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \i_rcb_registers|SSRs_Left_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[17] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~61 (
// Equation(s):
// \rcb_spi_inst|miso_shift~61_combout  = (\i_rcb_registers|WideNor0~2_combout ) # ((\i_rcb_registers|Equal30~0_combout  & \i_rcb_registers|SSRs_Left_reg [17]))

	.dataa(gnd),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [17]),
	.datad(\i_rcb_registers|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~61_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~61 .lut_mask = 16'hFFC0;
defparam \rcb_spi_inst|miso_shift~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N15
dffeas \i_rcb_registers|SSRs_Right_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[17] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N5
dffeas \i_rcb_registers|SSRs_Left_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[16] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~65 (
// Equation(s):
// \rcb_spi_inst|miso_shift~65_combout  = (\i_rcb_registers|WideNor0~2_combout ) # ((\i_rcb_registers|Equal30~0_combout  & \i_rcb_registers|SSRs_Left_reg [16]))

	.dataa(gnd),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [16]),
	.datad(\i_rcb_registers|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~65_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~65 .lut_mask = 16'hFFC0;
defparam \rcb_spi_inst|miso_shift~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N25
dffeas \i_rcb_registers|SSRs_Right_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[16] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[15]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[15]~feeder_combout  = \rcb_spi_inst|shift_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [15]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N15
dffeas \i_rcb_registers|SSRs_Right_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[15] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N23
dffeas \i_rcb_registers|SSRs_Left_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[15] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout  = \rcb_spi_inst|shift_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [11]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N6
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[2]~0 (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout  = (\rcb_spi_inst|data_mosi_rdy~q  & \i_rcb_registers|Equal13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|data_mosi_rdy~q ),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~0 .lut_mask = 16'hF000;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N9
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N23
fiftyfivenm_io_ibuf \L_POS_SENS_0_OUT1_BUFF~input (
	.i(L_POS_SENS_0_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_0_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_0_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_0_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_0_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y29_N31
dffeas \i_rcb_registers|L_Wheels_sensors_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_0_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~81 (
// Equation(s):
// \rcb_spi_inst|miso_shift~81_combout  = (\i_rcb_registers|Equal4~0_combout  & ((\i_rcb_registers|L_Wheels_sensors_reg [11]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [11] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal4~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [11] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal4~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [11]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [11]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~81_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~81 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N13
dffeas \i_rcb_registers|SSRs_Left_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
fiftyfivenm_io_ibuf \R_POS_SENS_0_OUT1_BUFF~input (
	.i(R_POS_SENS_0_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_0_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_0_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_0_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_0_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N22
fiftyfivenm_lcell_comb \i_rcb_registers|R_Wheels_sensors_reg[11]~feeder (
// Equation(s):
// \i_rcb_registers|R_Wheels_sensors_reg[11]~feeder_combout  = \R_POS_SENS_0_OUT1_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_POS_SENS_0_OUT1_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|R_Wheels_sensors_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|R_Wheels_sensors_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N23
dffeas \i_rcb_registers|R_Wheels_sensors_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|R_Wheels_sensors_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Equal14~0 (
// Equation(s):
// \i_rcb_registers|Equal14~0_combout  = (\rcb_spi_inst|addr [2] & \i_rcb_registers|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [2]),
	.datad(\i_rcb_registers|Equal0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal14~0 .lut_mask = 16'hF000;
defparam \i_rcb_registers|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Equal5~1 (
// Equation(s):
// \i_rcb_registers|Equal5~1_combout  = (!\rcb_spi_inst|addr [1] & (!\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [0] & \i_rcb_registers|Equal14~0_combout )))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\i_rcb_registers|Equal14~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal5~1 .lut_mask = 16'h1000;
defparam \i_rcb_registers|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N21
dffeas \i_rcb_registers|SSRs_Right_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~82 (
// Equation(s):
// \rcb_spi_inst|miso_shift~82_combout  = (\i_rcb_registers|R_Wheels_sensors_reg [11] & ((\i_rcb_registers|Equal5~1_combout ) # ((\i_rcb_registers|SSRs_Right_reg [11] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|R_Wheels_sensors_reg [11] & 
// (((\i_rcb_registers|SSRs_Right_reg [11] & \i_rcb_registers|Equal31~0_combout ))))

	.dataa(\i_rcb_registers|R_Wheels_sensors_reg [11]),
	.datab(\i_rcb_registers|Equal5~1_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [11]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~82_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~82 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~83 (
// Equation(s):
// \rcb_spi_inst|miso_shift~83_combout  = (\rcb_spi_inst|miso_shift~81_combout ) # ((\rcb_spi_inst|miso_shift~82_combout ) # ((\i_rcb_registers|Equal30~0_combout  & \i_rcb_registers|SSRs_Left_reg [11])))

	.dataa(\rcb_spi_inst|miso_shift~81_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [11]),
	.datad(\rcb_spi_inst|miso_shift~82_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~83_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~83 .lut_mask = 16'hFFEA;
defparam \rcb_spi_inst|miso_shift~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~84 (
// Equation(s):
// \rcb_spi_inst|miso_shift~84_combout  = (\rcb_spi_inst|miso_shift~83_combout ) # ((!\i_rcb_registers|WideNor0~0_combout  & (\i_rcb_registers|WideNor0~2_combout  & \i_rcb_registers|Equal1~0_combout )))

	.dataa(\i_rcb_registers|WideNor0~0_combout ),
	.datab(\i_rcb_registers|WideNor0~2_combout ),
	.datac(\i_rcb_registers|Equal1~0_combout ),
	.datad(\rcb_spi_inst|miso_shift~83_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~84_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~84 .lut_mask = 16'hFF40;
defparam \rcb_spi_inst|miso_shift~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[12]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[12]~feeder_combout  = \rcb_spi_inst|miso_shift~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~84_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[12]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[10]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[10]~feeder_combout  = \rcb_spi_inst|shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [10]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Left_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N27
dffeas \i_rcb_registers|SSRs_Left_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y29_N17
dffeas \i_rcb_registers|SSRs_Right_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
fiftyfivenm_io_ibuf \R_POS_SENS_0_OUT2_BUFF~input (
	.i(R_POS_SENS_0_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_0_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_0_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_0_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_0_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y29_N19
dffeas \i_rcb_registers|R_Wheels_sensors_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_0_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~86 (
// Equation(s):
// \rcb_spi_inst|miso_shift~86_combout  = (\i_rcb_registers|Equal31~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [10]) # ((\i_rcb_registers|Equal5~1_combout  & \i_rcb_registers|R_Wheels_sensors_reg [10])))) # (!\i_rcb_registers|Equal31~0_combout  & 
// (\i_rcb_registers|Equal5~1_combout  & ((\i_rcb_registers|R_Wheels_sensors_reg [10]))))

	.dataa(\i_rcb_registers|Equal31~0_combout ),
	.datab(\i_rcb_registers|Equal5~1_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [10]),
	.datad(\i_rcb_registers|R_Wheels_sensors_reg [10]),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~86_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~86 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~87 (
// Equation(s):
// \rcb_spi_inst|miso_shift~87_combout  = (\rcb_spi_inst|miso_shift~86_combout ) # ((\i_rcb_registers|Equal30~0_combout  & \i_rcb_registers|SSRs_Left_reg [10]))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\i_rcb_registers|SSRs_Left_reg [10]),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~86_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~87_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~87 .lut_mask = 16'hFF88;
defparam \rcb_spi_inst|miso_shift~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N18
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout  = \rcb_spi_inst|shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N19
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
fiftyfivenm_io_ibuf \L_POS_SENS_0_OUT2_BUFF~input (
	.i(L_POS_SENS_0_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_0_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_0_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_0_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_0_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y28_N1
dffeas \i_rcb_registers|L_Wheels_sensors_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_0_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~85 (
// Equation(s):
// \rcb_spi_inst|miso_shift~85_combout  = (\i_rcb_registers|Equal4~0_combout  & ((\i_rcb_registers|L_Wheels_sensors_reg [10]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [10] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal4~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [10] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal4~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [10]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [10]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~85_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~85 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~88 (
// Equation(s):
// \rcb_spi_inst|miso_shift~88_combout  = (\rcb_spi_inst|miso_shift~87_combout ) # ((\rcb_spi_inst|miso_shift~85_combout ) # (!\i_rcb_registers|WideNor0~combout ))

	.dataa(\rcb_spi_inst|miso_shift~87_combout ),
	.datab(\rcb_spi_inst|miso_shift~85_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|WideNor0~combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~88_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~88 .lut_mask = 16'hEEFF;
defparam \rcb_spi_inst|miso_shift~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N30
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [9]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N31
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
fiftyfivenm_io_ibuf \L_POS_SENS_1_OUT1_BUFF~input (
	.i(L_POS_SENS_1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_1_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N3
dffeas \i_rcb_registers|L_Wheels_sensors_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_1_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~89 (
// Equation(s):
// \rcb_spi_inst|miso_shift~89_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [9]) # ((\i_rcb_registers|L_Wheels_sensors_reg [9] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [9] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [9]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [9]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~89_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~89 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N27
dffeas \i_rcb_registers|SSRs_Left_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~90 (
// Equation(s):
// \rcb_spi_inst|miso_shift~90_combout  = (\i_rcb_registers|SSRs_Left_reg [9] & \i_rcb_registers|Equal30~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Left_reg [9]),
	.datad(\i_rcb_registers|Equal30~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~90_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~90 .lut_mask = 16'hF000;
defparam \rcb_spi_inst|miso_shift~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
fiftyfivenm_io_ibuf \R_POS_SENS_1_OUT1_BUFF~input (
	.i(R_POS_SENS_1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_1_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y29_N7
dffeas \i_rcb_registers|R_Wheels_sensors_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_1_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N24
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[9]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[9]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [9]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N25
dffeas \i_rcb_registers|SSRs_Right_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~91 (
// Equation(s):
// \rcb_spi_inst|miso_shift~91_combout  = (\i_rcb_registers|Equal31~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [9]) # ((\i_rcb_registers|Equal5~1_combout  & \i_rcb_registers|R_Wheels_sensors_reg [9])))) # (!\i_rcb_registers|Equal31~0_combout  & 
// (\i_rcb_registers|Equal5~1_combout  & (\i_rcb_registers|R_Wheels_sensors_reg [9])))

	.dataa(\i_rcb_registers|Equal31~0_combout ),
	.datab(\i_rcb_registers|Equal5~1_combout ),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [9]),
	.datad(\i_rcb_registers|SSRs_Right_reg [9]),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~91_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~91 .lut_mask = 16'hEAC0;
defparam \rcb_spi_inst|miso_shift~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~92 (
// Equation(s):
// \rcb_spi_inst|miso_shift~92_combout  = (\i_rcb_registers|Equal1~0_combout  & ((\i_rcb_registers|WideNor0~0_combout ) # (!\i_rcb_registers|WideNor0~2_combout )))

	.dataa(\i_rcb_registers|WideNor0~0_combout ),
	.datab(gnd),
	.datac(\i_rcb_registers|Equal1~0_combout ),
	.datad(\i_rcb_registers|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~92_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~92 .lut_mask = 16'hA0F0;
defparam \rcb_spi_inst|miso_shift~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~93 (
// Equation(s):
// \rcb_spi_inst|miso_shift~93_combout  = (\rcb_spi_inst|miso_shift~89_combout ) # ((\rcb_spi_inst|miso_shift~90_combout ) # ((\rcb_spi_inst|miso_shift~91_combout ) # (!\rcb_spi_inst|miso_shift~92_combout )))

	.dataa(\rcb_spi_inst|miso_shift~89_combout ),
	.datab(\rcb_spi_inst|miso_shift~90_combout ),
	.datac(\rcb_spi_inst|miso_shift~91_combout ),
	.datad(\rcb_spi_inst|miso_shift~92_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~93_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~93 .lut_mask = 16'hFEFF;
defparam \rcb_spi_inst|miso_shift~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[10]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[10]~feeder_combout  = \rcb_spi_inst|miso_shift~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~93_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[10]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N12
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout  = \rcb_spi_inst|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [8]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N13
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
fiftyfivenm_io_ibuf \L_POS_SENS_1_OUT2_BUFF~input (
	.i(L_POS_SENS_1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_1_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y29_N27
dffeas \i_rcb_registers|L_Wheels_sensors_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_1_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~94 (
// Equation(s):
// \rcb_spi_inst|miso_shift~94_combout  = (\i_rcb_registers|Equal4~0_combout  & ((\i_rcb_registers|L_Wheels_sensors_reg [8]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [8] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal4~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [8] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal4~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [8]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [8]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~94_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~94 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N10
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[8]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[8]~feeder_combout  = \rcb_spi_inst|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [8]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N11
dffeas \i_rcb_registers|SSRs_Right_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
fiftyfivenm_io_ibuf \R_POS_SENS_1_OUT2_BUFF~input (
	.i(R_POS_SENS_1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_1_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y29_N29
dffeas \i_rcb_registers|R_Wheels_sensors_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_1_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~96 (
// Equation(s):
// \rcb_spi_inst|miso_shift~96_combout  = (\i_rcb_registers|SSRs_Right_reg [8] & ((\i_rcb_registers|Equal31~0_combout ) # ((\i_rcb_registers|R_Wheels_sensors_reg [8] & \i_rcb_registers|Equal5~1_combout )))) # (!\i_rcb_registers|SSRs_Right_reg [8] & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [8] & \i_rcb_registers|Equal5~1_combout ))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [8]),
	.datab(\i_rcb_registers|Equal31~0_combout ),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [8]),
	.datad(\i_rcb_registers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~96_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~96 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y29_N25
dffeas \i_rcb_registers|SSRs_Left_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~95 (
// Equation(s):
// \rcb_spi_inst|miso_shift~95_combout  = (\i_rcb_registers|SSRs_Left_reg [8] & \i_rcb_registers|Equal30~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Left_reg [8]),
	.datad(\i_rcb_registers|Equal30~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~95_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~95 .lut_mask = 16'hF000;
defparam \rcb_spi_inst|miso_shift~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~97 (
// Equation(s):
// \rcb_spi_inst|miso_shift~97_combout  = (\rcb_spi_inst|miso_shift~94_combout ) # ((\rcb_spi_inst|miso_shift~96_combout ) # ((\rcb_spi_inst|miso_shift~95_combout ) # (!\rcb_spi_inst|miso_shift~92_combout )))

	.dataa(\rcb_spi_inst|miso_shift~94_combout ),
	.datab(\rcb_spi_inst|miso_shift~96_combout ),
	.datac(\rcb_spi_inst|miso_shift~95_combout ),
	.datad(\rcb_spi_inst|miso_shift~92_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~97_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~97 .lut_mask = 16'hFEFF;
defparam \rcb_spi_inst|miso_shift~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[9]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[9]~feeder_combout  = \rcb_spi_inst|miso_shift~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~97_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[9]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N10
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[7]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[7]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Left_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N11
dffeas \i_rcb_registers|SSRs_Left_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N1
dffeas \i_rcb_registers|SSRs_Right_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~100 (
// Equation(s):
// \rcb_spi_inst|miso_shift~100_combout  = (\i_rcb_registers|SSRs_Left_reg [7] & ((\i_rcb_registers|Equal30~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [7] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|SSRs_Left_reg [7] & 
// (((\i_rcb_registers|SSRs_Right_reg [7] & \i_rcb_registers|Equal31~0_combout ))))

	.dataa(\i_rcb_registers|SSRs_Left_reg [7]),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [7]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~100_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~100 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[7]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|FPGA_LEDs_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N4
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[0]~0 (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[0]~0_combout  = (\rcb_spi_inst|data_mosi_rdy~q  & \i_rcb_registers|Equal32~0_combout )

	.dataa(\rcb_spi_inst|data_mosi_rdy~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[0]~0 .lut_mask = 16'hAA00;
defparam \i_rcb_registers|FPGA_LEDs_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N19
dffeas \i_rcb_registers|FPGA_LEDs_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N22
fiftyfivenm_io_ibuf \R_POS_SENS_OUT1_BUFF~input (
	.i(R_POS_SENS_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N17
dffeas \i_rcb_registers|R_Wheels_sensors_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~99 (
// Equation(s):
// \rcb_spi_inst|miso_shift~99_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|FPGA_LEDs_reg [7]) # ((\i_rcb_registers|R_Wheels_sensors_reg [7] & \i_rcb_registers|Equal5~1_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [7] & \i_rcb_registers|Equal5~1_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [7]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [7]),
	.datad(\i_rcb_registers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~99_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~99 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N16
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[7]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[7]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [7]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N17
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N15
fiftyfivenm_io_ibuf \L_POS_SENS_OUT1_BUFF~input (
	.i(L_POS_SENS_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N7
dffeas \i_rcb_registers|L_Wheels_sensors_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~98 (
// Equation(s):
// \rcb_spi_inst|miso_shift~98_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [7]) # ((\i_rcb_registers|L_Wheels_sensors_reg [7] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [7] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [7]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [7]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~98_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~98 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~101 (
// Equation(s):
// \rcb_spi_inst|miso_shift~101_combout  = ((\rcb_spi_inst|miso_shift~100_combout ) # ((\rcb_spi_inst|miso_shift~99_combout ) # (\rcb_spi_inst|miso_shift~98_combout ))) # (!\i_rcb_registers|WideNor0~combout )

	.dataa(\i_rcb_registers|WideNor0~combout ),
	.datab(\rcb_spi_inst|miso_shift~100_combout ),
	.datac(\rcb_spi_inst|miso_shift~99_combout ),
	.datad(\rcb_spi_inst|miso_shift~98_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~101_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~101 .lut_mask = 16'hFFFD;
defparam \rcb_spi_inst|miso_shift~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[8]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[8]~feeder_combout  = \rcb_spi_inst|miso_shift~101_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~101_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[8]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[6]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout  = \rcb_spi_inst|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [6]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA_LEDs_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N3
dffeas \i_rcb_registers|FPGA_LEDs_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \R_POS_SENS_OUT2_BUFF~input (
	.i(R_POS_SENS_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N5
dffeas \i_rcb_registers|R_Wheels_sensors_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~103 (
// Equation(s):
// \rcb_spi_inst|miso_shift~103_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|FPGA_LEDs_reg [6]) # ((\i_rcb_registers|R_Wheels_sensors_reg [6] & \i_rcb_registers|Equal5~1_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [6] & \i_rcb_registers|Equal5~1_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [6]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [6]),
	.datad(\i_rcb_registers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~103_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~103 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N24
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[6]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[6]~feeder_combout  = \rcb_spi_inst|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [6]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N25
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \L_POS_SENS_OUT2_BUFF~input (
	.i(L_POS_SENS_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N23
dffeas \i_rcb_registers|L_Wheels_sensors_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~102 (
// Equation(s):
// \rcb_spi_inst|miso_shift~102_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [6]) # ((\i_rcb_registers|L_Wheels_sensors_reg [6] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [6] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [6]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [6]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~102_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~102 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[6]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[6]~feeder_combout  = \rcb_spi_inst|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Left_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N15
dffeas \i_rcb_registers|SSRs_Left_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N5
dffeas \i_rcb_registers|SSRs_Right_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~104 (
// Equation(s):
// \rcb_spi_inst|miso_shift~104_combout  = (\i_rcb_registers|Equal30~0_combout  & ((\i_rcb_registers|SSRs_Left_reg [6]) # ((\i_rcb_registers|SSRs_Right_reg [6] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|Equal30~0_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [6] & \i_rcb_registers|Equal31~0_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\i_rcb_registers|SSRs_Left_reg [6]),
	.datac(\i_rcb_registers|SSRs_Right_reg [6]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~104_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~104 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~105 (
// Equation(s):
// \rcb_spi_inst|miso_shift~105_combout  = (\rcb_spi_inst|miso_shift~103_combout ) # ((\rcb_spi_inst|miso_shift~102_combout ) # ((\rcb_spi_inst|miso_shift~104_combout ) # (!\i_rcb_registers|WideNor0~combout )))

	.dataa(\rcb_spi_inst|miso_shift~103_combout ),
	.datab(\rcb_spi_inst|miso_shift~102_combout ),
	.datac(\i_rcb_registers|WideNor0~combout ),
	.datad(\rcb_spi_inst|miso_shift~104_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~105_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~105 .lut_mask = 16'hFFEF;
defparam \rcb_spi_inst|miso_shift~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[7]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[7]~feeder_combout  = \rcb_spi_inst|miso_shift~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~105_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[7]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[5]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [5]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA_LEDs_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \i_rcb_registers|FPGA_LEDs_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A1_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_A1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N31
dffeas \i_rcb_registers|R_Wheels_sensors_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_A1_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~107 (
// Equation(s):
// \rcb_spi_inst|miso_shift~107_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|FPGA_LEDs_reg [5]) # ((\i_rcb_registers|R_Wheels_sensors_reg [5] & \i_rcb_registers|Equal5~1_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [5] & \i_rcb_registers|Equal5~1_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [5]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [5]),
	.datad(\i_rcb_registers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~107_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~107 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[5]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N19
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N1
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A1_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_A1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N13
dffeas \i_rcb_registers|L_Wheels_sensors_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_A1_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~106 (
// Equation(s):
// \rcb_spi_inst|miso_shift~106_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [5]) # ((\i_rcb_registers|L_Wheels_sensors_reg [5] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [5] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [5]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [5]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~106_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~106 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N2
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[5]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Left_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N3
dffeas \i_rcb_registers|SSRs_Left_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N13
dffeas \i_rcb_registers|SSRs_Right_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~108 (
// Equation(s):
// \rcb_spi_inst|miso_shift~108_combout  = (\i_rcb_registers|SSRs_Left_reg [5] & ((\i_rcb_registers|Equal30~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [5] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|SSRs_Left_reg [5] & 
// (((\i_rcb_registers|SSRs_Right_reg [5] & \i_rcb_registers|Equal31~0_combout ))))

	.dataa(\i_rcb_registers|SSRs_Left_reg [5]),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [5]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~108_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~108 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~109 (
// Equation(s):
// \rcb_spi_inst|miso_shift~109_combout  = (\rcb_spi_inst|miso_shift~107_combout ) # ((\rcb_spi_inst|miso_shift~106_combout ) # ((\rcb_spi_inst|miso_shift~108_combout ) # (!\i_rcb_registers|WideNor0~combout )))

	.dataa(\rcb_spi_inst|miso_shift~107_combout ),
	.datab(\rcb_spi_inst|miso_shift~106_combout ),
	.datac(\i_rcb_registers|WideNor0~combout ),
	.datad(\rcb_spi_inst|miso_shift~108_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~109_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~109 .lut_mask = 16'hFFEF;
defparam \rcb_spi_inst|miso_shift~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[6]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[6]~feeder_combout  = \rcb_spi_inst|miso_shift~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~109_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[6]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[4]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[4]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \i_rcb_registers|SSRs_Right_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N23
dffeas \i_rcb_registers|SSRs_Left_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~112 (
// Equation(s):
// \rcb_spi_inst|miso_shift~112_combout  = (\i_rcb_registers|SSRs_Right_reg [4] & ((\i_rcb_registers|Equal31~0_combout ) # ((\i_rcb_registers|SSRs_Left_reg [4] & \i_rcb_registers|Equal30~0_combout )))) # (!\i_rcb_registers|SSRs_Right_reg [4] & 
// (((\i_rcb_registers|SSRs_Left_reg [4] & \i_rcb_registers|Equal30~0_combout ))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [4]),
	.datab(\i_rcb_registers|Equal31~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [4]),
	.datad(\i_rcb_registers|Equal30~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~112_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~112 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N8
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[4]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA_LEDs_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N9
dffeas \i_rcb_registers|FPGA_LEDs_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A1_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_A1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N27
dffeas \i_rcb_registers|R_Wheels_sensors_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_A1_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~111 (
// Equation(s):
// \rcb_spi_inst|miso_shift~111_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|FPGA_LEDs_reg [4]) # ((\i_rcb_registers|R_Wheels_sensors_reg [4] & \i_rcb_registers|Equal5~1_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [4] & \i_rcb_registers|Equal5~1_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [4]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [4]),
	.datad(\i_rcb_registers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~111_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~111 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N22
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[4]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[4]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N23
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N8
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A1_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_A1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \i_rcb_registers|L_Wheels_sensors_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_A1_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~110 (
// Equation(s):
// \rcb_spi_inst|miso_shift~110_combout  = (\i_rcb_registers|Equal4~0_combout  & ((\i_rcb_registers|L_Wheels_sensors_reg [4]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [4] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal4~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [4] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal4~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [4]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [4]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~110_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~110 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~113 (
// Equation(s):
// \rcb_spi_inst|miso_shift~113_combout  = (\rcb_spi_inst|miso_shift~112_combout ) # ((\rcb_spi_inst|miso_shift~111_combout ) # ((\rcb_spi_inst|miso_shift~110_combout ) # (!\rcb_spi_inst|miso_shift~92_combout )))

	.dataa(\rcb_spi_inst|miso_shift~112_combout ),
	.datab(\rcb_spi_inst|miso_shift~111_combout ),
	.datac(\rcb_spi_inst|miso_shift~110_combout ),
	.datad(\rcb_spi_inst|miso_shift~92_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~113_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~113 .lut_mask = 16'hFEFF;
defparam \rcb_spi_inst|miso_shift~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[5]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[5]~feeder_combout  = \rcb_spi_inst|miso_shift~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~113_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[5]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N22
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[3]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [3]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA_LEDs_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N23
dffeas \i_rcb_registers|FPGA_LEDs_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A2_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_A2_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A2_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N29
dffeas \i_rcb_registers|R_Wheels_sensors_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_A2_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~115 (
// Equation(s):
// \rcb_spi_inst|miso_shift~115_combout  = (\i_rcb_registers|Equal5~1_combout  & ((\i_rcb_registers|R_Wheels_sensors_reg [3]) # ((\i_rcb_registers|FPGA_LEDs_reg [3] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal5~1_combout  & 
// (\i_rcb_registers|FPGA_LEDs_reg [3] & ((\i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal5~1_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [3]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [3]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~115_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~115 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N15
fiftyfivenm_io_ibuf \R_NC_switch_TOOL_EX_FPGA~input (
	.i(R_NC_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_NC_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \R_NC_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \R_NC_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \R_NC_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N15
dffeas \i_rcb_registers|FPGA_buttons_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_NC_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[3]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Left_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N31
dffeas \i_rcb_registers|SSRs_Left_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N17
dffeas \i_rcb_registers|SSRs_Right_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~116 (
// Equation(s):
// \rcb_spi_inst|miso_shift~116_combout  = (\i_rcb_registers|SSRs_Left_reg [3] & ((\i_rcb_registers|Equal30~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [3] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|SSRs_Left_reg [3] & 
// (((\i_rcb_registers|SSRs_Right_reg [3] & \i_rcb_registers|Equal31~0_combout ))))

	.dataa(\i_rcb_registers|SSRs_Left_reg [3]),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [3]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~116_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~116 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~117 (
// Equation(s):
// \rcb_spi_inst|miso_shift~117_combout  = (\rcb_spi_inst|miso_shift~115_combout ) # ((\rcb_spi_inst|miso_shift~116_combout ) # ((\i_rcb_registers|Equal3~0_combout  & \i_rcb_registers|FPGA_buttons_reg [3])))

	.dataa(\i_rcb_registers|Equal3~0_combout ),
	.datab(\rcb_spi_inst|miso_shift~115_combout ),
	.datac(\i_rcb_registers|FPGA_buttons_reg [3]),
	.datad(\rcb_spi_inst|miso_shift~116_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~117_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~117 .lut_mask = 16'hFFEC;
defparam \rcb_spi_inst|miso_shift~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[3]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N9
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A2_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_A2_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A2_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N27
dffeas \i_rcb_registers|L_Wheels_sensors_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_A2_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~114 (
// Equation(s):
// \rcb_spi_inst|miso_shift~114_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [3]) # ((\i_rcb_registers|L_Wheels_sensors_reg [3] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [3] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [3]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [3]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~114_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~114 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~118 (
// Equation(s):
// \rcb_spi_inst|miso_shift~118_combout  = (\rcb_spi_inst|miso_shift~117_combout ) # ((\rcb_spi_inst|miso_shift~114_combout ) # (!\rcb_spi_inst|miso_shift~92_combout ))

	.dataa(\rcb_spi_inst|miso_shift~117_combout ),
	.datab(\rcb_spi_inst|miso_shift~114_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~92_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~118_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~118 .lut_mask = 16'hEEFF;
defparam \rcb_spi_inst|miso_shift~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N14
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N15
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N22
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A2_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_A2_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A2_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N29
dffeas \i_rcb_registers|L_Wheels_sensors_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_A2_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~119 (
// Equation(s):
// \rcb_spi_inst|miso_shift~119_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [2]) # ((\i_rcb_registers|L_Wheels_sensors_reg [2] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [2] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [2]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [2]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~119_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~119 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|FPGA_LEDs_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N25
dffeas \i_rcb_registers|FPGA_LEDs_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A2_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_A2_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A2_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N13
dffeas \i_rcb_registers|R_Wheels_sensors_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_A2_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~120 (
// Equation(s):
// \rcb_spi_inst|miso_shift~120_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|FPGA_LEDs_reg [2]) # ((\i_rcb_registers|R_Wheels_sensors_reg [2] & \i_rcb_registers|Equal5~1_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [2] & \i_rcb_registers|Equal5~1_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [2]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [2]),
	.datad(\i_rcb_registers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~120_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~120 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N22
fiftyfivenm_io_ibuf \R_NO_switch_TOOL_EX_FPGA~input (
	.i(R_NO_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_NO_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \R_NO_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \R_NO_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \R_NO_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N7
dffeas \i_rcb_registers|FPGA_buttons_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_NO_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N8
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Left_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N9
dffeas \i_rcb_registers|SSRs_Left_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y29_N13
dffeas \i_rcb_registers|SSRs_Right_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~121 (
// Equation(s):
// \rcb_spi_inst|miso_shift~121_combout  = (\i_rcb_registers|Equal30~0_combout  & ((\i_rcb_registers|SSRs_Left_reg [2]) # ((\i_rcb_registers|SSRs_Right_reg [2] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|Equal30~0_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [2] & \i_rcb_registers|Equal31~0_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\i_rcb_registers|SSRs_Left_reg [2]),
	.datac(\i_rcb_registers|SSRs_Right_reg [2]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~121_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~121 .lut_mask = 16'hF888;
defparam \rcb_spi_inst|miso_shift~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~122 (
// Equation(s):
// \rcb_spi_inst|miso_shift~122_combout  = (\rcb_spi_inst|miso_shift~120_combout ) # ((\rcb_spi_inst|miso_shift~121_combout ) # ((\i_rcb_registers|Equal3~0_combout  & \i_rcb_registers|FPGA_buttons_reg [2])))

	.dataa(\rcb_spi_inst|miso_shift~120_combout ),
	.datab(\i_rcb_registers|Equal3~0_combout ),
	.datac(\i_rcb_registers|FPGA_buttons_reg [2]),
	.datad(\rcb_spi_inst|miso_shift~121_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~122_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~122 .lut_mask = 16'hFFEA;
defparam \rcb_spi_inst|miso_shift~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~123 (
// Equation(s):
// \rcb_spi_inst|miso_shift~123_combout  = ((\rcb_spi_inst|miso_shift~119_combout ) # (\rcb_spi_inst|miso_shift~122_combout )) # (!\i_rcb_registers|WideNor0~combout )

	.dataa(\i_rcb_registers|WideNor0~combout ),
	.datab(\rcb_spi_inst|miso_shift~119_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~122_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~123_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~123 .lut_mask = 16'hFFDD;
defparam \rcb_spi_inst|miso_shift~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N29
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \L_WHEEL_SENS_SPARE_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_SPARE_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y28_N27
dffeas \i_rcb_registers|L_Wheels_sensors_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~124 (
// Equation(s):
// \rcb_spi_inst|miso_shift~124_combout  = (\i_rcb_registers|Equal4~0_combout  & ((\i_rcb_registers|L_Wheels_sensors_reg [1]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [1] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal4~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [1] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal4~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [1]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [1]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~124_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~124 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N22
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Left_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N23
dffeas \i_rcb_registers|SSRs_Left_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N18
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N19
dffeas \i_rcb_registers|SSRs_Right_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~126 (
// Equation(s):
// \rcb_spi_inst|miso_shift~126_combout  = (\i_rcb_registers|SSRs_Left_reg [1] & ((\i_rcb_registers|Equal30~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [1] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|SSRs_Left_reg [1] & 
// (\i_rcb_registers|SSRs_Right_reg [1] & (\i_rcb_registers|Equal31~0_combout )))

	.dataa(\i_rcb_registers|SSRs_Left_reg [1]),
	.datab(\i_rcb_registers|SSRs_Right_reg [1]),
	.datac(\i_rcb_registers|Equal31~0_combout ),
	.datad(\i_rcb_registers|Equal30~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~126_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~126 .lut_mask = 16'hEAC0;
defparam \rcb_spi_inst|miso_shift~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \L_NC_switch_TOOL_EX_FPGA~input (
	.i(L_NC_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_NC_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \L_NC_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \L_NC_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \L_NC_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N3
dffeas \i_rcb_registers|FPGA_buttons_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_NC_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N10
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA_LEDs_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N11
dffeas \i_rcb_registers|FPGA_LEDs_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_SPARE_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_SPARE_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N21
dffeas \i_rcb_registers|R_Wheels_sensors_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~125 (
// Equation(s):
// \rcb_spi_inst|miso_shift~125_combout  = (\i_rcb_registers|Equal5~1_combout  & ((\i_rcb_registers|R_Wheels_sensors_reg [1]) # ((\i_rcb_registers|FPGA_LEDs_reg [1] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal5~1_combout  & 
// (\i_rcb_registers|FPGA_LEDs_reg [1] & ((\i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal5~1_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [1]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [1]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~125_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~125 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso_shift~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~127 (
// Equation(s):
// \rcb_spi_inst|miso_shift~127_combout  = (\rcb_spi_inst|miso_shift~126_combout ) # ((\rcb_spi_inst|miso_shift~125_combout ) # ((\i_rcb_registers|Equal3~0_combout  & \i_rcb_registers|FPGA_buttons_reg [1])))

	.dataa(\rcb_spi_inst|miso_shift~126_combout ),
	.datab(\i_rcb_registers|Equal3~0_combout ),
	.datac(\i_rcb_registers|FPGA_buttons_reg [1]),
	.datad(\rcb_spi_inst|miso_shift~125_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~127_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~127 .lut_mask = 16'hFFEA;
defparam \rcb_spi_inst|miso_shift~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~128 (
// Equation(s):
// \rcb_spi_inst|miso_shift~128_combout  = ((\rcb_spi_inst|miso_shift~124_combout ) # (\rcb_spi_inst|miso_shift~127_combout )) # (!\i_rcb_registers|WideNor0~combout )

	.dataa(\i_rcb_registers|WideNor0~combout ),
	.datab(\rcb_spi_inst|miso_shift~124_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|miso_shift~127_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~128_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~128 .lut_mask = 16'hFFDD;
defparam \rcb_spi_inst|miso_shift~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N16
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[0]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[0]~feeder_combout  = \rcb_spi_inst|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N17
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
fiftyfivenm_io_ibuf \L_WHEEL_SENS_SPARE_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_SPARE_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y28_N17
dffeas \i_rcb_registers|L_Wheels_sensors_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~0 (
// Equation(s):
// \i_rcb_registers|Selector31~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [0] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|L_Wheels_sensors_reg [0] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [0] & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [0] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [0]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [0]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N5
dffeas \i_rcb_registers|FPGA_LEDs_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \R_WHEEL_SENS_SPARE_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_SPARE_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N1
dffeas \i_rcb_registers|R_Wheels_sensors_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~1 (
// Equation(s):
// \i_rcb_registers|Selector31~1_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|FPGA_LEDs_reg [0]) # ((\i_rcb_registers|R_Wheels_sensors_reg [0] & \i_rcb_registers|Equal5~1_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [0] & \i_rcb_registers|Equal5~1_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [0]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [0]),
	.datad(\i_rcb_registers|Equal5~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N22
fiftyfivenm_io_ibuf \L_NO_switch_TOOL_EX_FPGA~input (
	.i(L_NO_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_NO_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \L_NO_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \L_NO_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \L_NO_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N31
dffeas \i_rcb_registers|FPGA_buttons_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_NO_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[0]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[0]~feeder_combout  = \rcb_spi_inst|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Left_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N29
dffeas \i_rcb_registers|SSRs_Left_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N25
dffeas \i_rcb_registers|SSRs_Right_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~2 (
// Equation(s):
// \i_rcb_registers|Selector31~2_combout  = (\i_rcb_registers|Equal30~0_combout  & ((\i_rcb_registers|SSRs_Left_reg [0]) # ((\i_rcb_registers|SSRs_Right_reg [0] & \i_rcb_registers|Equal31~0_combout )))) # (!\i_rcb_registers|Equal30~0_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [0] & \i_rcb_registers|Equal31~0_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\i_rcb_registers|SSRs_Left_reg [0]),
	.datac(\i_rcb_registers|SSRs_Right_reg [0]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~3 (
// Equation(s):
// \i_rcb_registers|Selector31~3_combout  = (\i_rcb_registers|Selector31~1_combout ) # ((\i_rcb_registers|Selector31~2_combout ) # ((\i_rcb_registers|Equal3~0_combout  & \i_rcb_registers|FPGA_buttons_reg [0])))

	.dataa(\i_rcb_registers|Equal3~0_combout ),
	.datab(\i_rcb_registers|Selector31~1_combout ),
	.datac(\i_rcb_registers|FPGA_buttons_reg [0]),
	.datad(\i_rcb_registers|Selector31~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~3 .lut_mask = 16'hFFEC;
defparam \i_rcb_registers|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~4 (
// Equation(s):
// \i_rcb_registers|Selector31~4_combout  = (\i_rcb_registers|Selector31~0_combout ) # ((\i_rcb_registers|Selector31~3_combout ) # (!\i_rcb_registers|WideNor0~combout ))

	.dataa(gnd),
	.datab(\i_rcb_registers|Selector31~0_combout ),
	.datac(\i_rcb_registers|WideNor0~combout ),
	.datad(\i_rcb_registers|Selector31~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~4 .lut_mask = 16'hFFCF;
defparam \i_rcb_registers|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|always4~0 (
// Equation(s):
// \rcb_spi_inst|always4~0_combout  = (!\rcb_spi_inst|spi_clk_reg~q  & (!\rcb_spi_inst|sclk_syn~q  & \rcb_spi_inst|send_miso~q ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|spi_clk_reg~q ),
	.datac(\rcb_spi_inst|sclk_syn~q ),
	.datad(\rcb_spi_inst|send_miso~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|always4~0 .lut_mask = 16'h0300;
defparam \rcb_spi_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N5
dffeas \rcb_spi_inst|miso_shift[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rcb_spi_inst|addr_rdy~q ),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N15
dffeas \rcb_spi_inst|miso_shift[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~128_combout ),
	.asdata(\rcb_spi_inst|miso_shift [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N23
dffeas \rcb_spi_inst|miso_shift[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~123_combout ),
	.asdata(\rcb_spi_inst|miso_shift [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N19
dffeas \rcb_spi_inst|miso_shift[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~118_combout ),
	.asdata(\rcb_spi_inst|miso_shift [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N7
dffeas \rcb_spi_inst|miso_shift[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[5]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N5
dffeas \rcb_spi_inst|miso_shift[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[6]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[6] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N9
dffeas \rcb_spi_inst|miso_shift[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[7]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[7] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N17
dffeas \rcb_spi_inst|miso_shift[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[8]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[8] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N5
dffeas \rcb_spi_inst|miso_shift[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[9]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[9] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N7
dffeas \rcb_spi_inst|miso_shift[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[10]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[10] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N23
dffeas \rcb_spi_inst|miso_shift[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~88_combout ),
	.asdata(\rcb_spi_inst|miso_shift [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[11] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \rcb_spi_inst|miso_shift[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[12]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[12] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N30
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout  = \rcb_spi_inst|shift_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [12]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[22]~16 (
// Equation(s):
// \rcb_spi_inst|miso_shift[22]~16_combout  = (\rcb_spi_inst|addr_rdy~q  & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal31~0_combout ) # (!\i_rcb_registers|WideNor0~combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|Equal31~0_combout ),
	.datac(\rcb_spi_inst|addr_rdy~q ),
	.datad(\i_rcb_registers|WideNor0~combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[22]~16 .lut_mask = 16'hE0F0;
defparam \rcb_spi_inst|miso_shift[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~78 (
// Equation(s):
// \rcb_spi_inst|miso_shift~78_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [12]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [12] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [12]),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [12]),
	.datac(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~78_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~78 .lut_mask = 16'hCAF0;
defparam \rcb_spi_inst|miso_shift~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N10
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[12]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[12]~feeder_combout  = \rcb_spi_inst|shift_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[12]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N11
dffeas \i_rcb_registers|SSRs_Right_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[12] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N19
dffeas \i_rcb_registers|SSRs_Left_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[12] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~79 (
// Equation(s):
// \rcb_spi_inst|miso_shift~79_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~78_combout  & (\i_rcb_registers|SSRs_Right_reg [12])) # (!\rcb_spi_inst|miso_shift~78_combout  & ((\i_rcb_registers|SSRs_Left_reg [12])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [12]),
	.datac(\i_rcb_registers|SSRs_Left_reg [12]),
	.datad(\rcb_spi_inst|miso_shift~78_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~79_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~79 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~80 (
// Equation(s):
// \rcb_spi_inst|miso_shift~80_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~79_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~78_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~78_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\rcb_spi_inst|miso_shift~78_combout ),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~79_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~80_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~80 .lut_mask = 16'hEC0C;
defparam \rcb_spi_inst|miso_shift~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N25
dffeas \rcb_spi_inst|miso_shift[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[13] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N3
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[13] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~75 (
// Equation(s):
// \rcb_spi_inst|miso_shift~75_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [13]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [13] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [13]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [13]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~75_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~75 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[13]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[13]~feeder_combout  = \rcb_spi_inst|shift_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [13]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \i_rcb_registers|SSRs_Right_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[13] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N11
dffeas \i_rcb_registers|SSRs_Left_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[13] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~76 (
// Equation(s):
// \rcb_spi_inst|miso_shift~76_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~75_combout  & (\i_rcb_registers|SSRs_Right_reg [13])) # (!\rcb_spi_inst|miso_shift~75_combout  & ((\i_rcb_registers|SSRs_Left_reg [13])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [13]),
	.datac(\i_rcb_registers|SSRs_Left_reg [13]),
	.datad(\rcb_spi_inst|miso_shift~75_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~76_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~76 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~77 (
// Equation(s):
// \rcb_spi_inst|miso_shift~77_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~76_combout  & ((\rcb_spi_inst|miso_shift~75_combout ) # (\i_rcb_registers|Equal30~0_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (\rcb_spi_inst|miso_shift~75_combout ))

	.dataa(\rcb_spi_inst|miso_shift~75_combout ),
	.datab(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datac(\i_rcb_registers|Equal30~0_combout ),
	.datad(\rcb_spi_inst|miso_shift~76_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~77_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~77 .lut_mask = 16'hEA22;
defparam \rcb_spi_inst|miso_shift~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N5
dffeas \rcb_spi_inst|miso_shift[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[14] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[14] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~72 (
// Equation(s):
// \rcb_spi_inst|miso_shift~72_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [14]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [14])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [14]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [14]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~72_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~72 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N26
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[14]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[14]~feeder_combout  = \rcb_spi_inst|shift_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [14]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N27
dffeas \i_rcb_registers|SSRs_Right_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[14] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N7
dffeas \i_rcb_registers|SSRs_Left_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[14] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~73 (
// Equation(s):
// \rcb_spi_inst|miso_shift~73_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~72_combout  & (\i_rcb_registers|SSRs_Right_reg [14])) # (!\rcb_spi_inst|miso_shift~72_combout  & ((\i_rcb_registers|SSRs_Left_reg [14])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [14]),
	.datac(\i_rcb_registers|SSRs_Left_reg [14]),
	.datad(\rcb_spi_inst|miso_shift~72_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~73_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~73 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~74 (
// Equation(s):
// \rcb_spi_inst|miso_shift~74_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~73_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~72_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~72_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datac(\rcb_spi_inst|miso_shift~72_combout ),
	.datad(\rcb_spi_inst|miso_shift~73_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~74_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~74 .lut_mask = 16'hF830;
defparam \rcb_spi_inst|miso_shift~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N9
dffeas \rcb_spi_inst|miso_shift[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[15] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N5
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[15] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~69 (
// Equation(s):
// \rcb_spi_inst|miso_shift~69_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [15]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [15] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [15]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [15]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~69_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~69 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~70 (
// Equation(s):
// \rcb_spi_inst|miso_shift~70_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~69_combout  & (\i_rcb_registers|SSRs_Right_reg [15])) # (!\rcb_spi_inst|miso_shift~69_combout  & ((\i_rcb_registers|SSRs_Left_reg [15])))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [15]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [15]),
	.datad(\rcb_spi_inst|miso_shift~69_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~70_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~70 .lut_mask = 16'h2230;
defparam \rcb_spi_inst|miso_shift~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~71 (
// Equation(s):
// \rcb_spi_inst|miso_shift~71_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~70_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~69_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~69_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datac(\rcb_spi_inst|miso_shift~70_combout ),
	.datad(\rcb_spi_inst|miso_shift~69_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~71_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~71 .lut_mask = 16'hF380;
defparam \rcb_spi_inst|miso_shift~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N31
dffeas \rcb_spi_inst|miso_shift[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[16] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N15
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[16] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~66 (
// Equation(s):
// \rcb_spi_inst|miso_shift~66_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [16]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [16])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [16]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [16]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~66_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~66 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~67 (
// Equation(s):
// \rcb_spi_inst|miso_shift~67_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & ((\rcb_spi_inst|miso_shift~66_combout  & ((\i_rcb_registers|SSRs_Right_reg [16]))) # (!\rcb_spi_inst|miso_shift~66_combout  & (\rcb_spi_inst|miso_shift~65_combout )))) # 
// (!\rcb_spi_inst|miso_shift[22]~14_combout  & (((\rcb_spi_inst|miso_shift~66_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\rcb_spi_inst|miso_shift~65_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [16]),
	.datad(\rcb_spi_inst|miso_shift~66_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~67_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~67 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~68 (
// Equation(s):
// \rcb_spi_inst|miso_shift~68_combout  = (\rcb_spi_inst|miso_shift~67_combout  & ((!\rcb_spi_inst|miso_shift[22]~14_combout ) # (!\i_rcb_registers|Equal32~0_combout )))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~67_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~68_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~68 .lut_mask = 16'h5F00;
defparam \rcb_spi_inst|miso_shift~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N11
dffeas \rcb_spi_inst|miso_shift[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[17] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N13
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[17] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~62 (
// Equation(s):
// \rcb_spi_inst|miso_shift~62_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [17]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [17])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [17]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [17]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~62_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~62 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~63 (
// Equation(s):
// \rcb_spi_inst|miso_shift~63_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & ((\rcb_spi_inst|miso_shift~62_combout  & ((\i_rcb_registers|SSRs_Right_reg [17]))) # (!\rcb_spi_inst|miso_shift~62_combout  & (\rcb_spi_inst|miso_shift~61_combout )))) # 
// (!\rcb_spi_inst|miso_shift[22]~14_combout  & (((\rcb_spi_inst|miso_shift~62_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\rcb_spi_inst|miso_shift~61_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [17]),
	.datad(\rcb_spi_inst|miso_shift~62_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~63_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~63 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~64 (
// Equation(s):
// \rcb_spi_inst|miso_shift~64_combout  = (\rcb_spi_inst|miso_shift~63_combout  & ((!\rcb_spi_inst|miso_shift[22]~14_combout ) # (!\i_rcb_registers|Equal32~0_combout )))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~63_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~64_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~64 .lut_mask = 16'h5F00;
defparam \rcb_spi_inst|miso_shift~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N3
dffeas \rcb_spi_inst|miso_shift[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[18] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N11
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[18] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~58 (
// Equation(s):
// \rcb_spi_inst|miso_shift~58_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [18]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [18] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [18]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [18]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~58_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~58 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~59 (
// Equation(s):
// \rcb_spi_inst|miso_shift~59_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & ((\rcb_spi_inst|miso_shift~58_combout  & ((\i_rcb_registers|SSRs_Right_reg [18]))) # (!\rcb_spi_inst|miso_shift~58_combout  & (\rcb_spi_inst|miso_shift~57_combout )))) # 
// (!\rcb_spi_inst|miso_shift[22]~14_combout  & (((\rcb_spi_inst|miso_shift~58_combout ))))

	.dataa(\rcb_spi_inst|miso_shift~57_combout ),
	.datab(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [18]),
	.datad(\rcb_spi_inst|miso_shift~58_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~59_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~59 .lut_mask = 16'hF388;
defparam \rcb_spi_inst|miso_shift~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~60 (
// Equation(s):
// \rcb_spi_inst|miso_shift~60_combout  = (\rcb_spi_inst|miso_shift~59_combout  & ((!\rcb_spi_inst|miso_shift[22]~14_combout ) # (!\i_rcb_registers|Equal32~0_combout )))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~59_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~60_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~60 .lut_mask = 16'h5F00;
defparam \rcb_spi_inst|miso_shift~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N27
dffeas \rcb_spi_inst|miso_shift[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[19] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N7
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[19] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~54 (
// Equation(s):
// \rcb_spi_inst|miso_shift~54_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [19]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [19] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [19]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [19]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~54_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~54 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N7
dffeas \i_rcb_registers|SSRs_Right_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[19] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N1
dffeas \i_rcb_registers|SSRs_Left_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[19] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~55 (
// Equation(s):
// \rcb_spi_inst|miso_shift~55_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~54_combout  & (\i_rcb_registers|SSRs_Right_reg [19])) # (!\rcb_spi_inst|miso_shift~54_combout  & ((\i_rcb_registers|SSRs_Left_reg [19])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [19]),
	.datac(\i_rcb_registers|SSRs_Left_reg [19]),
	.datad(\rcb_spi_inst|miso_shift~54_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~55_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~55 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~56 (
// Equation(s):
// \rcb_spi_inst|miso_shift~56_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~55_combout  & ((\rcb_spi_inst|miso_shift~54_combout ) # (\i_rcb_registers|Equal30~0_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (\rcb_spi_inst|miso_shift~54_combout ))

	.dataa(\rcb_spi_inst|miso_shift~54_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~55_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~56_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~56 .lut_mask = 16'hEA0A;
defparam \rcb_spi_inst|miso_shift~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N3
dffeas \rcb_spi_inst|miso_shift[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[20] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N25
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[20] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~51 (
// Equation(s):
// \rcb_spi_inst|miso_shift~51_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [20]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [20] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [20]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [20]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~51_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~51 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[20]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[20]~feeder_combout  = \rcb_spi_inst|shift_reg [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [20]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N19
dffeas \i_rcb_registers|SSRs_Right_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[20] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N21
dffeas \i_rcb_registers|SSRs_Left_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[20] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~52 (
// Equation(s):
// \rcb_spi_inst|miso_shift~52_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~51_combout  & (\i_rcb_registers|SSRs_Right_reg [20])) # (!\rcb_spi_inst|miso_shift~51_combout  & ((\i_rcb_registers|SSRs_Left_reg [20])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [20]),
	.datac(\i_rcb_registers|SSRs_Left_reg [20]),
	.datad(\rcb_spi_inst|miso_shift~51_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~52_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~52 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~53 (
// Equation(s):
// \rcb_spi_inst|miso_shift~53_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~52_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~51_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~51_combout ))))

	.dataa(\i_rcb_registers|Equal30~0_combout ),
	.datab(\rcb_spi_inst|miso_shift~51_combout ),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~52_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~53_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~53 .lut_mask = 16'hEC0C;
defparam \rcb_spi_inst|miso_shift~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N13
dffeas \rcb_spi_inst|miso_shift[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[21] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N11
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[21] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~48 (
// Equation(s):
// \rcb_spi_inst|miso_shift~48_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [21]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [21])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [21]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [21]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~48_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~48 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N22
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[21]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[21]~feeder_combout  = \rcb_spi_inst|shift_reg [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [21]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N23
dffeas \i_rcb_registers|SSRs_Right_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[21] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N5
dffeas \i_rcb_registers|SSRs_Left_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[21] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~49 (
// Equation(s):
// \rcb_spi_inst|miso_shift~49_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~48_combout  & (\i_rcb_registers|SSRs_Right_reg [21])) # (!\rcb_spi_inst|miso_shift~48_combout  & ((\i_rcb_registers|SSRs_Left_reg [21])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [21]),
	.datac(\i_rcb_registers|SSRs_Left_reg [21]),
	.datad(\rcb_spi_inst|miso_shift~48_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~49_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~49 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~50 (
// Equation(s):
// \rcb_spi_inst|miso_shift~50_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~49_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~48_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~48_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift~48_combout ),
	.datad(\rcb_spi_inst|miso_shift~49_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~50_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~50 .lut_mask = 16'hF850;
defparam \rcb_spi_inst|miso_shift~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N1
dffeas \rcb_spi_inst|miso_shift[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[22] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N17
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[22] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~45 (
// Equation(s):
// \rcb_spi_inst|miso_shift~45_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [22]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [22])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [22]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [22]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~45_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~45 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~46 (
// Equation(s):
// \rcb_spi_inst|miso_shift~46_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~45_combout  & (\i_rcb_registers|SSRs_Right_reg [22])) # (!\rcb_spi_inst|miso_shift~45_combout  & ((\i_rcb_registers|SSRs_Left_reg [22])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [22]),
	.datac(\i_rcb_registers|SSRs_Left_reg [22]),
	.datad(\rcb_spi_inst|miso_shift~45_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~46_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~46 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~47 (
// Equation(s):
// \rcb_spi_inst|miso_shift~47_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~46_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~45_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~45_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift~46_combout ),
	.datad(\rcb_spi_inst|miso_shift~45_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~47_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~47 .lut_mask = 16'hF580;
defparam \rcb_spi_inst|miso_shift~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N17
dffeas \rcb_spi_inst|miso_shift[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[23] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N7
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[23] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~42 (
// Equation(s):
// \rcb_spi_inst|miso_shift~42_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [23]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [23])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [23]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [23]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~42_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~42 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N20
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[23]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[23]~feeder_combout  = \rcb_spi_inst|shift_reg [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[23]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N21
dffeas \i_rcb_registers|SSRs_Right_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[23] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \i_rcb_registers|SSRs_Left_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[23] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~43 (
// Equation(s):
// \rcb_spi_inst|miso_shift~43_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~42_combout  & (\i_rcb_registers|SSRs_Right_reg [23])) # (!\rcb_spi_inst|miso_shift~42_combout  & ((\i_rcb_registers|SSRs_Left_reg [23])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [23]),
	.datac(\i_rcb_registers|SSRs_Left_reg [23]),
	.datad(\rcb_spi_inst|miso_shift~42_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~43_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~43 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~44 (
// Equation(s):
// \rcb_spi_inst|miso_shift~44_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~43_combout  & ((\rcb_spi_inst|miso_shift~42_combout ) # (\i_rcb_registers|Equal30~0_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (\rcb_spi_inst|miso_shift~42_combout ))

	.dataa(\rcb_spi_inst|miso_shift~42_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~43_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~44_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~44 .lut_mask = 16'hEA0A;
defparam \rcb_spi_inst|miso_shift~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N31
dffeas \rcb_spi_inst|miso_shift[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[24] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N19
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[24] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~39 (
// Equation(s):
// \rcb_spi_inst|miso_shift~39_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [24]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [24] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [24]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [24]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~39_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~39 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~40 (
// Equation(s):
// \rcb_spi_inst|miso_shift~40_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & ((\rcb_spi_inst|miso_shift~39_combout  & ((\i_rcb_registers|SSRs_Right_reg [24]))) # (!\rcb_spi_inst|miso_shift~39_combout  & (\rcb_spi_inst|miso_shift~38_combout )))) # 
// (!\rcb_spi_inst|miso_shift[22]~14_combout  & (((\rcb_spi_inst|miso_shift~39_combout ))))

	.dataa(\rcb_spi_inst|miso_shift~38_combout ),
	.datab(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [24]),
	.datad(\rcb_spi_inst|miso_shift~39_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~40_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~40 .lut_mask = 16'hF388;
defparam \rcb_spi_inst|miso_shift~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~41 (
// Equation(s):
// \rcb_spi_inst|miso_shift~41_combout  = (\rcb_spi_inst|miso_shift~40_combout  & ((!\rcb_spi_inst|miso_shift[22]~14_combout ) # (!\i_rcb_registers|Equal32~0_combout )))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~40_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~41_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~41 .lut_mask = 16'h5F00;
defparam \rcb_spi_inst|miso_shift~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N15
dffeas \rcb_spi_inst|miso_shift[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[25] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N13
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[25] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~35 (
// Equation(s):
// \rcb_spi_inst|miso_shift~35_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [25]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [25] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [25]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [25]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~35_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~35 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[25]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[25]~feeder_combout  = \rcb_spi_inst|shift_reg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[25]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N15
dffeas \i_rcb_registers|SSRs_Right_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[25] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N13
dffeas \i_rcb_registers|SSRs_Left_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[25] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~36 (
// Equation(s):
// \rcb_spi_inst|miso_shift~36_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~35_combout  & (\i_rcb_registers|SSRs_Right_reg [25])) # (!\rcb_spi_inst|miso_shift~35_combout  & ((\i_rcb_registers|SSRs_Left_reg [25])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [25]),
	.datac(\i_rcb_registers|SSRs_Left_reg [25]),
	.datad(\rcb_spi_inst|miso_shift~35_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~36_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~36 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~37 (
// Equation(s):
// \rcb_spi_inst|miso_shift~37_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~36_combout  & ((\rcb_spi_inst|miso_shift~35_combout ) # (\i_rcb_registers|Equal30~0_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (\rcb_spi_inst|miso_shift~35_combout ))

	.dataa(\rcb_spi_inst|miso_shift~35_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~36_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~37_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~37 .lut_mask = 16'hEA0A;
defparam \rcb_spi_inst|miso_shift~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N29
dffeas \rcb_spi_inst|miso_shift[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[26] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[26] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~32 (
// Equation(s):
// \rcb_spi_inst|miso_shift~32_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [26]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [26])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [26]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [26]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~32_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~32 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N26
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[26]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[26]~feeder_combout  = \rcb_spi_inst|shift_reg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [26]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N27
dffeas \i_rcb_registers|SSRs_Right_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[26] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N3
dffeas \i_rcb_registers|SSRs_Left_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[26] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~33 (
// Equation(s):
// \rcb_spi_inst|miso_shift~33_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~32_combout  & (\i_rcb_registers|SSRs_Right_reg [26])) # (!\rcb_spi_inst|miso_shift~32_combout  & ((\i_rcb_registers|SSRs_Left_reg [26])))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [26]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [26]),
	.datad(\rcb_spi_inst|miso_shift~32_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~33_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~33 .lut_mask = 16'h2230;
defparam \rcb_spi_inst|miso_shift~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~34 (
// Equation(s):
// \rcb_spi_inst|miso_shift~34_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~33_combout  & ((\rcb_spi_inst|miso_shift~32_combout ) # (\i_rcb_registers|Equal30~0_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (\rcb_spi_inst|miso_shift~32_combout ))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\rcb_spi_inst|miso_shift~32_combout ),
	.datac(\i_rcb_registers|Equal30~0_combout ),
	.datad(\rcb_spi_inst|miso_shift~33_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~34_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~34 .lut_mask = 16'hEC44;
defparam \rcb_spi_inst|miso_shift~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N7
dffeas \rcb_spi_inst|miso_shift[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[27] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N1
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[27] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~29 (
// Equation(s):
// \rcb_spi_inst|miso_shift~29_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [27]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [27] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [27]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [27]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~29_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~29 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~30 (
// Equation(s):
// \rcb_spi_inst|miso_shift~30_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & ((\rcb_spi_inst|miso_shift~29_combout  & ((\i_rcb_registers|SSRs_Right_reg [27]))) # (!\rcb_spi_inst|miso_shift~29_combout  & (\rcb_spi_inst|miso_shift~28_combout )))) # 
// (!\rcb_spi_inst|miso_shift[22]~14_combout  & (((\rcb_spi_inst|miso_shift~29_combout ))))

	.dataa(\rcb_spi_inst|miso_shift~28_combout ),
	.datab(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [27]),
	.datad(\rcb_spi_inst|miso_shift~29_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~30_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~30 .lut_mask = 16'hF388;
defparam \rcb_spi_inst|miso_shift~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~31 (
// Equation(s):
// \rcb_spi_inst|miso_shift~31_combout  = (\rcb_spi_inst|miso_shift~30_combout  & ((!\rcb_spi_inst|miso_shift[22]~14_combout ) # (!\i_rcb_registers|Equal32~0_combout )))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datad(\rcb_spi_inst|miso_shift~30_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~31_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~31 .lut_mask = 16'h5F00;
defparam \rcb_spi_inst|miso_shift~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N17
dffeas \rcb_spi_inst|miso_shift[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[28] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N31
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[28] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~23 (
// Equation(s):
// \rcb_spi_inst|miso_shift~23_combout  = (\rcb_spi_inst|miso_shift[22]~16_combout  & (((\i_rcb_registers|LEDs_strip_Mux_reg [28]) # (!\rcb_spi_inst|miso_shift[22]~15_combout )))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [28] 
// & ((\rcb_spi_inst|miso_shift[22]~15_combout ))))

	.dataa(\rcb_spi_inst|miso_shift [28]),
	.datab(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [28]),
	.datad(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~23_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~23 .lut_mask = 16'hE2CC;
defparam \rcb_spi_inst|miso_shift~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~24 (
// Equation(s):
// \rcb_spi_inst|miso_shift~24_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~23_combout  & (\i_rcb_registers|SSRs_Right_reg [28])) # (!\rcb_spi_inst|miso_shift~23_combout  & ((\i_rcb_registers|SSRs_Left_reg [28])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [28]),
	.datac(\i_rcb_registers|SSRs_Left_reg [28]),
	.datad(\rcb_spi_inst|miso_shift~23_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~24_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~24 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~25 (
// Equation(s):
// \rcb_spi_inst|miso_shift~25_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~24_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~23_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~23_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift~24_combout ),
	.datad(\rcb_spi_inst|miso_shift~23_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~25_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~25 .lut_mask = 16'hF580;
defparam \rcb_spi_inst|miso_shift~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N25
dffeas \rcb_spi_inst|miso_shift[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[29] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N19
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[29] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~20 (
// Equation(s):
// \rcb_spi_inst|miso_shift~20_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [29]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [29])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [29]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [29]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~20 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~21 (
// Equation(s):
// \rcb_spi_inst|miso_shift~21_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~20_combout  & (\i_rcb_registers|SSRs_Right_reg [29])) # (!\rcb_spi_inst|miso_shift~20_combout  & ((\i_rcb_registers|SSRs_Left_reg [29])))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [29]),
	.datac(\i_rcb_registers|SSRs_Left_reg [29]),
	.datad(\rcb_spi_inst|miso_shift~20_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~21 .lut_mask = 16'h4450;
defparam \rcb_spi_inst|miso_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~22 (
// Equation(s):
// \rcb_spi_inst|miso_shift~22_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~21_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~20_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~20_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift~21_combout ),
	.datad(\rcb_spi_inst|miso_shift~20_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~22_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~22 .lut_mask = 16'hF580;
defparam \rcb_spi_inst|miso_shift~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N21
dffeas \rcb_spi_inst|miso_shift[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[30] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N29
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[30] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~17 (
// Equation(s):
// \rcb_spi_inst|miso_shift~17_combout  = (\rcb_spi_inst|miso_shift[22]~15_combout  & ((\rcb_spi_inst|miso_shift[22]~16_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [30]))) # (!\rcb_spi_inst|miso_shift[22]~16_combout  & (\rcb_spi_inst|miso_shift [30])))) 
// # (!\rcb_spi_inst|miso_shift[22]~15_combout  & (((\rcb_spi_inst|miso_shift[22]~16_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~15_combout ),
	.datab(\rcb_spi_inst|miso_shift [30]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [30]),
	.datad(\rcb_spi_inst|miso_shift[22]~16_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~17 .lut_mask = 16'hF588;
defparam \rcb_spi_inst|miso_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~18 (
// Equation(s):
// \rcb_spi_inst|miso_shift~18_combout  = (!\i_rcb_registers|Equal32~0_combout  & ((\rcb_spi_inst|miso_shift~17_combout  & (\i_rcb_registers|SSRs_Right_reg [30])) # (!\rcb_spi_inst|miso_shift~17_combout  & ((\i_rcb_registers|SSRs_Left_reg [30])))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [30]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [30]),
	.datad(\rcb_spi_inst|miso_shift~17_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~18 .lut_mask = 16'h2230;
defparam \rcb_spi_inst|miso_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift~19 (
// Equation(s):
// \rcb_spi_inst|miso_shift~19_combout  = (\rcb_spi_inst|miso_shift[22]~14_combout  & (\rcb_spi_inst|miso_shift~18_combout  & ((\i_rcb_registers|Equal30~0_combout ) # (\rcb_spi_inst|miso_shift~17_combout )))) # (!\rcb_spi_inst|miso_shift[22]~14_combout  & 
// (((\rcb_spi_inst|miso_shift~17_combout ))))

	.dataa(\rcb_spi_inst|miso_shift[22]~14_combout ),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\rcb_spi_inst|miso_shift~18_combout ),
	.datad(\rcb_spi_inst|miso_shift~17_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift~19 .lut_mask = 16'hF580;
defparam \rcb_spi_inst|miso_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N5
dffeas \rcb_spi_inst|miso_shift[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[31] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[31]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[31]~feeder_combout  = \rcb_spi_inst|shift_reg [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[31]~feeder .lut_mask = 16'hF0F0;
defparam \rcb_spi_inst|shift_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N3
dffeas \rcb_spi_inst|shift_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[31] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N6
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[31]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[31]~feeder_combout  = \rcb_spi_inst|shift_reg [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[31]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N7
dffeas \i_rcb_registers|SSRs_Right_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[31] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N21
dffeas \i_rcb_registers|SSRs_Left_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[31] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~0 (
// Equation(s):
// \rcb_spi_inst|miso~0_combout  = (\i_rcb_registers|SSRs_Right_reg [31] & ((\i_rcb_registers|Equal31~0_combout ) # ((\i_rcb_registers|Equal30~0_combout  & \i_rcb_registers|SSRs_Left_reg [31])))) # (!\i_rcb_registers|SSRs_Right_reg [31] & 
// (\i_rcb_registers|Equal30~0_combout  & (\i_rcb_registers|SSRs_Left_reg [31])))

	.dataa(\i_rcb_registers|SSRs_Right_reg [31]),
	.datab(\i_rcb_registers|Equal30~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [31]),
	.datad(\i_rcb_registers|Equal31~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~0 .lut_mask = 16'hEAC0;
defparam \rcb_spi_inst|miso~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N11
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[31] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~1 (
// Equation(s):
// \rcb_spi_inst|miso~1_combout  = (\rcb_spi_inst|miso~0_combout ) # (((\i_rcb_registers|Equal13~0_combout  & \i_rcb_registers|LEDs_strip_Mux_reg [31])) # (!\i_rcb_registers|WideNor0~combout ))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\rcb_spi_inst|miso~0_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [31]),
	.datad(\i_rcb_registers|WideNor0~combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~1 .lut_mask = 16'hECFF;
defparam \rcb_spi_inst|miso~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~2 (
// Equation(s):
// \rcb_spi_inst|miso~2_combout  = (\rcb_spi_inst|sclk_posedge~combout ) # ((\rcb_spi_inst|addr_rdy~q  & ((\rcb_spi_inst|miso~1_combout ))) # (!\rcb_spi_inst|addr_rdy~q  & (\rcb_spi_inst|miso_shift [31])))

	.dataa(\rcb_spi_inst|addr_rdy~q ),
	.datab(\rcb_spi_inst|sclk_posedge~combout ),
	.datac(\rcb_spi_inst|miso_shift [31]),
	.datad(\rcb_spi_inst|miso~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~2 .lut_mask = 16'hFEDC;
defparam \rcb_spi_inst|miso~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~4 (
// Equation(s):
// \rcb_spi_inst|miso~4_combout  = (\rcb_spi_inst|miso~3_combout  & ((\rcb_spi_inst|miso~2_combout ))) # (!\rcb_spi_inst|miso~3_combout  & (\rcb_spi_inst|miso~q ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|miso~3_combout ),
	.datac(\rcb_spi_inst|miso~q ),
	.datad(\rcb_spi_inst|miso~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~4_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~4 .lut_mask = 16'hFC30;
defparam \rcb_spi_inst|miso~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N1
dffeas \rcb_spi_inst|miso (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector12~0 (
// Equation(s):
// \rcb_spi_inst|Selector12~0_combout  = (\rcb_spi_inst|Selector4~1_combout ) # ((\rcb_spi_inst|spi_mode.READ_MODE~q  & \rcb_spi_inst|addr_rdy~0_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datac(\rcb_spi_inst|Selector4~1_combout ),
	.datad(\rcb_spi_inst|addr_rdy~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector12~0 .lut_mask = 16'hFCF0;
defparam \rcb_spi_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N29
dffeas \rcb_spi_inst|miso_en (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_en .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_0~4 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_0~4_combout  = (\ADC_Master_inst|i2c_comm|Add0~6_combout  & (\ADC_Master_inst|i2c_comm|Add0~8_combout  & (!\ADC_Master_inst|i2c_comm|Equal0~1_combout  & \ADC_Master_inst|i2c_comm|Add0~4_combout )))

	.dataa(\ADC_Master_inst|i2c_comm|Add0~6_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Add0~8_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datad(\ADC_Master_inst|i2c_comm|Add0~4_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_0~4 .lut_mask = 16'h0800;
defparam \ADC_Master_inst|i2c_comm|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|count~3 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|count~3_combout  = (!\ADC_Master_inst|i2c_comm|Equal0~1_combout  & \ADC_Master_inst|i2c_comm|Add0~0_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count~3 .lut_mask = 16'h3030;
defparam \ADC_Master_inst|i2c_comm|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N3
dffeas \ADC_Master_inst|i2c_comm|count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add0~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add0~0_combout  = (\ADC_Master_inst|i2c_comm|stretch~q  & (\ADC_Master_inst|i2c_comm|count [0] & VCC)) # (!\ADC_Master_inst|i2c_comm|stretch~q  & (\ADC_Master_inst|i2c_comm|count [0] $ (VCC)))
// \ADC_Master_inst|i2c_comm|Add0~1  = CARRY((!\ADC_Master_inst|i2c_comm|stretch~q  & \ADC_Master_inst|i2c_comm|count [0]))

	.dataa(\ADC_Master_inst|i2c_comm|stretch~q ),
	.datab(\ADC_Master_inst|i2c_comm|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Add0~0_combout ),
	.cout(\ADC_Master_inst|i2c_comm|Add0~1 ));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add0~0 .lut_mask = 16'h9944;
defparam \ADC_Master_inst|i2c_comm|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_0~5 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_0~5_combout  = (\ADC_Master_inst|i2c_comm|Add0~2_combout ) # ((!\ADC_Master_inst|i2c_comm|Add0~10_combout  & \ADC_Master_inst|i2c_comm|Add0~0_combout ))

	.dataa(\ADC_Master_inst|i2c_comm|Add0~10_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Add0~2_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_0~5 .lut_mask = 16'hDCDC;
defparam \ADC_Master_inst|i2c_comm|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_0~6 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_0~6_combout  = (\ADC_Master_inst|i2c_comm|Add0~10_combout  & (((\ADC_Master_inst|i2c_comm|count~2_combout ) # (!\ADC_Master_inst|i2c_comm|process_0~5_combout )) # (!\ADC_Master_inst|i2c_comm|process_0~4_combout ))) # 
// (!\ADC_Master_inst|i2c_comm|Add0~10_combout  & (((\ADC_Master_inst|i2c_comm|process_0~4_combout  & \ADC_Master_inst|i2c_comm|process_0~5_combout )) # (!\ADC_Master_inst|i2c_comm|count~2_combout )))

	.dataa(\ADC_Master_inst|i2c_comm|process_0~4_combout ),
	.datab(\ADC_Master_inst|i2c_comm|process_0~5_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~10_combout ),
	.datad(\ADC_Master_inst|i2c_comm|count~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_0~6 .lut_mask = 16'hF87F;
defparam \ADC_Master_inst|i2c_comm|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N1
fiftyfivenm_io_ibuf \SCL_ADC~input (
	.i(SCL_ADC),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCL_ADC~input_o ));
// synopsys translate_off
defparam \SCL_ADC~input .bus_hold = "false";
defparam \SCL_ADC~input .listen_to_nsleep_signal = "false";
defparam \SCL_ADC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|stretch~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|stretch~0_combout  = (\ADC_Master_inst|i2c_comm|process_0~6_combout  & (\ADC_Master_inst|i2c_comm|stretch~q )) # (!\ADC_Master_inst|i2c_comm|process_0~6_combout  & ((!\SCL_ADC~input_o )))

	.dataa(\ADC_Master_inst|i2c_comm|process_0~6_combout ),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|stretch~q ),
	.datad(\SCL_ADC~input_o ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|stretch~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|stretch~0 .lut_mask = 16'hA0F5;
defparam \ADC_Master_inst|i2c_comm|stretch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N13
dffeas \ADC_Master_inst|i2c_comm|stretch (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|stretch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|stretch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|stretch .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|stretch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add0~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add0~2_combout  = (\ADC_Master_inst|i2c_comm|count [1] & (!\ADC_Master_inst|i2c_comm|Add0~1 )) # (!\ADC_Master_inst|i2c_comm|count [1] & ((\ADC_Master_inst|i2c_comm|Add0~1 ) # (GND)))
// \ADC_Master_inst|i2c_comm|Add0~3  = CARRY((!\ADC_Master_inst|i2c_comm|Add0~1 ) # (!\ADC_Master_inst|i2c_comm|count [1]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|i2c_comm|Add0~1 ),
	.combout(\ADC_Master_inst|i2c_comm|Add0~2_combout ),
	.cout(\ADC_Master_inst|i2c_comm|Add0~3 ));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add0~2 .lut_mask = 16'h3C3F;
defparam \ADC_Master_inst|i2c_comm|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|count~4 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|count~4_combout  = (\ADC_Master_inst|i2c_comm|Add0~2_combout  & !\ADC_Master_inst|i2c_comm|Equal0~1_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Add0~2_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count~4 .lut_mask = 16'h0C0C;
defparam \ADC_Master_inst|i2c_comm|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N29
dffeas \ADC_Master_inst|i2c_comm|count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add0~4 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add0~4_combout  = (\ADC_Master_inst|i2c_comm|count [2] & (\ADC_Master_inst|i2c_comm|Add0~3  $ (GND))) # (!\ADC_Master_inst|i2c_comm|count [2] & (!\ADC_Master_inst|i2c_comm|Add0~3  & VCC))
// \ADC_Master_inst|i2c_comm|Add0~5  = CARRY((\ADC_Master_inst|i2c_comm|count [2] & !\ADC_Master_inst|i2c_comm|Add0~3 ))

	.dataa(\ADC_Master_inst|i2c_comm|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|i2c_comm|Add0~3 ),
	.combout(\ADC_Master_inst|i2c_comm|Add0~4_combout ),
	.cout(\ADC_Master_inst|i2c_comm|Add0~5 ));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add0~4 .lut_mask = 16'hA50A;
defparam \ADC_Master_inst|i2c_comm|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|count~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|count~0_combout  = (!\ADC_Master_inst|i2c_comm|Equal0~1_combout  & \ADC_Master_inst|i2c_comm|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datad(\ADC_Master_inst|i2c_comm|Add0~4_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count~0 .lut_mask = 16'h0F00;
defparam \ADC_Master_inst|i2c_comm|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N11
dffeas \ADC_Master_inst|i2c_comm|count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_comm|count~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add0~6 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add0~6_combout  = (\ADC_Master_inst|i2c_comm|count [3] & (!\ADC_Master_inst|i2c_comm|Add0~5 )) # (!\ADC_Master_inst|i2c_comm|count [3] & ((\ADC_Master_inst|i2c_comm|Add0~5 ) # (GND)))
// \ADC_Master_inst|i2c_comm|Add0~7  = CARRY((!\ADC_Master_inst|i2c_comm|Add0~5 ) # (!\ADC_Master_inst|i2c_comm|count [3]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|i2c_comm|Add0~5 ),
	.combout(\ADC_Master_inst|i2c_comm|Add0~6_combout ),
	.cout(\ADC_Master_inst|i2c_comm|Add0~7 ));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add0~6 .lut_mask = 16'h3C3F;
defparam \ADC_Master_inst|i2c_comm|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|count~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|count~1_combout  = (\ADC_Master_inst|i2c_comm|Add0~6_combout  & !\ADC_Master_inst|i2c_comm|Equal0~1_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Add0~6_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count~1 .lut_mask = 16'h0C0C;
defparam \ADC_Master_inst|i2c_comm|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N1
dffeas \ADC_Master_inst|i2c_comm|count[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count[3] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add0~8 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add0~8_combout  = (\ADC_Master_inst|i2c_comm|count [4] & (\ADC_Master_inst|i2c_comm|Add0~7  $ (GND))) # (!\ADC_Master_inst|i2c_comm|count [4] & (!\ADC_Master_inst|i2c_comm|Add0~7  & VCC))
// \ADC_Master_inst|i2c_comm|Add0~9  = CARRY((\ADC_Master_inst|i2c_comm|count [4] & !\ADC_Master_inst|i2c_comm|Add0~7 ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|i2c_comm|Add0~7 ),
	.combout(\ADC_Master_inst|i2c_comm|Add0~8_combout ),
	.cout(\ADC_Master_inst|i2c_comm|Add0~9 ));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add0~8 .lut_mask = 16'hC30C;
defparam \ADC_Master_inst|i2c_comm|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|count~6 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|count~6_combout  = (!\ADC_Master_inst|i2c_comm|Equal0~1_combout  & \ADC_Master_inst|i2c_comm|Add0~8_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count~6 .lut_mask = 16'h3030;
defparam \ADC_Master_inst|i2c_comm|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N9
dffeas \ADC_Master_inst|i2c_comm|count[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count[4] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add0~10 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add0~10_combout  = (\ADC_Master_inst|i2c_comm|count [5] & (!\ADC_Master_inst|i2c_comm|Add0~9 )) # (!\ADC_Master_inst|i2c_comm|count [5] & ((\ADC_Master_inst|i2c_comm|Add0~9 ) # (GND)))
// \ADC_Master_inst|i2c_comm|Add0~11  = CARRY((!\ADC_Master_inst|i2c_comm|Add0~9 ) # (!\ADC_Master_inst|i2c_comm|count [5]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|i2c_comm|Add0~9 ),
	.combout(\ADC_Master_inst|i2c_comm|Add0~10_combout ),
	.cout(\ADC_Master_inst|i2c_comm|Add0~11 ));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add0~10 .lut_mask = 16'h3C3F;
defparam \ADC_Master_inst|i2c_comm|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add0~12 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add0~12_combout  = \ADC_Master_inst|i2c_comm|Add0~11  $ (!\ADC_Master_inst|i2c_comm|count [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_Master_inst|i2c_comm|count [6]),
	.cin(\ADC_Master_inst|i2c_comm|Add0~11 ),
	.combout(\ADC_Master_inst|i2c_comm|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add0~12 .lut_mask = 16'hF00F;
defparam \ADC_Master_inst|i2c_comm|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|count~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|count~2_combout  = (!\ADC_Master_inst|i2c_comm|Equal0~1_combout  & \ADC_Master_inst|i2c_comm|Add0~12_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count~2 .lut_mask = 16'h3030;
defparam \ADC_Master_inst|i2c_comm|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N7
dffeas \ADC_Master_inst|i2c_comm|count[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count[6] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Equal0~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Equal0~0_combout  = (\ADC_Master_inst|i2c_comm|count [6] & (\ADC_Master_inst|i2c_comm|count [5] & (\ADC_Master_inst|i2c_comm|count [4] & \ADC_Master_inst|i2c_comm|count [3])))

	.dataa(\ADC_Master_inst|i2c_comm|count [6]),
	.datab(\ADC_Master_inst|i2c_comm|count [5]),
	.datac(\ADC_Master_inst|i2c_comm|count [4]),
	.datad(\ADC_Master_inst|i2c_comm|count [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Equal0~0 .lut_mask = 16'h8000;
defparam \ADC_Master_inst|i2c_comm|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Equal0~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Equal0~1_combout  = (\ADC_Master_inst|i2c_comm|Equal0~0_combout  & (\ADC_Master_inst|i2c_comm|count [0] & (!\ADC_Master_inst|i2c_comm|count [2] & \ADC_Master_inst|i2c_comm|count [1])))

	.dataa(\ADC_Master_inst|i2c_comm|Equal0~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|count [0]),
	.datac(\ADC_Master_inst|i2c_comm|count [2]),
	.datad(\ADC_Master_inst|i2c_comm|count [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Equal0~1 .lut_mask = 16'h0800;
defparam \ADC_Master_inst|i2c_comm|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|count~5 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|count~5_combout  = (\ADC_Master_inst|i2c_comm|Add0~10_combout  & !\ADC_Master_inst|i2c_comm|Equal0~1_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Add0~10_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count~5 .lut_mask = 16'h0C0C;
defparam \ADC_Master_inst|i2c_comm|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N5
dffeas \ADC_Master_inst|i2c_comm|count[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|count[5] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|LessThan1~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|LessThan1~0_combout  = (\ADC_Master_inst|i2c_comm|Add0~8_combout  & \ADC_Master_inst|i2c_comm|Add0~2_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Add0~8_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|i2c_comm|Add0~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|LessThan1~0 .lut_mask = 16'hCC00;
defparam \ADC_Master_inst|i2c_comm|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|LessThan1~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|LessThan1~1_combout  = (\ADC_Master_inst|i2c_comm|LessThan1~0_combout  & (\ADC_Master_inst|i2c_comm|Add0~0_combout  & (\ADC_Master_inst|i2c_comm|Add0~6_combout  & \ADC_Master_inst|i2c_comm|count~0_combout )))

	.dataa(\ADC_Master_inst|i2c_comm|LessThan1~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Add0~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~6_combout ),
	.datad(\ADC_Master_inst|i2c_comm|count~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|LessThan1~1 .lut_mask = 16'h8000;
defparam \ADC_Master_inst|i2c_comm|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|LessThan1~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|LessThan1~2_combout  = (!\ADC_Master_inst|i2c_comm|Equal0~1_combout  & ((\ADC_Master_inst|i2c_comm|Add0~10_combout ) # ((\ADC_Master_inst|i2c_comm|Add0~12_combout ) # (\ADC_Master_inst|i2c_comm|LessThan1~1_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|Add0~10_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~12_combout ),
	.datad(\ADC_Master_inst|i2c_comm|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|LessThan1~2 .lut_mask = 16'h3332;
defparam \ADC_Master_inst|i2c_comm|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_0~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_0~0_combout  = (\ADC_Master_inst|i2c_comm|Add0~2_combout  & (\ADC_Master_inst|i2c_comm|Add0~8_combout  & (\ADC_Master_inst|i2c_comm|Add0~10_combout  & \ADC_Master_inst|i2c_comm|Add0~4_combout )))

	.dataa(\ADC_Master_inst|i2c_comm|Add0~2_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Add0~8_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~10_combout ),
	.datad(\ADC_Master_inst|i2c_comm|Add0~4_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_0~0 .lut_mask = 16'h8000;
defparam \ADC_Master_inst|i2c_comm|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_0~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_0~1_combout  = (\ADC_Master_inst|i2c_comm|Equal0~1_combout ) # ((\ADC_Master_inst|i2c_comm|process_0~0_combout  & \ADC_Master_inst|i2c_comm|Add0~6_combout ))

	.dataa(\ADC_Master_inst|i2c_comm|process_0~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Equal0~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_0~1 .lut_mask = 16'hECEC;
defparam \ADC_Master_inst|i2c_comm|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_0~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_0~2_combout  = (((!\ADC_Master_inst|i2c_comm|count~0_combout ) # (!\ADC_Master_inst|i2c_comm|Add0~0_combout )) # (!\ADC_Master_inst|i2c_comm|count~1_combout )) # (!\ADC_Master_inst|i2c_comm|LessThan1~0_combout )

	.dataa(\ADC_Master_inst|i2c_comm|LessThan1~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|count~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~0_combout ),
	.datad(\ADC_Master_inst|i2c_comm|count~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_0~2 .lut_mask = 16'h7FFF;
defparam \ADC_Master_inst|i2c_comm|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_0~3 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_0~3_combout  = (\ADC_Master_inst|i2c_comm|process_0~1_combout ) # ((\ADC_Master_inst|i2c_comm|Add0~12_combout ) # ((!\ADC_Master_inst|i2c_comm|Add0~10_combout  & \ADC_Master_inst|i2c_comm|process_0~2_combout )))

	.dataa(\ADC_Master_inst|i2c_comm|Add0~10_combout ),
	.datab(\ADC_Master_inst|i2c_comm|process_0~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add0~12_combout ),
	.datad(\ADC_Master_inst|i2c_comm|process_0~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_0~3 .lut_mask = 16'hFDFC;
defparam \ADC_Master_inst|i2c_comm|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|data_clk~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|data_clk~0_combout  = (\ADC_Master_inst|i2c_comm|LessThan1~2_combout  & ((!\ADC_Master_inst|i2c_comm|process_0~3_combout ) # (!\ADC_Master_inst|i2c_comm|process_0~6_combout )))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|LessThan1~2_combout ),
	.datac(\ADC_Master_inst|i2c_comm|process_0~6_combout ),
	.datad(\ADC_Master_inst|i2c_comm|process_0~3_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_clk~0 .lut_mask = 16'h0CCC;
defparam \ADC_Master_inst|i2c_comm|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N29
dffeas \ADC_Master_inst|i2c_comm|data_clk (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|data_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_clk .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|data_clk_prev~feeder (
// Equation(s):
// \ADC_Master_inst|i2c_comm|data_clk_prev~feeder_combout  = \ADC_Master_inst|i2c_comm|data_clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_Master_inst|i2c_comm|data_clk~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|data_clk_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_clk_prev~feeder .lut_mask = 16'hFF00;
defparam \ADC_Master_inst|i2c_comm|data_clk_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N19
dffeas \ADC_Master_inst|i2c_comm|data_clk_prev (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|data_clk_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_clk_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_clk_prev .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_clk_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|bit_cnt[0]~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|bit_cnt[0]~1_combout  = !\ADC_Master_inst|i2c_comm|bit_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \ADC_Master_inst|i2c_comm|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_1~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_1~0_combout  = (!\ADC_Master_inst|i2c_comm|data_clk_prev~q  & \ADC_Master_inst|i2c_comm|data_clk~q )

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|data_clk_prev~q ),
	.datac(gnd),
	.datad(\ADC_Master_inst|i2c_comm|data_clk~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_1~0 .lut_mask = 16'h3300;
defparam \ADC_Master_inst|i2c_comm|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Add1~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Add1~0_combout  = \ADC_Master_inst|i2c_comm|bit_cnt [2] $ (((\ADC_Master_inst|i2c_comm|bit_cnt [0] & \ADC_Master_inst|i2c_comm|bit_cnt [1])))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Add1~0 .lut_mask = 16'h3FC0;
defparam \ADC_Master_inst|i2c_comm|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \ADC_Master_inst|i2c_comm|bit_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_comm|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|bit_cnt[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Equal1~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Equal1~0_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [2] & (\ADC_Master_inst|i2c_comm|bit_cnt [1] & \ADC_Master_inst|i2c_comm|bit_cnt [0]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Equal1~0 .lut_mask = 16'hC000;
defparam \ADC_Master_inst|i2c_comm|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \ADC_Master_inst|busy_prev (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_comm|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|busy_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|busy_prev .is_wysiwyg = "true";
defparam \ADC_Master_inst|busy_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|process_0~0 (
// Equation(s):
// \ADC_Master_inst|process_0~0_combout  = (\ADC_Master_inst|i2c_comm|busy~q  & !\ADC_Master_inst|busy_prev~q )

	.dataa(\ADC_Master_inst|i2c_comm|busy~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|busy_prev~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|process_0~0 .lut_mask = 16'h0A0A;
defparam \ADC_Master_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|busy_cnt[0]~6 (
// Equation(s):
// \ADC_Master_inst|busy_cnt[0]~6_combout  = (\ADC_Master_inst|process_0~0_combout  & (\ADC_Master_inst|busy_cnt [0] $ (VCC))) # (!\ADC_Master_inst|process_0~0_combout  & (\ADC_Master_inst|busy_cnt [0] & VCC))
// \ADC_Master_inst|busy_cnt[0]~7  = CARRY((\ADC_Master_inst|process_0~0_combout  & \ADC_Master_inst|busy_cnt [0]))

	.dataa(\ADC_Master_inst|process_0~0_combout ),
	.datab(\ADC_Master_inst|busy_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC_Master_inst|busy_cnt[0]~6_combout ),
	.cout(\ADC_Master_inst|busy_cnt[0]~7 ));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[0]~6 .lut_mask = 16'h6688;
defparam \ADC_Master_inst|busy_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout  = (\ADC_Master_inst|busy_cnt [1] & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|busy_cnt [1]),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44 .lut_mask = 16'hF000;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0_combout  = \ADC_Master_inst|busy_cnt [1] $ (VCC)
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1  = CARRY(\ADC_Master_inst|busy_cnt [1])

	.dataa(\ADC_Master_inst|busy_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h55AA;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~0_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45 .lut_mask = 16'h00F0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0_combout  = \ADC_Master_inst|busy_cnt [0] $ (VCC)
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1  = CARRY(\ADC_Master_inst|busy_cnt [0])

	.dataa(gnd),
	.datab(\ADC_Master_inst|busy_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h33CC;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout  & (((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1 )))) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1 )) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1 ) # (GND)))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~3  = CARRY(((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout )) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1 ))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~1 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2 .lut_mask = 16'h1E1F;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29_combout  = (!\ADC_Master_inst|busy_cnt [5] & \ADC_Master_inst|busy_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|busy_cnt [5]),
	.datad(\ADC_Master_inst|busy_cnt [4]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29 .lut_mask = 16'h0F00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0_combout  = \ADC_Master_inst|busy_cnt [3] $ (VCC)
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~1  = CARRY(\ADC_Master_inst|busy_cnt [3])

	.dataa(\ADC_Master_inst|busy_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h55AA;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~1 )) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~1 ) # (GND)))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~3  = CARRY((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~1 ) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29_combout ))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[6]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~1 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'h5A5F;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28_combout  & ((GND) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~3 ))) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28_combout  & (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~3  $ (GND)))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~5  = CARRY((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28_combout ) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~3 ))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~3 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~5 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4 .lut_mask = 16'h5AAF;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout  = !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~5 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout  = (\ADC_Master_inst|busy_cnt [5] & (!\ADC_Master_inst|busy_cnt [4] & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(\ADC_Master_inst|busy_cnt [5]),
	.datab(gnd),
	.datac(\ADC_Master_inst|busy_cnt [4]),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52 .lut_mask = 16'h0A00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout  = (\ADC_Master_inst|busy_cnt [4] & (!\ADC_Master_inst|busy_cnt [5] & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|busy_cnt [4]),
	.datac(\ADC_Master_inst|busy_cnt [5]),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31 .lut_mask = 16'h0C00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32 .lut_mask = 16'h00CC;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33_combout  = (\ADC_Master_inst|busy_cnt [3] & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|busy_cnt [3]),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33 .lut_mask = 16'hF000;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34 .lut_mask = 16'h00CC;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0_combout  = \ADC_Master_inst|busy_cnt [2] $ (VCC)
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1  = CARRY(\ADC_Master_inst|busy_cnt [2])

	.dataa(gnd),
	.datab(\ADC_Master_inst|busy_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33_combout  & (((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1 )))) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1 )) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1 ) # (GND)))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~3  = CARRY(((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34_combout )) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1 ))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~33_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[12]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~1 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2 .lut_mask = 16'h1E1F;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~3  & ((((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32_combout ))))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~3  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32_combout ) # (GND))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~5  = CARRY((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ) # ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32_combout ) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~3 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~3 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~5 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4 .lut_mask = 16'h1EEF;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~5  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~5  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30_combout  & 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout )))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~7  = CARRY((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout  & 
// !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~5 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~5 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~7 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6 .lut_mask = 16'hE101;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~52_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53 .lut_mask = 16'hA0E0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55 .lut_mask = 16'hCE00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36 .lut_mask = 16'h00F0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~2_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[13]~31_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54 .lut_mask = 16'hC0E0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout  & (\ADC_Master_inst|busy_cnt 
// [3])) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0_combout )))))

	.dataa(\ADC_Master_inst|busy_cnt [3]),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~0_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58 .lut_mask = 16'hA0C0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37 .lut_mask = 16'h0F00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39 .lut_mask = 16'h0F00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & \ADC_Master_inst|busy_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|busy_cnt [2]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38 .lut_mask = 16'hF000;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout  & (((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1 )))) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1 )) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1 ) # (GND)))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~3  = CARRY(((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout )) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1 ))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~1 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2 .lut_mask = 16'h1E1F;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~3  & ((((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout ))))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~3  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout ) # (GND))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~5  = CARRY((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ) # ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout ) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~3 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~3 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~5 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4 .lut_mask = 16'h1EEF;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~5  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~5  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout  & 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout )))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~7  = CARRY((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout  & 
// !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~5 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~5 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~7 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6 .lut_mask = 16'hE101;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~7  & ((((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ))))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~7  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ) # (GND))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~9  = CARRY((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35_combout ) # ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~7 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~7 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~9 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8 .lut_mask = 16'h1EEF;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40 .lut_mask = 16'h00F0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~4_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[20]~54_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56 .lut_mask = 16'hF200;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~2_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[19]~58_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57 .lut_mask = 16'hCE00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~4_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42 .lut_mask = 16'h00CC;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & (\ADC_Master_inst|busy_cnt 
// [2])) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0_combout )))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datab(\ADC_Master_inst|busy_cnt [2]),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~0_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59 .lut_mask = 16'hD800;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~2_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43 .lut_mask = 16'h00CC;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~3  & ((((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ))))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~3  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ) # (GND))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~5  = CARRY((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ) # ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~3 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~3 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~5 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4 .lut_mask = 16'h1EEF;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~5  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~5  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout  & 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout )))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~7  = CARRY((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout  & 
// !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~5 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~5 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~7 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6 .lut_mask = 16'hE101;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~7  & ((((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ))))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~7  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ) # (GND))))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~9  = CARRY((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ) # ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~7 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~7 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~9 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8 .lut_mask = 16'h1EEF;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~9  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~9  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout  & 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout )))
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~11  = CARRY((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout  & 
// !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~9 )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~9 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10_combout ),
	.cout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~11 ));
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10 .lut_mask = 16'hE101;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  = \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~11 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12 .lut_mask = 16'hF0F0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~44_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~2_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[24]~45_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47 .lut_mask = 16'hFACC;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (\ADC_Master_inst|busy_cnt [0])) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0_combout )))

	.dataa(gnd),
	.datab(\ADC_Master_inst|busy_cnt [0]),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46 .lut_mask = 16'hCCF0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Equal0~1 (
// Equation(s):
// \ADC_Master_inst|Equal0~1_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout  & 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \ADC_Master_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|Equal0~0 (
// Equation(s):
// \ADC_Master_inst|Equal0~0_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout  & 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \ADC_Master_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|Equal0~2 (
// Equation(s):
// \ADC_Master_inst|Equal0~2_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8_combout  & 
// !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10_combout )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \ADC_Master_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|Equal0~3 (
// Equation(s):
// \ADC_Master_inst|Equal0~3_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (\ADC_Master_inst|Equal0~1_combout  & (\ADC_Master_inst|Equal0~0_combout ))) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (((\ADC_Master_inst|Equal0~2_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.datab(\ADC_Master_inst|Equal0~1_combout ),
	.datac(\ADC_Master_inst|Equal0~0_combout ),
	.datad(\ADC_Master_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Equal0~3 .lut_mask = 16'hD580;
defparam \ADC_Master_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|Equal0~4 (
// Equation(s):
// \ADC_Master_inst|Equal0~4_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & \ADC_Master_inst|Equal0~3_combout ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datad(\ADC_Master_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Equal0~4 .lut_mask = 16'h0300;
defparam \ADC_Master_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|reg_cnt[0]~5 (
// Equation(s):
// \ADC_Master_inst|reg_cnt[0]~5_combout  = (\ADC_Master_inst|Equal0~4_combout  & (\ADC_Master_inst|reg_cnt [0] $ (VCC))) # (!\ADC_Master_inst|Equal0~4_combout  & (\ADC_Master_inst|reg_cnt [0] & VCC))
// \ADC_Master_inst|reg_cnt[0]~6  = CARRY((\ADC_Master_inst|Equal0~4_combout  & \ADC_Master_inst|reg_cnt [0]))

	.dataa(\ADC_Master_inst|Equal0~4_combout ),
	.datab(\ADC_Master_inst|reg_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC_Master_inst|reg_cnt[0]~5_combout ),
	.cout(\ADC_Master_inst|reg_cnt[0]~6 ));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[0]~5 .lut_mask = 16'h6688;
defparam \ADC_Master_inst|reg_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|state.S_IDLE~feeder (
// Equation(s):
// \ADC_Master_inst|state.S_IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|state.S_IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|state.S_IDLE~feeder .lut_mask = 16'hFFFF;
defparam \ADC_Master_inst|state.S_IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \ADC_Master_inst|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|state.S_IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \ADC_Master_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector128~0 (
// Equation(s):
// \ADC_Master_inst|Selector128~0_combout  = (\ADC_Master_inst|reg_cnt [0] & \ADC_Master_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|reg_cnt [0]),
	.datad(\ADC_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector128~0 .lut_mask = 16'hF000;
defparam \ADC_Master_inst|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector136~0 (
// Equation(s):
// \ADC_Master_inst|Selector136~0_combout  = ((\ADC_Master_inst|state.S_CONFIG_ADC~q  & \ADC_Master_inst|Mux34~0_combout )) # (!\ADC_Master_inst|state.S_IDLE~q )

	.dataa(\ADC_Master_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datad(\ADC_Master_inst|Mux34~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector136~0 .lut_mask = 16'hF555;
defparam \ADC_Master_inst|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \ADC_Master_inst|state.S_CONFIG_ADC (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|state.S_CONFIG_ADC .is_wysiwyg = "true";
defparam \ADC_Master_inst|state.S_CONFIG_ADC .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \ADC_Master_inst|reg_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|reg_cnt[0]~5_combout ),
	.asdata(\ADC_Master_inst|Selector128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|reg_cnt[1]~7 (
// Equation(s):
// \ADC_Master_inst|reg_cnt[1]~7_combout  = (\ADC_Master_inst|reg_cnt [1] & (!\ADC_Master_inst|reg_cnt[0]~6 )) # (!\ADC_Master_inst|reg_cnt [1] & ((\ADC_Master_inst|reg_cnt[0]~6 ) # (GND)))
// \ADC_Master_inst|reg_cnt[1]~8  = CARRY((!\ADC_Master_inst|reg_cnt[0]~6 ) # (!\ADC_Master_inst|reg_cnt [1]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|reg_cnt[0]~6 ),
	.combout(\ADC_Master_inst|reg_cnt[1]~7_combout ),
	.cout(\ADC_Master_inst|reg_cnt[1]~8 ));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[1]~7 .lut_mask = 16'h3C3F;
defparam \ADC_Master_inst|reg_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector127~0 (
// Equation(s):
// \ADC_Master_inst|Selector127~0_combout  = (\ADC_Master_inst|state.S_IDLE~q  & \ADC_Master_inst|reg_cnt [1])

	.dataa(gnd),
	.datab(\ADC_Master_inst|state.S_IDLE~q ),
	.datac(gnd),
	.datad(\ADC_Master_inst|reg_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector127~0 .lut_mask = 16'hCC00;
defparam \ADC_Master_inst|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \ADC_Master_inst|reg_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|reg_cnt[1]~7_combout ),
	.asdata(\ADC_Master_inst|Selector127~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|reg_cnt[2]~9 (
// Equation(s):
// \ADC_Master_inst|reg_cnt[2]~9_combout  = (\ADC_Master_inst|reg_cnt [2] & (\ADC_Master_inst|reg_cnt[1]~8  $ (GND))) # (!\ADC_Master_inst|reg_cnt [2] & (!\ADC_Master_inst|reg_cnt[1]~8  & VCC))
// \ADC_Master_inst|reg_cnt[2]~10  = CARRY((\ADC_Master_inst|reg_cnt [2] & !\ADC_Master_inst|reg_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|reg_cnt[1]~8 ),
	.combout(\ADC_Master_inst|reg_cnt[2]~9_combout ),
	.cout(\ADC_Master_inst|reg_cnt[2]~10 ));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[2]~9 .lut_mask = 16'hC30C;
defparam \ADC_Master_inst|reg_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector126~0 (
// Equation(s):
// \ADC_Master_inst|Selector126~0_combout  = (\ADC_Master_inst|state.S_IDLE~q  & \ADC_Master_inst|reg_cnt [2])

	.dataa(gnd),
	.datab(\ADC_Master_inst|state.S_IDLE~q ),
	.datac(gnd),
	.datad(\ADC_Master_inst|reg_cnt [2]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector126~0 .lut_mask = 16'hCC00;
defparam \ADC_Master_inst|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \ADC_Master_inst|reg_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|reg_cnt[2]~9_combout ),
	.asdata(\ADC_Master_inst|Selector126~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|reg_cnt[3]~11 (
// Equation(s):
// \ADC_Master_inst|reg_cnt[3]~11_combout  = (\ADC_Master_inst|reg_cnt [3] & (!\ADC_Master_inst|reg_cnt[2]~10 )) # (!\ADC_Master_inst|reg_cnt [3] & ((\ADC_Master_inst|reg_cnt[2]~10 ) # (GND)))
// \ADC_Master_inst|reg_cnt[3]~12  = CARRY((!\ADC_Master_inst|reg_cnt[2]~10 ) # (!\ADC_Master_inst|reg_cnt [3]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|reg_cnt[2]~10 ),
	.combout(\ADC_Master_inst|reg_cnt[3]~11_combout ),
	.cout(\ADC_Master_inst|reg_cnt[3]~12 ));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[3]~11 .lut_mask = 16'h3C3F;
defparam \ADC_Master_inst|reg_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector125~0 (
// Equation(s):
// \ADC_Master_inst|Selector125~0_combout  = (\ADC_Master_inst|state.S_IDLE~q  & \ADC_Master_inst|reg_cnt [3])

	.dataa(gnd),
	.datab(\ADC_Master_inst|state.S_IDLE~q ),
	.datac(gnd),
	.datad(\ADC_Master_inst|reg_cnt [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector125~0 .lut_mask = 16'hCC00;
defparam \ADC_Master_inst|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \ADC_Master_inst|reg_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|reg_cnt[3]~11_combout ),
	.asdata(\ADC_Master_inst|Selector125~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[3] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|reg_cnt[4]~13 (
// Equation(s):
// \ADC_Master_inst|reg_cnt[4]~13_combout  = \ADC_Master_inst|reg_cnt [4] $ (!\ADC_Master_inst|reg_cnt[3]~12 )

	.dataa(\ADC_Master_inst|reg_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ADC_Master_inst|reg_cnt[3]~12 ),
	.combout(\ADC_Master_inst|reg_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[4]~13 .lut_mask = 16'hA5A5;
defparam \ADC_Master_inst|reg_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector124~0 (
// Equation(s):
// \ADC_Master_inst|Selector124~0_combout  = (\ADC_Master_inst|reg_cnt [4] & \ADC_Master_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|reg_cnt [4]),
	.datad(\ADC_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector124~0 .lut_mask = 16'hF000;
defparam \ADC_Master_inst|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \ADC_Master_inst|reg_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|reg_cnt[4]~13_combout ),
	.asdata(\ADC_Master_inst|Selector124~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_cnt[4] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|reg_addr[1]~0 (
// Equation(s):
// \ADC_Master_inst|reg_addr[1]~0_combout  = (!\ADC_Master_inst|reg_cnt [4] & !\ADC_Master_inst|reg_cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|reg_cnt [4]),
	.datad(\ADC_Master_inst|reg_cnt [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|reg_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|reg_addr[1]~0 .lut_mask = 16'h000F;
defparam \ADC_Master_inst|reg_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux34~0 (
// Equation(s):
// \ADC_Master_inst|Mux34~0_combout  = (((\ADC_Master_inst|reg_cnt [0]) # (!\ADC_Master_inst|reg_cnt [1])) # (!\ADC_Master_inst|reg_cnt [2])) # (!\ADC_Master_inst|reg_addr[1]~0_combout )

	.dataa(\ADC_Master_inst|reg_addr[1]~0_combout ),
	.datab(\ADC_Master_inst|reg_cnt [2]),
	.datac(\ADC_Master_inst|reg_cnt [0]),
	.datad(\ADC_Master_inst|reg_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux34~0 .lut_mask = 16'hF7FF;
defparam \ADC_Master_inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector129~0 (
// Equation(s):
// \ADC_Master_inst|Selector129~0_combout  = (\ADC_Master_inst|state.S_CONFIG_ADC~q  & (!\ADC_Master_inst|Mux34~0_combout )) # (!\ADC_Master_inst|state.S_CONFIG_ADC~q  & ((!\ADC_Master_inst|state.S_IDLE~q )))

	.dataa(\ADC_Master_inst|Mux34~0_combout ),
	.datab(gnd),
	.datac(\ADC_Master_inst|state.S_IDLE~q ),
	.datad(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector129~0 .lut_mask = 16'h550F;
defparam \ADC_Master_inst|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N21
dffeas \ADC_Master_inst|busy_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|busy_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|Selector129~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|busy_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|busy_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|busy_cnt[1]~8 (
// Equation(s):
// \ADC_Master_inst|busy_cnt[1]~8_combout  = (\ADC_Master_inst|busy_cnt [1] & (!\ADC_Master_inst|busy_cnt[0]~7 )) # (!\ADC_Master_inst|busy_cnt [1] & ((\ADC_Master_inst|busy_cnt[0]~7 ) # (GND)))
// \ADC_Master_inst|busy_cnt[1]~9  = CARRY((!\ADC_Master_inst|busy_cnt[0]~7 ) # (!\ADC_Master_inst|busy_cnt [1]))

	.dataa(\ADC_Master_inst|busy_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|busy_cnt[0]~7 ),
	.combout(\ADC_Master_inst|busy_cnt[1]~8_combout ),
	.cout(\ADC_Master_inst|busy_cnt[1]~9 ));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[1]~8 .lut_mask = 16'h5A5F;
defparam \ADC_Master_inst|busy_cnt[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y32_N23
dffeas \ADC_Master_inst|busy_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|busy_cnt[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|Selector129~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|busy_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|busy_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|busy_cnt[2]~10 (
// Equation(s):
// \ADC_Master_inst|busy_cnt[2]~10_combout  = (\ADC_Master_inst|busy_cnt [2] & (\ADC_Master_inst|busy_cnt[1]~9  $ (GND))) # (!\ADC_Master_inst|busy_cnt [2] & (!\ADC_Master_inst|busy_cnt[1]~9  & VCC))
// \ADC_Master_inst|busy_cnt[2]~11  = CARRY((\ADC_Master_inst|busy_cnt [2] & !\ADC_Master_inst|busy_cnt[1]~9 ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|busy_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|busy_cnt[1]~9 ),
	.combout(\ADC_Master_inst|busy_cnt[2]~10_combout ),
	.cout(\ADC_Master_inst|busy_cnt[2]~11 ));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[2]~10 .lut_mask = 16'hC30C;
defparam \ADC_Master_inst|busy_cnt[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \ADC_Master_inst|busy_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|busy_cnt[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|Selector129~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|busy_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|busy_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|busy_cnt[3]~12 (
// Equation(s):
// \ADC_Master_inst|busy_cnt[3]~12_combout  = (\ADC_Master_inst|busy_cnt [3] & (!\ADC_Master_inst|busy_cnt[2]~11 )) # (!\ADC_Master_inst|busy_cnt [3] & ((\ADC_Master_inst|busy_cnt[2]~11 ) # (GND)))
// \ADC_Master_inst|busy_cnt[3]~13  = CARRY((!\ADC_Master_inst|busy_cnt[2]~11 ) # (!\ADC_Master_inst|busy_cnt [3]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|busy_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|busy_cnt[2]~11 ),
	.combout(\ADC_Master_inst|busy_cnt[3]~12_combout ),
	.cout(\ADC_Master_inst|busy_cnt[3]~13 ));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[3]~12 .lut_mask = 16'h3C3F;
defparam \ADC_Master_inst|busy_cnt[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y32_N27
dffeas \ADC_Master_inst|busy_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|busy_cnt[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|Selector129~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|busy_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[3] .is_wysiwyg = "true";
defparam \ADC_Master_inst|busy_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|busy_cnt[4]~14 (
// Equation(s):
// \ADC_Master_inst|busy_cnt[4]~14_combout  = (\ADC_Master_inst|busy_cnt [4] & (\ADC_Master_inst|busy_cnt[3]~13  $ (GND))) # (!\ADC_Master_inst|busy_cnt [4] & (!\ADC_Master_inst|busy_cnt[3]~13  & VCC))
// \ADC_Master_inst|busy_cnt[4]~15  = CARRY((\ADC_Master_inst|busy_cnt [4] & !\ADC_Master_inst|busy_cnt[3]~13 ))

	.dataa(\ADC_Master_inst|busy_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC_Master_inst|busy_cnt[3]~13 ),
	.combout(\ADC_Master_inst|busy_cnt[4]~14_combout ),
	.cout(\ADC_Master_inst|busy_cnt[4]~15 ));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[4]~14 .lut_mask = 16'hA50A;
defparam \ADC_Master_inst|busy_cnt[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \ADC_Master_inst|busy_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|busy_cnt[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|Selector129~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|busy_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[4] .is_wysiwyg = "true";
defparam \ADC_Master_inst|busy_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|busy_cnt[5]~16 (
// Equation(s):
// \ADC_Master_inst|busy_cnt[5]~16_combout  = \ADC_Master_inst|busy_cnt[4]~15  $ (\ADC_Master_inst|busy_cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_Master_inst|busy_cnt [5]),
	.cin(\ADC_Master_inst|busy_cnt[4]~15 ),
	.combout(\ADC_Master_inst|busy_cnt[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[5]~16 .lut_mask = 16'h0FF0;
defparam \ADC_Master_inst|busy_cnt[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \ADC_Master_inst|busy_cnt[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|busy_cnt[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|Selector129~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|busy_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|busy_cnt[5] .is_wysiwyg = "true";
defparam \ADC_Master_inst|busy_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28_combout  = (\ADC_Master_inst|busy_cnt [5] & !\ADC_Master_inst|busy_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|busy_cnt [5]),
	.datad(\ADC_Master_inst|busy_cnt [4]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28 .lut_mask = 16'h00F0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4_combout  & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~4_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30 .lut_mask = 16'h00F0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  = \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~7 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8 .lut_mask = 16'hF0F0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout  & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35 .lut_mask = 16'h0F00;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout  = !\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~9 ),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10 .lut_mask = 16'h0F0F;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout  & \ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6_combout )

	.dataa(gnd),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~10_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_3~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41 .lut_mask = 16'h3300;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~41_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[27]~56_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~8_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51 .lut_mask = 16'hEEF0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector140~0 (
// Equation(s):
// \ADC_Master_inst|Selector140~0_combout  = (\ADC_Master_inst|state.S_GET_DATA~q ) # ((\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|state.S_PUSH_DATA~q ) # (\ADC_Master_inst|state.S_UPDATE_DATA~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|busy~q ),
	.datab(\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.datac(\ADC_Master_inst|state.S_UPDATE_DATA~q ),
	.datad(\ADC_Master_inst|state.S_GET_DATA~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector140~0 .lut_mask = 16'hFFA8;
defparam \ADC_Master_inst|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \ADC_Master_inst|state.S_UPDATE_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|state.S_UPDATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|state.S_UPDATE_DATA .is_wysiwyg = "true";
defparam \ADC_Master_inst|state.S_UPDATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|Add3~0 (
// Equation(s):
// \ADC_Master_inst|Add3~0_combout  = \ADC_Master_inst|data_pointer [3] $ (((\ADC_Master_inst|data_pointer [2] & (\ADC_Master_inst|data_pointer [1] & \ADC_Master_inst|data_pointer [0]))))

	.dataa(\ADC_Master_inst|data_pointer [2]),
	.datab(\ADC_Master_inst|data_pointer [1]),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(\ADC_Master_inst|data_pointer [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Add3~0 .lut_mask = 16'h7F80;
defparam \ADC_Master_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|data_pointer[3]~0 (
// Equation(s):
// \ADC_Master_inst|data_pointer[3]~0_combout  = (\ADC_Master_inst|i2c_comm|busy~q  & (\ADC_Master_inst|Add3~0_combout )) # (!\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|data_pointer [3])))

	.dataa(\ADC_Master_inst|Add3~0_combout ),
	.datab(gnd),
	.datac(\ADC_Master_inst|data_pointer [3]),
	.datad(\ADC_Master_inst|i2c_comm|busy~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_pointer[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[3]~0 .lut_mask = 16'hAAF0;
defparam \ADC_Master_inst|data_pointer[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector161~0 (
// Equation(s):
// \ADC_Master_inst|Selector161~0_combout  = (!\ADC_Master_inst|state.S_DATA_REQ~q  & \ADC_Master_inst|data_pointer [3])

	.dataa(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_Master_inst|data_pointer [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector161~0 .lut_mask = 16'h5500;
defparam \ADC_Master_inst|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \ADC_Master_inst|data_pointer[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|data_pointer[3]~0_combout ),
	.asdata(\ADC_Master_inst|Selector161~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|data_pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[3] .is_wysiwyg = "true";
defparam \ADC_Master_inst|data_pointer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|data_pointer~6 (
// Equation(s):
// \ADC_Master_inst|data_pointer~6_combout  = (\ADC_Master_inst|data_pointer [0] & (((\ADC_Master_inst|data_pointer [3]) # (!\ADC_Master_inst|data_pointer [1])) # (!\ADC_Master_inst|data_pointer [2])))

	.dataa(\ADC_Master_inst|data_pointer [2]),
	.datab(\ADC_Master_inst|data_pointer [1]),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(\ADC_Master_inst|data_pointer [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_pointer~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer~6 .lut_mask = 16'hF070;
defparam \ADC_Master_inst|data_pointer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|data_pointer[0]~3 (
// Equation(s):
// \ADC_Master_inst|data_pointer[0]~3_combout  = (\ADC_Master_inst|i2c_comm|busy~q  & ((!\ADC_Master_inst|data_pointer [0]))) # (!\ADC_Master_inst|i2c_comm|busy~q  & (\ADC_Master_inst|data_pointer~6_combout ))

	.dataa(\ADC_Master_inst|data_pointer~6_combout ),
	.datab(gnd),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(\ADC_Master_inst|i2c_comm|busy~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_pointer[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[0]~3 .lut_mask = 16'h0FAA;
defparam \ADC_Master_inst|data_pointer[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector164~0 (
// Equation(s):
// \ADC_Master_inst|Selector164~0_combout  = (!\ADC_Master_inst|state.S_DATA_REQ~q  & \ADC_Master_inst|data_pointer [0])

	.dataa(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector164~0 .lut_mask = 16'h5050;
defparam \ADC_Master_inst|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \ADC_Master_inst|data_pointer[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|data_pointer[0]~3_combout ),
	.asdata(\ADC_Master_inst|Selector164~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|data_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|data_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|Add3~2 (
// Equation(s):
// \ADC_Master_inst|Add3~2_combout  = \ADC_Master_inst|data_pointer [0] $ (\ADC_Master_inst|data_pointer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(\ADC_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Add3~2 .lut_mask = 16'h0FF0;
defparam \ADC_Master_inst|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|data_pointer~5 (
// Equation(s):
// \ADC_Master_inst|data_pointer~5_combout  = (\ADC_Master_inst|data_pointer [1] & (((\ADC_Master_inst|data_pointer [3]) # (!\ADC_Master_inst|data_pointer [0])) # (!\ADC_Master_inst|data_pointer [2])))

	.dataa(\ADC_Master_inst|data_pointer [2]),
	.datab(\ADC_Master_inst|data_pointer [1]),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(\ADC_Master_inst|data_pointer [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_pointer~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer~5 .lut_mask = 16'hCC4C;
defparam \ADC_Master_inst|data_pointer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|data_pointer[1]~2 (
// Equation(s):
// \ADC_Master_inst|data_pointer[1]~2_combout  = (\ADC_Master_inst|i2c_comm|busy~q  & (\ADC_Master_inst|Add3~2_combout )) # (!\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|data_pointer~5_combout )))

	.dataa(\ADC_Master_inst|Add3~2_combout ),
	.datab(\ADC_Master_inst|data_pointer~5_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|i2c_comm|busy~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_pointer[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[1]~2 .lut_mask = 16'hAACC;
defparam \ADC_Master_inst|data_pointer[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector163~0 (
// Equation(s):
// \ADC_Master_inst|Selector163~0_combout  = (!\ADC_Master_inst|state.S_DATA_REQ~q  & \ADC_Master_inst|data_pointer [1])

	.dataa(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector163~0 .lut_mask = 16'h5500;
defparam \ADC_Master_inst|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \ADC_Master_inst|data_pointer[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|data_pointer[1]~2_combout ),
	.asdata(\ADC_Master_inst|Selector163~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|data_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|data_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Add3~1 (
// Equation(s):
// \ADC_Master_inst|Add3~1_combout  = \ADC_Master_inst|data_pointer [2] $ (((\ADC_Master_inst|data_pointer [1] & \ADC_Master_inst|data_pointer [0])))

	.dataa(\ADC_Master_inst|data_pointer [2]),
	.datab(\ADC_Master_inst|data_pointer [1]),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Add3~1 .lut_mask = 16'h6A6A;
defparam \ADC_Master_inst|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|data_pointer~4 (
// Equation(s):
// \ADC_Master_inst|data_pointer~4_combout  = (\ADC_Master_inst|data_pointer [2] & (((\ADC_Master_inst|data_pointer [3]) # (!\ADC_Master_inst|data_pointer [0])) # (!\ADC_Master_inst|data_pointer [1])))

	.dataa(\ADC_Master_inst|data_pointer [2]),
	.datab(\ADC_Master_inst|data_pointer [1]),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(\ADC_Master_inst|data_pointer [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_pointer~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer~4 .lut_mask = 16'hAA2A;
defparam \ADC_Master_inst|data_pointer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|data_pointer[2]~1 (
// Equation(s):
// \ADC_Master_inst|data_pointer[2]~1_combout  = (\ADC_Master_inst|i2c_comm|busy~q  & (\ADC_Master_inst|Add3~1_combout )) # (!\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|data_pointer~4_combout )))

	.dataa(\ADC_Master_inst|Add3~1_combout ),
	.datab(\ADC_Master_inst|data_pointer~4_combout ),
	.datac(gnd),
	.datad(\ADC_Master_inst|i2c_comm|busy~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_pointer[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[2]~1 .lut_mask = 16'hAACC;
defparam \ADC_Master_inst|data_pointer[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector162~0 (
// Equation(s):
// \ADC_Master_inst|Selector162~0_combout  = (!\ADC_Master_inst|state.S_DATA_REQ~q  & \ADC_Master_inst|data_pointer [2])

	.dataa(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|data_pointer [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector162~0 .lut_mask = 16'h5050;
defparam \ADC_Master_inst|Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \ADC_Master_inst|data_pointer[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|data_pointer[2]~1_combout ),
	.asdata(\ADC_Master_inst|Selector162~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|data_pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|data_pointer[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|data_pointer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|Equal1~0 (
// Equation(s):
// \ADC_Master_inst|Equal1~0_combout  = (((\ADC_Master_inst|data_pointer [3]) # (!\ADC_Master_inst|data_pointer [0])) # (!\ADC_Master_inst|data_pointer [1])) # (!\ADC_Master_inst|data_pointer [2])

	.dataa(\ADC_Master_inst|data_pointer [2]),
	.datab(\ADC_Master_inst|data_pointer [1]),
	.datac(\ADC_Master_inst|data_pointer [0]),
	.datad(\ADC_Master_inst|data_pointer [3]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Equal1~0 .lut_mask = 16'hFF7F;
defparam \ADC_Master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector141~0 (
// Equation(s):
// \ADC_Master_inst|Selector141~0_combout  = (!\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|state.S_UPDATE_DATA~q ) # ((\ADC_Master_inst|state.S_PUSH_DATA~q  & \ADC_Master_inst|Equal1~0_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|busy~q ),
	.datab(\ADC_Master_inst|state.S_UPDATE_DATA~q ),
	.datac(\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.datad(\ADC_Master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector141~0 .lut_mask = 16'h5444;
defparam \ADC_Master_inst|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \ADC_Master_inst|state.S_PUSH_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector141~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|state.S_PUSH_DATA .is_wysiwyg = "true";
defparam \ADC_Master_inst|state.S_PUSH_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector138~0 (
// Equation(s):
// \ADC_Master_inst|Selector138~0_combout  = (\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|state.S_WAIT_WR_DONE~q ) # ((\ADC_Master_inst|state.S_DATA_REQ~q  & !\ADC_Master_inst|data_req [1])))) # (!\ADC_Master_inst|i2c_comm|busy~q  & 
// (\ADC_Master_inst|state.S_DATA_REQ~q  & ((!\ADC_Master_inst|data_req [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|busy~q ),
	.datab(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datac(\ADC_Master_inst|state.S_WAIT_WR_DONE~q ),
	.datad(\ADC_Master_inst|data_req [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector138~0 .lut_mask = 16'hA0EC;
defparam \ADC_Master_inst|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \ADC_Master_inst|state.S_WAIT_WR_DONE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector138~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|state.S_WAIT_WR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|state.S_WAIT_WR_DONE .is_wysiwyg = "true";
defparam \ADC_Master_inst|state.S_WAIT_WR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector137~0 (
// Equation(s):
// \ADC_Master_inst|Selector137~0_combout  = (!\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|state.S_WAIT_WR_DONE~q ) # ((\ADC_Master_inst|state.S_PUSH_DATA~q  & !\ADC_Master_inst|Equal1~0_combout ))))

	.dataa(\ADC_Master_inst|state.S_PUSH_DATA~q ),
	.datab(\ADC_Master_inst|Equal1~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|busy~q ),
	.datad(\ADC_Master_inst|state.S_WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector137~0 .lut_mask = 16'h0F02;
defparam \ADC_Master_inst|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector137~1 (
// Equation(s):
// \ADC_Master_inst|Selector137~1_combout  = (\ADC_Master_inst|Selector137~0_combout ) # ((\ADC_Master_inst|state.S_CONFIG_ADC~q  & !\ADC_Master_inst|Mux34~0_combout ))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|Selector137~0_combout ),
	.datac(\ADC_Master_inst|Mux34~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector137~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector137~1 .lut_mask = 16'hCECE;
defparam \ADC_Master_inst|Selector137~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \ADC_Master_inst|state.S_DATA_REQ (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector137~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|state.S_DATA_REQ .is_wysiwyg = "true";
defparam \ADC_Master_inst|state.S_DATA_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector142~0 (
// Equation(s):
// \ADC_Master_inst|Selector142~0_combout  = (\ADC_Master_inst|i2c_ena~q ) # ((\ADC_Master_inst|state.S_DATA_REQ~q  & (!\ADC_Master_inst|data_req [1])) # (!\ADC_Master_inst|state.S_DATA_REQ~q  & ((\ADC_Master_inst|state.S_GET_DATA~q ))))

	.dataa(\ADC_Master_inst|data_req [1]),
	.datab(\ADC_Master_inst|state.S_GET_DATA~q ),
	.datac(\ADC_Master_inst|i2c_ena~q ),
	.datad(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector142~0 .lut_mask = 16'hF5FC;
defparam \ADC_Master_inst|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector142~1 (
// Equation(s):
// \ADC_Master_inst|Selector142~1_combout  = (\ADC_Master_inst|state.S_CONFIG_ADC~q  & (\ADC_Master_inst|Mux34~0_combout  & (\ADC_Master_inst|i2c_ena~q ))) # (!\ADC_Master_inst|state.S_CONFIG_ADC~q  & ((\ADC_Master_inst|Selector142~0_combout ) # 
// ((\ADC_Master_inst|Mux34~0_combout  & \ADC_Master_inst|i2c_ena~q ))))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|Mux34~0_combout ),
	.datac(\ADC_Master_inst|i2c_ena~q ),
	.datad(\ADC_Master_inst|Selector142~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector142~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector142~1 .lut_mask = 16'hD5C0;
defparam \ADC_Master_inst|Selector142~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10_combout ))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~10_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~40_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[28]~55_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50 .lut_mask = 16'hFACA;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[26]~42_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~6_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49 .lut_mask = 16'hEEF0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48 (
// Equation(s):
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout )))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~43_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~4_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48 .lut_mask = 16'hEEF0;
defparam \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux0~0 (
// Equation(s):
// \ADC_Master_inst|Mux0~0_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49_combout ) # ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48_combout ) # 
// ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux0~0 .lut_mask = 16'hFEFC;
defparam \ADC_Master_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector142~2 (
// Equation(s):
// \ADC_Master_inst|Selector142~2_combout  = (\ADC_Master_inst|state.S_CONFIG_ADC~q  & (\ADC_Master_inst|Mux34~0_combout  & (!\ADC_Master_inst|i2c_addr[4]~2_combout  & !\ADC_Master_inst|Mux0~0_combout )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|Mux34~0_combout ),
	.datac(\ADC_Master_inst|i2c_addr[4]~2_combout ),
	.datad(\ADC_Master_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector142~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector142~2 .lut_mask = 16'h0008;
defparam \ADC_Master_inst|Selector142~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector142~3 (
// Equation(s):
// \ADC_Master_inst|Selector142~3_combout  = (\ADC_Master_inst|Selector142~1_combout ) # ((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout  & (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout  & 
// \ADC_Master_inst|Selector142~2_combout )))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout ),
	.datab(\ADC_Master_inst|Selector142~1_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout ),
	.datad(\ADC_Master_inst|Selector142~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector142~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector142~3 .lut_mask = 16'hCDCC;
defparam \ADC_Master_inst|Selector142~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \ADC_Master_inst|i2c_ena (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector142~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_ena .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector17~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector17~0_combout  = (!\ADC_Master_inst|i2c_comm|state.stop~q  & ((\ADC_Master_inst|i2c_ena~q ) # (\ADC_Master_inst|i2c_comm|state.ready~q )))

	.dataa(\ADC_Master_inst|i2c_ena~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|state.ready~q ),
	.datad(\ADC_Master_inst|i2c_comm|state.stop~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector17~0 .lut_mask = 16'h00FA;
defparam \ADC_Master_inst|i2c_comm|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N19
dffeas \ADC_Master_inst|i2c_comm|state.ready (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.ready .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|process_1~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|process_1~1_combout  = (\ADC_Master_inst|i2c_rw~q  $ (\ADC_Master_inst|i2c_comm|addr_rw [0])) # (!\ADC_Master_inst|i2c_ena~q )

	.dataa(\ADC_Master_inst|i2c_ena~q ),
	.datab(\ADC_Master_inst|i2c_rw~q ),
	.datac(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|process_1~1 .lut_mask = 16'h7D7D;
defparam \ADC_Master_inst|i2c_comm|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector21~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector21~0_combout  = (\ADC_Master_inst|i2c_comm|state.slv_ack1~q  & ((\ADC_Master_inst|i2c_comm|addr_rw [0]) # ((!\ADC_Master_inst|i2c_comm|Equal1~0_combout  & \ADC_Master_inst|i2c_comm|state.rd~q )))) # 
// (!\ADC_Master_inst|i2c_comm|state.slv_ack1~q  & (!\ADC_Master_inst|i2c_comm|Equal1~0_combout  & ((\ADC_Master_inst|i2c_comm|state.rd~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|state.slv_ack1~q ),
	.datab(\ADC_Master_inst|i2c_comm|Equal1~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datad(\ADC_Master_inst|i2c_comm|state.rd~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector21~0 .lut_mask = 16'hB3A0;
defparam \ADC_Master_inst|i2c_comm|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector21~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector21~1_combout  = (\ADC_Master_inst|i2c_comm|Selector21~0_combout ) # ((!\ADC_Master_inst|i2c_comm|process_1~1_combout  & \ADC_Master_inst|i2c_comm|state.mstr_ack~q ))

	.dataa(\ADC_Master_inst|i2c_comm|process_1~1_combout ),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|state.mstr_ack~q ),
	.datad(\ADC_Master_inst|i2c_comm|Selector21~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector21~1 .lut_mask = 16'hFF50;
defparam \ADC_Master_inst|i2c_comm|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N13
dffeas \ADC_Master_inst|i2c_comm|state.rd (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_comm|Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.rd .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|state~14 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|state~14_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [1] & (\ADC_Master_inst|i2c_comm|bit_cnt [2] & (\ADC_Master_inst|i2c_comm|state.rd~q  & \ADC_Master_inst|i2c_comm|bit_cnt [0])))

	.dataa(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datac(\ADC_Master_inst|i2c_comm|state.rd~q ),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state~14 .lut_mask = 16'h8000;
defparam \ADC_Master_inst|i2c_comm|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \ADC_Master_inst|i2c_comm|state.mstr_ack (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.mstr_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.mstr_ack .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.mstr_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector18~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector18~0_combout  = (\ADC_Master_inst|i2c_comm|state.mstr_ack~q  & (\ADC_Master_inst|i2c_rw~q  $ ((\ADC_Master_inst|i2c_comm|addr_rw [0])))) # (!\ADC_Master_inst|i2c_comm|state.mstr_ack~q  & 
// (\ADC_Master_inst|i2c_comm|state.slv_ack2~q  & (\ADC_Master_inst|i2c_rw~q  $ (\ADC_Master_inst|i2c_comm|addr_rw [0]))))

	.dataa(\ADC_Master_inst|i2c_comm|state.mstr_ack~q ),
	.datab(\ADC_Master_inst|i2c_rw~q ),
	.datac(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datad(\ADC_Master_inst|i2c_comm|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector18~0 .lut_mask = 16'h3C28;
defparam \ADC_Master_inst|i2c_comm|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector18~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector18~1_combout  = (\ADC_Master_inst|i2c_ena~q  & ((\ADC_Master_inst|i2c_comm|Selector18~0_combout ) # (!\ADC_Master_inst|i2c_comm|state.ready~q )))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|state.ready~q ),
	.datac(\ADC_Master_inst|i2c_ena~q ),
	.datad(\ADC_Master_inst|i2c_comm|Selector18~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector18~1 .lut_mask = 16'hF030;
defparam \ADC_Master_inst|i2c_comm|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N17
dffeas \ADC_Master_inst|i2c_comm|state.start (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.start .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector19~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector19~0_combout  = (\ADC_Master_inst|i2c_comm|state.start~q ) # ((!\ADC_Master_inst|i2c_comm|Equal1~0_combout  & \ADC_Master_inst|i2c_comm|state.command~q ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Equal1~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|state.command~q ),
	.datad(\ADC_Master_inst|i2c_comm|state.start~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector19~0 .lut_mask = 16'hFF30;
defparam \ADC_Master_inst|i2c_comm|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \ADC_Master_inst|i2c_comm|state.command (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.command .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|state~15 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|state~15_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & (\ADC_Master_inst|i2c_comm|bit_cnt [2] & (\ADC_Master_inst|i2c_comm|bit_cnt [1] & \ADC_Master_inst|i2c_comm|state.command~q )))

	.dataa(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.datad(\ADC_Master_inst|i2c_comm|state.command~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state~15 .lut_mask = 16'h8000;
defparam \ADC_Master_inst|i2c_comm|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \ADC_Master_inst|i2c_comm|state.slv_ack1 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.slv_ack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.slv_ack1 .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.slv_ack1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector0~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector0~0_combout  = (\ADC_Master_inst|i2c_comm|busy~q  & ((\ADC_Master_inst|i2c_comm|Selector22~0_combout ) # ((\ADC_Master_inst|i2c_comm|state.slv_ack1~q ) # (\ADC_Master_inst|i2c_comm|state.command~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|Selector22~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|state.slv_ack1~q ),
	.datac(\ADC_Master_inst|i2c_comm|busy~q ),
	.datad(\ADC_Master_inst|i2c_comm|state.command~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector0~0 .lut_mask = 16'hF0E0;
defparam \ADC_Master_inst|i2c_comm|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector0~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector0~1_combout  = (\ADC_Master_inst|i2c_comm|state.start~q ) # ((\ADC_Master_inst|i2c_comm|state.wr~q ) # ((\ADC_Master_inst|i2c_ena~q  & !\ADC_Master_inst|i2c_comm|state.ready~q )))

	.dataa(\ADC_Master_inst|i2c_comm|state.start~q ),
	.datab(\ADC_Master_inst|i2c_comm|state.wr~q ),
	.datac(\ADC_Master_inst|i2c_ena~q ),
	.datad(\ADC_Master_inst|i2c_comm|state.ready~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector0~1 .lut_mask = 16'hEEFE;
defparam \ADC_Master_inst|i2c_comm|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector0~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector0~2_combout  = (\ADC_Master_inst|i2c_comm|Selector0~0_combout ) # ((\ADC_Master_inst|i2c_comm|state.rd~q ) # (\ADC_Master_inst|i2c_comm|Selector0~1_combout ))

	.dataa(\ADC_Master_inst|i2c_comm|Selector0~0_combout ),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|state.rd~q ),
	.datad(\ADC_Master_inst|i2c_comm|Selector0~1_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector0~2 .lut_mask = 16'hFFFA;
defparam \ADC_Master_inst|i2c_comm|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \ADC_Master_inst|i2c_comm|busy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|busy .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector160~0 (
// Equation(s):
// \ADC_Master_inst|Selector160~0_combout  = (\ADC_Master_inst|state.S_WAIT_WR_DONE~q  & (\ADC_Master_inst|i2c_comm|busy~q  $ (!\ADC_Master_inst|data_req [0])))

	.dataa(\ADC_Master_inst|i2c_comm|busy~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|data_req [0]),
	.datad(\ADC_Master_inst|state.S_WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector160~0 .lut_mask = 16'hA500;
defparam \ADC_Master_inst|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|data_req[0]~0 (
// Equation(s):
// \ADC_Master_inst|data_req[0]~0_combout  = (\ADC_Master_inst|state.S_CONFIG_ADC~q  & (!\ADC_Master_inst|Mux34~0_combout )) # (!\ADC_Master_inst|state.S_CONFIG_ADC~q  & ((\ADC_Master_inst|state.S_WAIT_WR_DONE~q )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mux34~0_combout ),
	.datad(\ADC_Master_inst|state.S_WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|data_req[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|data_req[0]~0 .lut_mask = 16'h5F0A;
defparam \ADC_Master_inst|data_req[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \ADC_Master_inst|data_req[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector160~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|data_req[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|data_req [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|data_req[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|data_req[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector159~0 (
// Equation(s):
// \ADC_Master_inst|Selector159~0_combout  = (\ADC_Master_inst|state.S_WAIT_WR_DONE~q  & (\ADC_Master_inst|data_req [1] $ (((!\ADC_Master_inst|i2c_comm|busy~q  & \ADC_Master_inst|data_req [0])))))

	.dataa(\ADC_Master_inst|i2c_comm|busy~q ),
	.datab(\ADC_Master_inst|data_req [0]),
	.datac(\ADC_Master_inst|data_req [1]),
	.datad(\ADC_Master_inst|state.S_WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector159~0 .lut_mask = 16'hB400;
defparam \ADC_Master_inst|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \ADC_Master_inst|data_req[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector159~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|data_req[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|data_req [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|data_req[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|data_req[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_addr[4]~2 (
// Equation(s):
// \ADC_Master_inst|i2c_addr[4]~2_combout  = (\ADC_Master_inst|data_req [1] & \ADC_Master_inst|state.S_DATA_REQ~q )

	.dataa(\ADC_Master_inst|data_req [1]),
	.datab(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_addr[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_addr[4]~2 .lut_mask = 16'h8888;
defparam \ADC_Master_inst|i2c_addr[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \ADC_Master_inst|state.S_GET_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_addr[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|state.S_GET_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|state.S_GET_DATA .is_wysiwyg = "true";
defparam \ADC_Master_inst|state.S_GET_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_addr[4]~3 (
// Equation(s):
// \ADC_Master_inst|i2c_addr[4]~3_combout  = (\ADC_Master_inst|state.S_CONFIG_ADC~q  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout ) # (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_addr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_addr[4]~3 .lut_mask = 16'hAAA0;
defparam \ADC_Master_inst|i2c_addr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_addr[4]~4 (
// Equation(s):
// \ADC_Master_inst|i2c_addr[4]~4_combout  = (\ADC_Master_inst|state.S_DATA_REQ~q  & (((\ADC_Master_inst|data_req [1])))) # (!\ADC_Master_inst|state.S_DATA_REQ~q  & (!\ADC_Master_inst|state.S_GET_DATA~q  & ((!\ADC_Master_inst|state.S_CONFIG_ADC~q ))))

	.dataa(\ADC_Master_inst|state.S_GET_DATA~q ),
	.datab(\ADC_Master_inst|data_req [1]),
	.datac(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datad(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_addr[4]~4 .lut_mask = 16'hCC05;
defparam \ADC_Master_inst|i2c_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_addr[4]~5 (
// Equation(s):
// \ADC_Master_inst|i2c_addr[4]~5_combout  = (\ADC_Master_inst|i2c_addr[4]~4_combout ) # ((\ADC_Master_inst|state.S_CONFIG_ADC~q  & (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout  & 
// \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|i2c_addr[4]~4_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_addr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_addr[4]~5 .lut_mask = 16'hECCC;
defparam \ADC_Master_inst|i2c_addr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_addr[4]~6 (
// Equation(s):
// \ADC_Master_inst|i2c_addr[4]~6_combout  = (\ADC_Master_inst|i2c_addr[4]~5_combout ) # ((\ADC_Master_inst|state.S_CONFIG_ADC~q  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48_combout ) # 
// (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49_combout ))))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[32]~48_combout ),
	.datab(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[33]~49_combout ),
	.datad(\ADC_Master_inst|i2c_addr[4]~5_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_addr[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_addr[4]~6 .lut_mask = 16'hFFC8;
defparam \ADC_Master_inst|i2c_addr[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_rw~0 (
// Equation(s):
// \ADC_Master_inst|i2c_rw~0_combout  = (\ADC_Master_inst|i2c_addr[4]~3_combout  & (((\ADC_Master_inst|i2c_rw~q )))) # (!\ADC_Master_inst|i2c_addr[4]~3_combout  & ((\ADC_Master_inst|i2c_addr[4]~6_combout  & ((\ADC_Master_inst|i2c_rw~q ))) # 
// (!\ADC_Master_inst|i2c_addr[4]~6_combout  & (\ADC_Master_inst|state.S_GET_DATA~q ))))

	.dataa(\ADC_Master_inst|state.S_GET_DATA~q ),
	.datab(\ADC_Master_inst|i2c_addr[4]~3_combout ),
	.datac(\ADC_Master_inst|i2c_rw~q ),
	.datad(\ADC_Master_inst|i2c_addr[4]~6_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_rw~0 .lut_mask = 16'hF0E2;
defparam \ADC_Master_inst|i2c_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \ADC_Master_inst|i2c_rw (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_rw~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_rw .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_rw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|addr_rw[0]~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|addr_rw[0]~2_combout  = (\ADC_Master_inst|i2c_ena~q  & ((\ADC_Master_inst|i2c_comm|state.mstr_ack~q ) # ((\ADC_Master_inst|i2c_comm|state.slv_ack2~q ) # (!\ADC_Master_inst|i2c_comm|state.ready~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|state.mstr_ack~q ),
	.datab(\ADC_Master_inst|i2c_comm|state.slv_ack2~q ),
	.datac(\ADC_Master_inst|i2c_ena~q ),
	.datad(\ADC_Master_inst|i2c_comm|state.ready~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|addr_rw[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|addr_rw[0]~2 .lut_mask = 16'hE0F0;
defparam \ADC_Master_inst|i2c_comm|addr_rw[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|addr_rw[0]~3 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout  = (!\ADC_Master_inst|i2c_comm|data_clk_prev~q  & (\ADC_Master_inst|i2c_comm|addr_rw[0]~2_combout  & \ADC_Master_inst|i2c_comm|data_clk~q ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|data_clk_prev~q ),
	.datac(\ADC_Master_inst|i2c_comm|addr_rw[0]~2_combout ),
	.datad(\ADC_Master_inst|i2c_comm|data_clk~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|addr_rw[0]~3 .lut_mask = 16'h3000;
defparam \ADC_Master_inst|i2c_comm|addr_rw[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N21
dffeas \ADC_Master_inst|i2c_comm|addr_rw[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_rw~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|addr_rw[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|addr_rw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector20~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector20~0_combout  = (\ADC_Master_inst|i2c_comm|addr_rw [0] & (\ADC_Master_inst|i2c_comm|state.wr~q  & ((!\ADC_Master_inst|i2c_comm|Equal1~0_combout )))) # (!\ADC_Master_inst|i2c_comm|addr_rw [0] & 
// ((\ADC_Master_inst|i2c_comm|state.slv_ack1~q ) # ((\ADC_Master_inst|i2c_comm|state.wr~q  & !\ADC_Master_inst|i2c_comm|Equal1~0_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datab(\ADC_Master_inst|i2c_comm|state.wr~q ),
	.datac(\ADC_Master_inst|i2c_comm|state.slv_ack1~q ),
	.datad(\ADC_Master_inst|i2c_comm|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector20~0 .lut_mask = 16'h50DC;
defparam \ADC_Master_inst|i2c_comm|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector20~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector20~1_combout  = (\ADC_Master_inst|i2c_comm|Selector20~0_combout ) # ((!\ADC_Master_inst|i2c_comm|process_1~1_combout  & \ADC_Master_inst|i2c_comm|state.slv_ack2~q ))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|Selector20~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|process_1~1_combout ),
	.datad(\ADC_Master_inst|i2c_comm|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector20~1 .lut_mask = 16'hCFCC;
defparam \ADC_Master_inst|i2c_comm|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N29
dffeas \ADC_Master_inst|i2c_comm|state.wr (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.wr .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|bit_cnt[2]~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|bit_cnt[2]~0_combout  = (\ADC_Master_inst|i2c_comm|process_1~0_combout  & ((\ADC_Master_inst|i2c_comm|state.wr~q ) # ((\ADC_Master_inst|i2c_comm|state.rd~q ) # (\ADC_Master_inst|i2c_comm|state.command~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|state.wr~q ),
	.datac(\ADC_Master_inst|i2c_comm|state.rd~q ),
	.datad(\ADC_Master_inst|i2c_comm|state.command~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|bit_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|bit_cnt[2]~0 .lut_mask = 16'hAAA8;
defparam \ADC_Master_inst|i2c_comm|bit_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \ADC_Master_inst|i2c_comm|bit_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|bit_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|bit_cnt[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector25~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector25~0_combout  = \ADC_Master_inst|i2c_comm|bit_cnt [0] $ (\ADC_Master_inst|i2c_comm|bit_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector25~0 .lut_mask = 16'h0FF0;
defparam \ADC_Master_inst|i2c_comm|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \ADC_Master_inst|i2c_comm|bit_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_comm|Selector25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|bit_cnt[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|state~13 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|state~13_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [1] & (\ADC_Master_inst|i2c_comm|state.wr~q  & (\ADC_Master_inst|i2c_comm|bit_cnt [2] & \ADC_Master_inst|i2c_comm|bit_cnt [0])))

	.dataa(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.datab(\ADC_Master_inst|i2c_comm|state.wr~q ),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state~13 .lut_mask = 16'h8000;
defparam \ADC_Master_inst|i2c_comm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \ADC_Master_inst|i2c_comm|state.slv_ack2 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.slv_ack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.slv_ack2 .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.slv_ack2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector22~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector22~0_combout  = (!\ADC_Master_inst|i2c_ena~q  & ((\ADC_Master_inst|i2c_comm|state.slv_ack2~q ) # (\ADC_Master_inst|i2c_comm|state.mstr_ack~q )))

	.dataa(gnd),
	.datab(\ADC_Master_inst|i2c_comm|state.slv_ack2~q ),
	.datac(\ADC_Master_inst|i2c_ena~q ),
	.datad(\ADC_Master_inst|i2c_comm|state.mstr_ack~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector22~0 .lut_mask = 16'h0F0C;
defparam \ADC_Master_inst|i2c_comm|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N7
dffeas \ADC_Master_inst|i2c_comm|state.stop (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|state.stop .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|state.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|scl_ena~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|scl_ena~0_combout  = (\ADC_Master_inst|i2c_comm|scl_ena~q  & (((\ADC_Master_inst|i2c_comm|data_clk~q ) # (!\ADC_Master_inst|i2c_comm|state.stop~q )) # (!\ADC_Master_inst|i2c_comm|data_clk_prev~q )))

	.dataa(\ADC_Master_inst|i2c_comm|scl_ena~q ),
	.datab(\ADC_Master_inst|i2c_comm|data_clk_prev~q ),
	.datac(\ADC_Master_inst|i2c_comm|state.stop~q ),
	.datad(\ADC_Master_inst|i2c_comm|data_clk~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|scl_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|scl_ena~0 .lut_mask = 16'hAA2A;
defparam \ADC_Master_inst|i2c_comm|scl_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|scl_ena~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|scl_ena~1_combout  = (\ADC_Master_inst|i2c_comm|scl_ena~0_combout ) # ((\ADC_Master_inst|i2c_comm|data_clk_prev~q  & (\ADC_Master_inst|i2c_comm|state.start~q  & !\ADC_Master_inst|i2c_comm|data_clk~q )))

	.dataa(\ADC_Master_inst|i2c_comm|scl_ena~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|data_clk_prev~q ),
	.datac(\ADC_Master_inst|i2c_comm|state.start~q ),
	.datad(\ADC_Master_inst|i2c_comm|data_clk~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|scl_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|scl_ena~1 .lut_mask = 16'hAAEA;
defparam \ADC_Master_inst|i2c_comm|scl_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N5
dffeas \ADC_Master_inst|i2c_comm|scl_ena (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|scl_ena~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|scl_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|scl_ena .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|scl_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|scl_clk~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|scl_clk~0_combout  = (\ADC_Master_inst|i2c_comm|LessThan1~2_combout  & \ADC_Master_inst|i2c_comm|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|i2c_comm|LessThan1~2_combout ),
	.datad(\ADC_Master_inst|i2c_comm|process_0~3_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|scl_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|scl_clk~0 .lut_mask = 16'hF000;
defparam \ADC_Master_inst|i2c_comm|scl_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N21
dffeas \ADC_Master_inst|i2c_comm|scl_clk (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|scl_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|scl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|scl_clk .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|scl_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|scl~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|scl~1_combout  = (\ADC_Master_inst|i2c_comm|scl_clk~q ) # (!\ADC_Master_inst|i2c_comm|scl_ena~q )

	.dataa(\ADC_Master_inst|i2c_comm|scl_ena~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC_Master_inst|i2c_comm|scl_clk~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|scl~1 .lut_mask = 16'hFF55;
defparam \ADC_Master_inst|i2c_comm|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~3 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~3_combout  = (\ADC_Master_inst|i2c_comm|state.rd~q  & ((\ADC_Master_inst|i2c_rw~q  $ (\ADC_Master_inst|i2c_comm|addr_rw [0])) # (!\ADC_Master_inst|i2c_ena~q )))

	.dataa(\ADC_Master_inst|i2c_ena~q ),
	.datab(\ADC_Master_inst|i2c_rw~q ),
	.datac(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datad(\ADC_Master_inst|i2c_comm|state.rd~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~3 .lut_mask = 16'h7D00;
defparam \ADC_Master_inst|i2c_comm|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~4 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~4_combout  = (\ADC_Master_inst|i2c_comm|Equal1~0_combout  & ((\ADC_Master_inst|i2c_comm|state.command~q ) # ((\ADC_Master_inst|i2c_comm|Selector23~3_combout ) # (\ADC_Master_inst|i2c_comm|state.wr~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|state.command~q ),
	.datab(\ADC_Master_inst|i2c_comm|Equal1~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Selector23~3_combout ),
	.datad(\ADC_Master_inst|i2c_comm|state.wr~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~4 .lut_mask = 16'hCCC8;
defparam \ADC_Master_inst|i2c_comm|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[7]~8 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[7]~8_combout  = (\ADC_Master_inst|state.S_DATA_REQ~q  & ((\ADC_Master_inst|data_req [1] & ((\ADC_Master_inst|i2c_data_wr [7]))) # (!\ADC_Master_inst|data_req [1] & (\ADC_Master_inst|data_req [0]))))

	.dataa(\ADC_Master_inst|data_req [0]),
	.datab(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datac(\ADC_Master_inst|data_req [1]),
	.datad(\ADC_Master_inst|i2c_data_wr [7]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[7]~8 .lut_mask = 16'hC808;
defparam \ADC_Master_inst|i2c_data_wr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_addr[4]~7 (
// Equation(s):
// \ADC_Master_inst|i2c_addr[4]~7_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & (\ADC_Master_inst|busy_cnt [0])) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout  & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0_combout )))))

	.dataa(\ADC_Master_inst|busy_cnt [0]),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~0_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_addr[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_addr[4]~7 .lut_mask = 16'hA0C0;
defparam \ADC_Master_inst|i2c_addr[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[7]~5 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[7]~5_combout  = (!\ADC_Master_inst|state.S_DATA_REQ~q  & (((\ADC_Master_inst|i2c_addr[4]~7_combout ) # (!\ADC_Master_inst|Equal0~3_combout )) # (!\ADC_Master_inst|state.S_CONFIG_ADC~q )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datac(\ADC_Master_inst|Equal0~3_combout ),
	.datad(\ADC_Master_inst|i2c_addr[4]~7_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[7]~5 .lut_mask = 16'h3313;
defparam \ADC_Master_inst|i2c_data_wr[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux23~0 (
// Equation(s):
// \ADC_Master_inst|Mux23~0_combout  = (!\ADC_Master_inst|reg_cnt [2] & (\ADC_Master_inst|reg_cnt [0] & \ADC_Master_inst|reg_cnt [1]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [2]),
	.datac(\ADC_Master_inst|reg_cnt [0]),
	.datad(\ADC_Master_inst|reg_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux23~0 .lut_mask = 16'h3000;
defparam \ADC_Master_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|reg_addr[1]~1 (
// Equation(s):
// \ADC_Master_inst|reg_addr[1]~1_combout  = (\ADC_Master_inst|reg_addr[1]~0_combout  & (\ADC_Master_inst|state.S_CONFIG_ADC~q  & ((!\ADC_Master_inst|reg_cnt [2]) # (!\ADC_Master_inst|reg_cnt [1]))))

	.dataa(\ADC_Master_inst|reg_addr[1]~0_combout ),
	.datab(\ADC_Master_inst|reg_cnt [1]),
	.datac(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datad(\ADC_Master_inst|reg_cnt [2]),
	.cin(gnd),
	.combout(\ADC_Master_inst|reg_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|reg_addr[1]~1 .lut_mask = 16'h20A0;
defparam \ADC_Master_inst|reg_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \ADC_Master_inst|reg_addr[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|reg_addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_addr[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector151~0 (
// Equation(s):
// \ADC_Master_inst|Selector151~0_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & (\ADC_Master_inst|reg_addr [1] & \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ))

	.dataa(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datab(\ADC_Master_inst|reg_addr [1]),
	.datac(gnd),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector151~0 .lut_mask = 16'h4400;
defparam \ADC_Master_inst|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[7]~7 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[7]~7_combout  = (\ADC_Master_inst|state.S_CONFIG_ADC~q  & (!\ADC_Master_inst|state.S_DATA_REQ~q  & (\ADC_Master_inst|Equal0~3_combout  & \ADC_Master_inst|Selector151~0_combout )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datac(\ADC_Master_inst|Equal0~3_combout ),
	.datad(\ADC_Master_inst|Selector151~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[7]~7 .lut_mask = 16'h2000;
defparam \ADC_Master_inst|i2c_data_wr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[7]~9 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[7]~9_combout  = (\ADC_Master_inst|i2c_data_wr[7]~8_combout ) # ((\ADC_Master_inst|i2c_data_wr[7]~7_combout ) # ((\ADC_Master_inst|i2c_data_wr[7]~5_combout  & \ADC_Master_inst|i2c_data_wr [7])))

	.dataa(\ADC_Master_inst|i2c_data_wr[7]~8_combout ),
	.datab(\ADC_Master_inst|i2c_data_wr[7]~5_combout ),
	.datac(\ADC_Master_inst|i2c_data_wr [7]),
	.datad(\ADC_Master_inst|i2c_data_wr[7]~7_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[7]~9 .lut_mask = 16'hFFEA;
defparam \ADC_Master_inst|i2c_data_wr[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \ADC_Master_inst|i2c_data_wr[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_data_wr[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[7] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[6]~feeder (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[6]~feeder_combout  = \ADC_Master_inst|Selector151~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|Selector151~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[6]~feeder .lut_mask = 16'hF0F0;
defparam \ADC_Master_inst|i2c_data_wr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[2]~0 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[2]~0_combout  = (!\ADC_Master_inst|data_req [1] & \ADC_Master_inst|state.S_DATA_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC_Master_inst|data_req [1]),
	.datad(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[2]~0 .lut_mask = 16'h0F00;
defparam \ADC_Master_inst|i2c_data_wr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[2]~1 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[2]~1_combout  = (\ADC_Master_inst|i2c_data_wr[2]~0_combout ) # ((\ADC_Master_inst|state.S_CONFIG_ADC~q  & (\ADC_Master_inst|Equal0~3_combout  & !\ADC_Master_inst|i2c_addr[4]~7_combout )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|Equal0~3_combout ),
	.datac(\ADC_Master_inst|i2c_data_wr[2]~0_combout ),
	.datad(\ADC_Master_inst|i2c_addr[4]~7_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[2]~1 .lut_mask = 16'hF0F8;
defparam \ADC_Master_inst|i2c_data_wr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \ADC_Master_inst|i2c_data_wr[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_data_wr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_data_wr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[6] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux22~0 (
// Equation(s):
// \ADC_Master_inst|Mux22~0_combout  = (!\ADC_Master_inst|reg_cnt [2] & (\ADC_Master_inst|reg_cnt [0] $ (\ADC_Master_inst|reg_cnt [1])))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [2]),
	.datac(\ADC_Master_inst|reg_cnt [0]),
	.datad(\ADC_Master_inst|reg_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux22~0 .lut_mask = 16'h0330;
defparam \ADC_Master_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \ADC_Master_inst|reg_addr[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|reg_addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_addr[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux28~0 (
// Equation(s):
// \ADC_Master_inst|Mux28~0_combout  = (\ADC_Master_inst|reg_cnt [0] & ((\ADC_Master_inst|reg_cnt [2]) # (\ADC_Master_inst|reg_cnt [1])))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [2]),
	.datac(\ADC_Master_inst|reg_cnt [0]),
	.datad(\ADC_Master_inst|reg_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux28~0 .lut_mask = 16'hF0C0;
defparam \ADC_Master_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \ADC_Master_inst|reg_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|reg_addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_data[4] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[4]~2 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[4]~2_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & (!\ADC_Master_inst|reg_addr [2] & ((!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout )))) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & (((\ADC_Master_inst|reg_data [4] & \ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ))))

	.dataa(\ADC_Master_inst|reg_addr [2]),
	.datab(\ADC_Master_inst|reg_data [4]),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[4]~2 .lut_mask = 16'h0C50;
defparam \ADC_Master_inst|i2c_data_wr[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[4]~3 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[4]~3_combout  = (\ADC_Master_inst|state.S_CONFIG_ADC~q  & (!\ADC_Master_inst|state.S_DATA_REQ~q  & (\ADC_Master_inst|i2c_data_wr[4]~2_combout  & \ADC_Master_inst|Equal0~3_combout )))

	.dataa(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datab(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.datac(\ADC_Master_inst|i2c_data_wr[4]~2_combout ),
	.datad(\ADC_Master_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[4]~3 .lut_mask = 16'h2000;
defparam \ADC_Master_inst|i2c_data_wr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[4]~4 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[4]~4_combout  = (\ADC_Master_inst|state.S_DATA_REQ~q  & ((\ADC_Master_inst|data_req [1] & (\ADC_Master_inst|i2c_data_wr [4])) # (!\ADC_Master_inst|data_req [1] & ((!\ADC_Master_inst|data_req [0])))))

	.dataa(\ADC_Master_inst|i2c_data_wr [4]),
	.datab(\ADC_Master_inst|data_req [1]),
	.datac(\ADC_Master_inst|data_req [0]),
	.datad(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[4]~4 .lut_mask = 16'h8B00;
defparam \ADC_Master_inst|i2c_data_wr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_data_wr[4]~6 (
// Equation(s):
// \ADC_Master_inst|i2c_data_wr[4]~6_combout  = (\ADC_Master_inst|i2c_data_wr[4]~3_combout ) # ((\ADC_Master_inst|i2c_data_wr[4]~4_combout ) # ((\ADC_Master_inst|i2c_data_wr [4] & \ADC_Master_inst|i2c_data_wr[7]~5_combout )))

	.dataa(\ADC_Master_inst|i2c_data_wr[4]~3_combout ),
	.datab(\ADC_Master_inst|i2c_data_wr[4]~4_combout ),
	.datac(\ADC_Master_inst|i2c_data_wr [4]),
	.datad(\ADC_Master_inst|i2c_data_wr[7]~5_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_data_wr[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[4]~6 .lut_mask = 16'hFEEE;
defparam \ADC_Master_inst|i2c_data_wr[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \ADC_Master_inst|i2c_data_wr[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_data_wr[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[4] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \ADC_Master_inst|i2c_data_wr[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector151~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.ena(\ADC_Master_inst|i2c_data_wr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[5] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux4~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux4~2_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & (\ADC_Master_inst|i2c_data_wr [4] & ((\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [0] & (((\ADC_Master_inst|i2c_data_wr [5]) # 
// (!\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datab(\ADC_Master_inst|i2c_data_wr [4]),
	.datac(\ADC_Master_inst|i2c_data_wr [5]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux4~2 .lut_mask = 16'hD855;
defparam \ADC_Master_inst|i2c_comm|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux4~3 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux4~3_combout  = (\ADC_Master_inst|i2c_comm|Mux4~2_combout  & ((\ADC_Master_inst|i2c_data_wr [7]) # ((\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|Mux4~2_combout  & (((\ADC_Master_inst|i2c_data_wr [6] 
// & !\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_data_wr [7]),
	.datab(\ADC_Master_inst|i2c_data_wr [6]),
	.datac(\ADC_Master_inst|i2c_comm|Mux4~2_combout ),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux4~3 .lut_mask = 16'hF0AC;
defparam \ADC_Master_inst|i2c_comm|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux32~0 (
// Equation(s):
// \ADC_Master_inst|Mux32~0_combout  = (\ADC_Master_inst|reg_cnt [2]) # ((\ADC_Master_inst|reg_cnt [0] & \ADC_Master_inst|reg_cnt [1]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [2]),
	.datac(\ADC_Master_inst|reg_cnt [0]),
	.datad(\ADC_Master_inst|reg_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux32~0 .lut_mask = 16'hFCCC;
defparam \ADC_Master_inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \ADC_Master_inst|reg_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|reg_addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_data[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux24~0 (
// Equation(s):
// \ADC_Master_inst|Mux24~0_combout  = (!\ADC_Master_inst|reg_cnt [2] & (!\ADC_Master_inst|reg_cnt [0] & \ADC_Master_inst|reg_cnt [1]))

	.dataa(gnd),
	.datab(\ADC_Master_inst|reg_cnt [2]),
	.datac(\ADC_Master_inst|reg_cnt [0]),
	.datad(\ADC_Master_inst|reg_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux24~0 .lut_mask = 16'h0300;
defparam \ADC_Master_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \ADC_Master_inst|reg_addr[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|reg_addr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|reg_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|reg_addr[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|reg_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux15~0 (
// Equation(s):
// \ADC_Master_inst|Mux15~0_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & (((\ADC_Master_inst|reg_addr [0] & !\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout )))) # 
// (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & (\ADC_Master_inst|reg_data [0] & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ))))

	.dataa(\ADC_Master_inst|reg_data [0]),
	.datab(\ADC_Master_inst|reg_addr [0]),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux15~0 .lut_mask = 16'h0AC0;
defparam \ADC_Master_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux15~1 (
// Equation(s):
// \ADC_Master_inst|Mux15~1_combout  = (\ADC_Master_inst|Equal0~3_combout  & ((\ADC_Master_inst|Mux15~0_combout ) # ((\ADC_Master_inst|i2c_addr[4]~7_combout  & \ADC_Master_inst|i2c_data_wr [0])))) # (!\ADC_Master_inst|Equal0~3_combout  & 
// (((\ADC_Master_inst|i2c_data_wr [0]))))

	.dataa(\ADC_Master_inst|Equal0~3_combout ),
	.datab(\ADC_Master_inst|i2c_addr[4]~7_combout ),
	.datac(\ADC_Master_inst|i2c_data_wr [0]),
	.datad(\ADC_Master_inst|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux15~1 .lut_mask = 16'hFAD0;
defparam \ADC_Master_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector154~0 (
// Equation(s):
// \ADC_Master_inst|Selector154~0_combout  = (\ADC_Master_inst|state.S_DATA_REQ~q  & (!\ADC_Master_inst|data_req [1])) # (!\ADC_Master_inst|state.S_DATA_REQ~q  & ((\ADC_Master_inst|state.S_CONFIG_ADC~q )))

	.dataa(gnd),
	.datab(\ADC_Master_inst|data_req [1]),
	.datac(\ADC_Master_inst|state.S_CONFIG_ADC~q ),
	.datad(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector154~0 .lut_mask = 16'h33F0;
defparam \ADC_Master_inst|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \ADC_Master_inst|i2c_data_wr[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.sload(gnd),
	.ena(\ADC_Master_inst|Selector154~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector156~0 (
// Equation(s):
// \ADC_Master_inst|Selector156~0_combout  = (\ADC_Master_inst|reg_addr [1] & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ) # (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout )))

	.dataa(\ADC_Master_inst|reg_addr [1]),
	.datab(gnd),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector156~0 .lut_mask = 16'hAAA0;
defparam \ADC_Master_inst|Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \ADC_Master_inst|i2c_data_wr[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector156~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_data_wr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux4~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux4~0_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & (\ADC_Master_inst|i2c_data_wr [0] & ((\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [0] & (((\ADC_Master_inst|i2c_data_wr [1]) # 
// (!\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_data_wr [0]),
	.datab(\ADC_Master_inst|i2c_data_wr [1]),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux4~0 .lut_mask = 16'hAC0F;
defparam \ADC_Master_inst|i2c_comm|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux12~0 (
// Equation(s):
// \ADC_Master_inst|Mux12~0_combout  = (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & ((\ADC_Master_inst|reg_addr [1]) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout )))

	.dataa(\ADC_Master_inst|reg_addr [1]),
	.datab(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux12~0 .lut_mask = 16'h0B0B;
defparam \ADC_Master_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|Mux12~1 (
// Equation(s):
// \ADC_Master_inst|Mux12~1_combout  = (\ADC_Master_inst|Equal0~3_combout  & ((\ADC_Master_inst|Mux12~0_combout ) # ((\ADC_Master_inst|i2c_addr[4]~7_combout  & \ADC_Master_inst|i2c_data_wr [3])))) # (!\ADC_Master_inst|Equal0~3_combout  & 
// (((\ADC_Master_inst|i2c_data_wr [3]))))

	.dataa(\ADC_Master_inst|Equal0~3_combout ),
	.datab(\ADC_Master_inst|i2c_addr[4]~7_combout ),
	.datac(\ADC_Master_inst|i2c_data_wr [3]),
	.datad(\ADC_Master_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Mux12~1 .lut_mask = 16'hFAD0;
defparam \ADC_Master_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \ADC_Master_inst|i2c_data_wr[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.sload(gnd),
	.ena(\ADC_Master_inst|Selector154~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[3] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|Selector155~0 (
// Equation(s):
// \ADC_Master_inst|Selector155~0_combout  = (\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & (((\ADC_Master_inst|reg_addr [2])))) # (!\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout  & 
// (\ADC_Master_inst|reg_addr [1] & ((\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ))))

	.dataa(\ADC_Master_inst|reg_addr [1]),
	.datab(\ADC_Master_inst|reg_addr [2]),
	.datac(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[30]~46_combout ),
	.datad(\ADC_Master_inst|Mod0|auto_generated|divider|divider|StageOut[31]~47_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|Selector155~0 .lut_mask = 16'hCAC0;
defparam \ADC_Master_inst|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \ADC_Master_inst|i2c_data_wr[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|Selector155~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC_Master_inst|state.S_DATA_REQ~q ),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_data_wr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_data_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_data_wr[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_data_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux4~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux4~1_combout  = (\ADC_Master_inst|i2c_comm|Mux4~0_combout  & ((\ADC_Master_inst|i2c_data_wr [3]) # ((\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|Mux4~0_combout  & (((\ADC_Master_inst|i2c_data_wr [2] 
// & !\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|Mux4~0_combout ),
	.datab(\ADC_Master_inst|i2c_data_wr [3]),
	.datac(\ADC_Master_inst|i2c_data_wr [2]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux4~1 .lut_mask = 16'hAAD8;
defparam \ADC_Master_inst|i2c_comm|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~6 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~6_combout  = (\ADC_Master_inst|i2c_comm|state.slv_ack2~q  & ((\ADC_Master_inst|i2c_comm|bit_cnt [2] & ((\ADC_Master_inst|i2c_comm|Mux4~1_combout ))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [2] & 
// (\ADC_Master_inst|i2c_comm|Mux4~3_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|Mux4~3_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Mux4~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datad(\ADC_Master_inst|i2c_comm|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~6 .lut_mask = 16'hCA00;
defparam \ADC_Master_inst|i2c_comm|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \ADC_Master_inst|i2c_comm|data_tx[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[4] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \ADC_Master_inst|i2c_comm|data_tx[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[5] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \ADC_Master_inst|i2c_comm|data_tx[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[7] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \ADC_Master_inst|i2c_comm|data_tx[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[6] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux3~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux3~2_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & (\ADC_Master_inst|i2c_comm|data_tx [7] & ((\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [0] & (((\ADC_Master_inst|i2c_comm|data_tx [6]) 
// # (\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|data_tx [7]),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [6]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux3~2 .lut_mask = 16'hBB30;
defparam \ADC_Master_inst|i2c_comm|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux3~3 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux3~3_combout  = (\ADC_Master_inst|i2c_comm|Selector25~0_combout  & ((\ADC_Master_inst|i2c_comm|Mux3~2_combout  & (\ADC_Master_inst|i2c_comm|data_tx [4])) # (!\ADC_Master_inst|i2c_comm|Mux3~2_combout  & 
// ((\ADC_Master_inst|i2c_comm|data_tx [5]))))) # (!\ADC_Master_inst|i2c_comm|Selector25~0_combout  & (((\ADC_Master_inst|i2c_comm|Mux3~2_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|data_tx [4]),
	.datab(\ADC_Master_inst|i2c_comm|Selector25~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [5]),
	.datad(\ADC_Master_inst|i2c_comm|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux3~3 .lut_mask = 16'hBBC0;
defparam \ADC_Master_inst|i2c_comm|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \ADC_Master_inst|i2c_comm|data_tx[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[0] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \ADC_Master_inst|i2c_comm|data_tx[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[1] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \ADC_Master_inst|i2c_comm|data_tx[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[3] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \ADC_Master_inst|i2c_comm|data_tx[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_Master_inst|i2c_data_wr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_Master_inst|i2c_comm|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|data_tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|data_tx[2] .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|data_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux3~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux3~0_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & (\ADC_Master_inst|i2c_comm|data_tx [3] & ((\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [0] & (((\ADC_Master_inst|i2c_comm|data_tx [2]) 
// # (\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datab(\ADC_Master_inst|i2c_comm|data_tx [3]),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [2]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux3~0 .lut_mask = 16'hDD50;
defparam \ADC_Master_inst|i2c_comm|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux3~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux3~1_combout  = (\ADC_Master_inst|i2c_comm|Selector25~0_combout  & ((\ADC_Master_inst|i2c_comm|Mux3~0_combout  & (\ADC_Master_inst|i2c_comm|data_tx [0])) # (!\ADC_Master_inst|i2c_comm|Mux3~0_combout  & 
// ((\ADC_Master_inst|i2c_comm|data_tx [1]))))) # (!\ADC_Master_inst|i2c_comm|Selector25~0_combout  & (((\ADC_Master_inst|i2c_comm|Mux3~0_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|Selector25~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|data_tx [0]),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [1]),
	.datad(\ADC_Master_inst|i2c_comm|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux3~1 .lut_mask = 16'hDDA0;
defparam \ADC_Master_inst|i2c_comm|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~5 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~5_combout  = (\ADC_Master_inst|i2c_comm|state.wr~q  & ((\ADC_Master_inst|i2c_comm|Add1~0_combout  & ((\ADC_Master_inst|i2c_comm|Mux3~1_combout ))) # (!\ADC_Master_inst|i2c_comm|Add1~0_combout  & 
// (\ADC_Master_inst|i2c_comm|Mux3~3_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|Mux3~3_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Mux3~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Add1~0_combout ),
	.datad(\ADC_Master_inst|i2c_comm|state.wr~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~5 .lut_mask = 16'hCA00;
defparam \ADC_Master_inst|i2c_comm|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~7 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~7_combout  = (\ADC_Master_inst|i2c_comm|Selector23~5_combout ) # ((!\ADC_Master_inst|i2c_comm|process_1~1_combout  & ((\ADC_Master_inst|i2c_comm|Selector23~6_combout ) # (\ADC_Master_inst|i2c_comm|state.mstr_ack~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|Selector23~6_combout ),
	.datab(\ADC_Master_inst|i2c_comm|process_1~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Selector23~5_combout ),
	.datad(\ADC_Master_inst|i2c_comm|state.mstr_ack~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~7 .lut_mask = 16'hF3F2;
defparam \ADC_Master_inst|i2c_comm|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux2~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux2~0_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & (((\ADC_Master_inst|i2c_comm|data_tx [0] & \ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [0] & ((\ADC_Master_inst|i2c_comm|data_tx [1]) 
// # ((!\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|data_tx [1]),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [0]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux2~0 .lut_mask = 16'hE233;
defparam \ADC_Master_inst|i2c_comm|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux2~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux2~1_combout  = (\ADC_Master_inst|i2c_comm|Mux2~0_combout  & (((\ADC_Master_inst|i2c_comm|data_tx [3]) # (\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|Mux2~0_combout  & 
// (\ADC_Master_inst|i2c_comm|data_tx [2] & ((!\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|Mux2~0_combout ),
	.datab(\ADC_Master_inst|i2c_comm|data_tx [2]),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [3]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux2~1 .lut_mask = 16'hAAE4;
defparam \ADC_Master_inst|i2c_comm|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux2~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux2~2_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & (((\ADC_Master_inst|i2c_comm|data_tx [4] & \ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [0] & ((\ADC_Master_inst|i2c_comm|data_tx [5]) 
// # ((!\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|data_tx [5]),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [4]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux2~2 .lut_mask = 16'hE233;
defparam \ADC_Master_inst|i2c_comm|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Mux2~3 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Mux2~3_combout  = (\ADC_Master_inst|i2c_comm|Mux2~2_combout  & (((\ADC_Master_inst|i2c_comm|data_tx [7]) # (\ADC_Master_inst|i2c_comm|bit_cnt [1])))) # (!\ADC_Master_inst|i2c_comm|Mux2~2_combout  & 
// (\ADC_Master_inst|i2c_comm|data_tx [6] & ((!\ADC_Master_inst|i2c_comm|bit_cnt [1]))))

	.dataa(\ADC_Master_inst|i2c_comm|data_tx [6]),
	.datab(\ADC_Master_inst|i2c_comm|Mux2~2_combout ),
	.datac(\ADC_Master_inst|i2c_comm|data_tx [7]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Mux2~3 .lut_mask = 16'hCCE2;
defparam \ADC_Master_inst|i2c_comm|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~8 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~8_combout  = (\ADC_Master_inst|i2c_comm|addr_rw [0]) # ((\ADC_Master_inst|i2c_comm|bit_cnt [2] & (\ADC_Master_inst|i2c_comm|Mux2~1_combout )) # (!\ADC_Master_inst|i2c_comm|bit_cnt [2] & 
// ((\ADC_Master_inst|i2c_comm|Mux2~3_combout ))))

	.dataa(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datab(\ADC_Master_inst|i2c_comm|Mux2~1_combout ),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datad(\ADC_Master_inst|i2c_comm|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~8 .lut_mask = 16'hEFEA;
defparam \ADC_Master_inst|i2c_comm|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~9 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~9_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [1] & ((\ADC_Master_inst|i2c_comm|bit_cnt [2] & (\ADC_Master_inst|i2c_comm|addr_rw [0] & \ADC_Master_inst|i2c_comm|bit_cnt [0])) # (!\ADC_Master_inst|i2c_comm|bit_cnt [2] 
// & ((!\ADC_Master_inst|i2c_comm|bit_cnt [0])))))

	.dataa(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~9 .lut_mask = 16'h800C;
defparam \ADC_Master_inst|i2c_comm|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~10 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~10_combout  = (\ADC_Master_inst|i2c_comm|Selector23~8_combout  & ((\ADC_Master_inst|i2c_comm|state.slv_ack1~q ) # ((\ADC_Master_inst|i2c_comm|Selector23~9_combout  & \ADC_Master_inst|i2c_comm|state.start~q )))) # 
// (!\ADC_Master_inst|i2c_comm|Selector23~8_combout  & (((\ADC_Master_inst|i2c_comm|Selector23~9_combout  & \ADC_Master_inst|i2c_comm|state.start~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|Selector23~8_combout ),
	.datab(\ADC_Master_inst|i2c_comm|state.slv_ack1~q ),
	.datac(\ADC_Master_inst|i2c_comm|Selector23~9_combout ),
	.datad(\ADC_Master_inst|i2c_comm|state.start~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~10 .lut_mask = 16'hF888;
defparam \ADC_Master_inst|i2c_comm|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~11 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~11_combout  = (\ADC_Master_inst|i2c_comm|bit_cnt [0] & ((\ADC_Master_inst|i2c_comm|bit_cnt [1] $ (!\ADC_Master_inst|i2c_comm|bit_cnt [2])))) # (!\ADC_Master_inst|i2c_comm|bit_cnt [0] & 
// (\ADC_Master_inst|i2c_comm|addr_rw [0] & ((\ADC_Master_inst|i2c_comm|bit_cnt [2]))))

	.dataa(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datab(\ADC_Master_inst|i2c_comm|bit_cnt [1]),
	.datac(\ADC_Master_inst|i2c_comm|bit_cnt [2]),
	.datad(\ADC_Master_inst|i2c_comm|bit_cnt [0]),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~11 .lut_mask = 16'hC3A0;
defparam \ADC_Master_inst|i2c_comm|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~12 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~12_combout  = (\ADC_Master_inst|i2c_comm|Selector23~10_combout ) # ((\ADC_Master_inst|i2c_comm|Selector23~11_combout  & (\ADC_Master_inst|i2c_comm|Selector25~0_combout  & \ADC_Master_inst|i2c_comm|state.command~q )))

	.dataa(\ADC_Master_inst|i2c_comm|Selector23~10_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Selector23~11_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Selector25~0_combout ),
	.datad(\ADC_Master_inst|i2c_comm|state.command~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~12 .lut_mask = 16'hEAAA;
defparam \ADC_Master_inst|i2c_comm|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N0
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~0_combout  = (\ADC_Master_inst|i2c_comm|state.slv_ack2~q  & ((\ADC_Master_inst|i2c_rw~q  $ (\ADC_Master_inst|i2c_comm|addr_rw [0])) # (!\ADC_Master_inst|i2c_ena~q )))

	.dataa(\ADC_Master_inst|i2c_ena~q ),
	.datab(\ADC_Master_inst|i2c_rw~q ),
	.datac(\ADC_Master_inst|i2c_comm|addr_rw [0]),
	.datad(\ADC_Master_inst|i2c_comm|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~0 .lut_mask = 16'h7D00;
defparam \ADC_Master_inst|i2c_comm|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N10
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~1 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~1_combout  = (\ADC_Master_inst|i2c_comm|state.stop~q ) # ((\ADC_Master_inst|i2c_comm|state.mstr_ack~q ) # ((\ADC_Master_inst|i2c_comm|Selector23~0_combout ) # (!\ADC_Master_inst|i2c_comm|state.ready~q )))

	.dataa(\ADC_Master_inst|i2c_comm|state.stop~q ),
	.datab(\ADC_Master_inst|i2c_comm|state.mstr_ack~q ),
	.datac(\ADC_Master_inst|i2c_comm|Selector23~0_combout ),
	.datad(\ADC_Master_inst|i2c_comm|state.ready~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~1 .lut_mask = 16'hFEFF;
defparam \ADC_Master_inst|i2c_comm|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N12
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~2 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~2_combout  = (!\ADC_Master_inst|i2c_comm|sda_int~q  & ((\ADC_Master_inst|i2c_comm|Selector23~1_combout ) # ((!\ADC_Master_inst|i2c_comm|Equal1~0_combout  & \ADC_Master_inst|i2c_comm|state.rd~q ))))

	.dataa(\ADC_Master_inst|i2c_comm|Selector23~1_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Equal1~0_combout ),
	.datac(\ADC_Master_inst|i2c_comm|state.rd~q ),
	.datad(\ADC_Master_inst|i2c_comm|sda_int~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~2 .lut_mask = 16'h00BA;
defparam \ADC_Master_inst|i2c_comm|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector23~13 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector23~13_combout  = (!\ADC_Master_inst|i2c_comm|Selector23~4_combout  & (!\ADC_Master_inst|i2c_comm|Selector23~7_combout  & (!\ADC_Master_inst|i2c_comm|Selector23~12_combout  & !\ADC_Master_inst|i2c_comm|Selector23~2_combout 
// )))

	.dataa(\ADC_Master_inst|i2c_comm|Selector23~4_combout ),
	.datab(\ADC_Master_inst|i2c_comm|Selector23~7_combout ),
	.datac(\ADC_Master_inst|i2c_comm|Selector23~12_combout ),
	.datad(\ADC_Master_inst|i2c_comm|Selector23~2_combout ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector23~13 .lut_mask = 16'h0001;
defparam \ADC_Master_inst|i2c_comm|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \ADC_Master_inst|i2c_comm|sda_int (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\ADC_Master_inst|i2c_comm|Selector23~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_Master_inst|i2c_comm|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_Master_inst|i2c_comm|sda_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|sda_int .is_wysiwyg = "true";
defparam \ADC_Master_inst|i2c_comm|sda_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
fiftyfivenm_lcell_comb \ADC_Master_inst|i2c_comm|Selector29~0 (
// Equation(s):
// \ADC_Master_inst|i2c_comm|Selector29~0_combout  = (\ADC_Master_inst|i2c_comm|state.start~q  & (\ADC_Master_inst|i2c_comm|data_clk_prev~q )) # (!\ADC_Master_inst|i2c_comm|state.start~q  & ((\ADC_Master_inst|i2c_comm|state.stop~q  & 
// (!\ADC_Master_inst|i2c_comm|data_clk_prev~q )) # (!\ADC_Master_inst|i2c_comm|state.stop~q  & ((!\ADC_Master_inst|i2c_comm|sda_int~q )))))

	.dataa(\ADC_Master_inst|i2c_comm|state.start~q ),
	.datab(\ADC_Master_inst|i2c_comm|data_clk_prev~q ),
	.datac(\ADC_Master_inst|i2c_comm|state.stop~q ),
	.datad(\ADC_Master_inst|i2c_comm|sda_int~q ),
	.cin(gnd),
	.combout(\ADC_Master_inst|i2c_comm|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC_Master_inst|i2c_comm|Selector29~0 .lut_mask = 16'h989D;
defparam \ADC_Master_inst|i2c_comm|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N12
fiftyfivenm_lcell_comb \i_rcb_registers|A_24V_L_EN~feeder (
// Equation(s):
// \i_rcb_registers|A_24V_L_EN~feeder_combout  = \i_rcb_registers|SSRs_Left_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Left_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|A_24V_L_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|A_24V_L_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|A_24V_L_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y29_N13
dffeas \i_rcb_registers|A_24V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|A_24V_L_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_24V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_24V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_24V_L_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N8
fiftyfivenm_lcell_comb \i_rcb_registers|B_24V_L_EN~feeder (
// Equation(s):
// \i_rcb_registers|B_24V_L_EN~feeder_combout  = \i_rcb_registers|SSRs_Left_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Left_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|B_24V_L_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|B_24V_L_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|B_24V_L_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N9
dffeas \i_rcb_registers|B_24V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|B_24V_L_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_24V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_24V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_24V_L_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N28
fiftyfivenm_lcell_comb \i_rcb_registers|A_24V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|A_24V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|A_24V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|A_24V_R_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|A_24V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N29
dffeas \i_rcb_registers|A_24V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|A_24V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_24V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_24V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_24V_R_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N6
fiftyfivenm_lcell_comb \i_rcb_registers|B_24V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|B_24V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|B_24V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|B_24V_R_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|B_24V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y29_N7
dffeas \i_rcb_registers|B_24V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|B_24V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_24V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_24V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_24V_R_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y29_N8
fiftyfivenm_lcell_comb \i_rcb_registers|A_35V_L_EN~feeder (
// Equation(s):
// \i_rcb_registers|A_35V_L_EN~feeder_combout  = \i_rcb_registers|SSRs_Left_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Left_reg [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|A_35V_L_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|A_35V_L_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|A_35V_L_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y29_N9
dffeas \i_rcb_registers|A_35V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|A_35V_L_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_35V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_35V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_35V_L_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N26
fiftyfivenm_lcell_comb \i_rcb_registers|B_35V_L_EN~feeder (
// Equation(s):
// \i_rcb_registers|B_35V_L_EN~feeder_combout  = \i_rcb_registers|SSRs_Left_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Left_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|B_35V_L_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|B_35V_L_EN~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|B_35V_L_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N27
dffeas \i_rcb_registers|B_35V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|B_35V_L_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_35V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_35V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_35V_L_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N4
fiftyfivenm_lcell_comb \i_rcb_registers|A_35V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|A_35V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|A_35V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|A_35V_R_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|A_35V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N5
dffeas \i_rcb_registers|A_35V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|A_35V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_35V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_35V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_35V_R_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N14
fiftyfivenm_lcell_comb \i_rcb_registers|B_35V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|B_35V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [3]),
	.cin(gnd),
	.combout(\i_rcb_registers|B_35V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|B_35V_R_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|B_35V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N15
dffeas \i_rcb_registers|B_35V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|B_35V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_35V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_35V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_35V_R_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N12
fiftyfivenm_lcell_comb \i_rcb_registers|BIT_SSR_SW~feeder (
// Equation(s):
// \i_rcb_registers|BIT_SSR_SW~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [4]),
	.cin(gnd),
	.combout(\i_rcb_registers|BIT_SSR_SW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|BIT_SSR_SW~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|BIT_SSR_SW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y32_N13
dffeas \i_rcb_registers|BIT_SSR_SW (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|BIT_SSR_SW~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|BIT_SSR_SW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|BIT_SSR_SW .is_wysiwyg = "true";
defparam \i_rcb_registers|BIT_SSR_SW .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N22
fiftyfivenm_io_ibuf \TEENSY_LEDS_STRIP_DO~input (
	.i(TEENSY_LEDS_STRIP_DO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_LEDS_STRIP_DO~input_o ));
// synopsys translate_off
defparam \TEENSY_LEDS_STRIP_DO~input .bus_hold = "false";
defparam \TEENSY_LEDS_STRIP_DO~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_LEDS_STRIP_DO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
fiftyfivenm_lcell_comb \i_rcb_registers|MUX_Control[0]~feeder (
// Equation(s):
// \i_rcb_registers|MUX_Control[0]~feeder_combout  = \i_rcb_registers|LEDs_strip_Mux_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|MUX_Control[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[0]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|MUX_Control[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N27
dffeas \i_rcb_registers|MUX_Control[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|MUX_Control[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|MUX_Control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|MUX_Control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
fiftyfivenm_lcell_comb \i_rcb_registers|MUX_Control[1]~feeder (
// Equation(s):
// \i_rcb_registers|MUX_Control[1]~feeder_combout  = \i_rcb_registers|LEDs_strip_Mux_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|LEDs_strip_Mux_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|MUX_Control[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|MUX_Control[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N15
dffeas \i_rcb_registers|MUX_Control[1] (
	.clk(\CLK_100M~input_o ),
	.d(\i_rcb_registers|MUX_Control[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|MUX_Control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|MUX_Control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
fiftyfivenm_lcell_comb \i_rcb_registers|MUX_Control[2]~feeder (
// Equation(s):
// \i_rcb_registers|MUX_Control[2]~feeder_combout  = \i_rcb_registers|LEDs_strip_Mux_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|LEDs_strip_Mux_reg [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|MUX_Control[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[2]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|MUX_Control[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N13
dffeas \i_rcb_registers|MUX_Control[2] (
	.clk(\CLK_100M~input_o ),
	.d(\i_rcb_registers|MUX_Control[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|MUX_Control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|MUX_Control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h0005;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
fiftyfivenm_lcell_comb L_TOOL_EX_LED_DIN$latch(
// Equation(s):
// \L_TOOL_EX_LED_DIN$latch~combout  = (\Mux0~0_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~0_combout  & ((\L_TOOL_EX_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(\L_TOOL_EX_LED_DIN$latch~combout ),
	.datac(gnd),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\L_TOOL_EX_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam L_TOOL_EX_LED_DIN$latch.lut_mask = 16'hAACC;
defparam L_TOOL_EX_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'h000A;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
fiftyfivenm_lcell_comb L_LED_DIN$latch(
// Equation(s):
// \L_LED_DIN$latch~combout  = (\Mux0~1_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~1_combout  & ((\L_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\L_LED_DIN$latch~combout ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\L_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam L_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam L_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] $ (VCC)
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6  = CARRY(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]) # ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]) # 
// ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]) # (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3])))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \R_EEF_SER_IN_SE~input (
	.i(R_EEF_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_EEF_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_EEF_SER_IN_SE~input .bus_hold = "false";
defparam \R_EEF_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_EEF_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout  = !\R_EEF_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_EEF_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0] & (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2] & 
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1])) # (!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0] & ((\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1])))

	.dataa(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hF550;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q  & ((\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0])))) # (!\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q  & 
// (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ) # (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout  = (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ))) # (!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0 .lut_mask = 16'h32FA;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout  = ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7_combout )) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~7_combout ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8 .lut_mask = 16'h0CFF;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 )) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (GND)))
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  = CARRY((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  $ (GND))) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  & VCC))
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12  = CARRY((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 )) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (GND)))
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14  = CARRY((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] $ (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .lut_mask = 16'hC3C3;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & 
// (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3])))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h0020;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1 .lut_mask = 16'h3030;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout  = !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2 .lut_mask = 16'h0F0F;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout  = (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q  & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// )) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ))) # (!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q  & 
// !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .lut_mask = 16'h22F2;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ) # ((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )))) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hAA00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] $ (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2] $ (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2])))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )))) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ) # ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .lut_mask = 16'hDC50;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q  & (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hC000;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q  & (!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h0C00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|fifo_write~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|fifo_write~0_combout  = (\R_UART_TOP_inst|RX_Slave2|fifo_write~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|fifo_write~0 .lut_mask = 16'hF5F5;
defparam \R_UART_TOP_inst|RX_Slave2|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|rdy~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|rdy~1_combout  = (!\R_UART_TOP_inst|RX_Slave2|error_flg~q  & \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|rdy~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_Slave2|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector23~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector23~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & ((!\R_UART_TOP_inst|RX_Slave2|rdy~1_combout ) # (!\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector23~0 .lut_mask = 16'hDCFC;
defparam \R_UART_TOP_inst|RX_Slave2|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \R_UART_TOP_inst|RX_Slave2|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector25~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector25~4_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & ((\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ) # (!\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~4 .lut_mask = 16'hF050;
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector25~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector25~6_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & ((\R_UART_TOP_inst|RX_Slave2|Selector25~4_combout ) # ((!\R_UART_TOP_inst|RX_Slave2|error_flg~q  & \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector25~4_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~6 .lut_mask = 16'h8C88;
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector25~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector25~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\R_UART_TOP_inst|RX_Slave2|Selector25~6_combout  & ((\R_UART_TOP_inst|RX_Slave2|Selector25~4_combout ) # 
// (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q )))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\R_UART_TOP_inst|RX_Slave2|Selector25~4_combout  & (!\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector25~4_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Selector25~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~5 .lut_mask = 16'h02CA;
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \R_UART_TOP_inst|RX_Slave2|fifo_write (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|fifo_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|fifo_write .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\R_UART_TOP_inst|RX_Slave2|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] $ (VCC)
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6  = CARRY(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]) # ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]) # 
// ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]) # (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout  = !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2 .lut_mask = 16'h0F0F;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] $ (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N13
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] $ (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N19
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N8
fiftyfivenm_io_ibuf \R_4MB_SER_IN_SE~input (
	.i(R_4MB_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_4MB_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_4MB_SER_IN_SE~input .bus_hold = "false";
defparam \R_4MB_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_4MB_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout  = !\R_4MB_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_4MB_SER_IN_SE~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .lut_mask = 16'h0F0F;
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1] & ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1] & (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0] & ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q  & \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout )))) # (!\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0] & 
// (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ) # (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 
// )))) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ) # ((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & 
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .lut_mask = 16'h7350;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N9
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ) # ((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q )))) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q 
// )))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N29
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout )))) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ) # ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .lut_mask = 16'hDC50;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N25
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ) # 
// (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q )))) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ) # 
// (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0 .lut_mask = 16'h7770;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N17
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout  = ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout )) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q )

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8 .lut_mask = 16'h22FF;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 )) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (GND)))
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  = CARRY((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y33_N5
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  $ (GND))) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  & VCC))
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12  = CARRY((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y33_N7
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 )) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (GND)))
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14  = CARRY((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] $ (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 )

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .lut_mask = 16'hA5A5;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y33_N11
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & 
// (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h1000;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout )

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1 .lut_mask = 16'h5500;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N11
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & !\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h0088;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 
// ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'h8800;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N3
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|fifo_write~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|fifo_write~0_combout  = (\R_UART_TOP_inst|RX_Slave0|fifo_write~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|fifo_write~0 .lut_mask = 16'hF3F3;
defparam \R_UART_TOP_inst|RX_Slave0|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N5
dffeas \R_UART_TOP_inst|RX_Slave0|fifo_write (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|fifo_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|fifo_write .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\R_UART_TOP_inst|RX_Slave0|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector22~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector22~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave0|err~q )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|err~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector22~0 .lut_mask = 16'h5050;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] $ (VCC)
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6  = CARRY(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]) # ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]) # 
// ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]) # (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N22
fiftyfivenm_io_ibuf \R_M5B_SER_IN_SE~input (
	.i(R_M5B_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_M5B_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_M5B_SER_IN_SE~input .bus_hold = "false";
defparam \R_M5B_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_M5B_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout  = !\R_M5B_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_M5B_SER_IN_SE~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .lut_mask = 16'h0F0F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & ((\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q  & ((\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0] & \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout )))) # (!\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q  & 
// (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]) # (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout  = (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ))) # (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0 .lut_mask = 16'h32FA;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout  = ((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8 .lut_mask = 16'h30FF;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 )) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (GND)))
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  = CARRY((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  $ (GND))) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  & VCC))
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12  = CARRY((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 )) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (GND)))
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14  = CARRY((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] $ (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .lut_mask = 16'hC3C3;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h0400;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout )

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1 .lut_mask = 16'h5500;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout  = (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// )) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ))) # (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & 
// !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .lut_mask = 16'h22F2;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout  = !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2 .lut_mask = 16'h0F0F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hAA00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] $ (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & 
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2] $ (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & 
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & 
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0])))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ) # ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & 
// !\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout )))) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout 
// ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .lut_mask = 16'h88F8;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout )))) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ) # ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .lut_mask = 16'hDC50;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hA000;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout  = (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))

	.dataa(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \R_UART_TOP_inst|TX_Master_inst|data_pointer[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|rdy~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|rdy~1_combout  = (!\R_UART_TOP_inst|RX_Slave1|error_flg~q  & \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|rdy~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_Slave1|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector24~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & ((!\R_UART_TOP_inst|RX_Slave1|rdy~1_combout )))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector24~0 .lut_mask = 16'h80A2;
defparam \R_UART_TOP_inst|RX_Slave1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector24~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector24~1_combout  = (\R_UART_TOP_inst|RX_Slave1|Selector24~0_combout ) # ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector24~1 .lut_mask = 16'hFF30;
defparam \R_UART_TOP_inst|RX_Slave1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector1~0 .lut_mask = 16'h00CC;
defparam \R_UART_TOP_inst|RX_Slave1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|rdy~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|rdy~0_combout  = (\R_UART_TOP_inst|RX_Slave1|rdy~q ) # ((!\R_UART_TOP_inst|RX_Slave1|error_flg~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|rdy~0 .lut_mask = 16'hF4F0;
defparam \R_UART_TOP_inst|RX_Slave1|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|WideOr0~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  = ((\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|WideOr0~0 .lut_mask = 16'hFFF5;
defparam \R_UART_TOP_inst|TX_Master_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1])))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1] & !\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector12~0 .lut_mask = 16'hA8F8;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \R_UART_TOP_inst|RX_Slave1|rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|rdy .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|data_pointer~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout  = (!\R_UART_TOP_inst|RX_Slave2|rdy~q  & \R_UART_TOP_inst|RX_Slave1|rdy~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer~0 .lut_mask = 16'h3030;
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \R_UART_TOP_inst|TX_Master_inst|data_pointer[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Decoder0~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~0 .lut_mask = 16'h3300;
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|fifo_write~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|fifo_write~0_combout  = (\R_UART_TOP_inst|RX_Slave1|fifo_write~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|fifo_write~0 .lut_mask = 16'hF3F3;
defparam \R_UART_TOP_inst|RX_Slave1|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \R_UART_TOP_inst|RX_Slave1|fifo_write (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|fifo_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|fifo_write .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\R_UART_TOP_inst|RX_Slave1|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector21~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector21~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave1|err~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector21~0 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h0200;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hC3C3;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'h0800;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 16'hA03A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h5540;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hC5FC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h0444;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & \R_UART_TOP_inst|RX_Slave1|fifo_write~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .lut_mask = 16'hEFBA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & !\R_UART_TOP_inst|TX_Master_inst|data_pointer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~0 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector16~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (((!\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((!\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~0 .lut_mask = 16'h02FE;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector16~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// \R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  & (((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & \R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~1 .lut_mask = 16'hF888;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \R_UART_TOP_inst|RX_Slave0|fifo_write~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .lut_mask = 16'hEFBA;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~0 .lut_mask = 16'h4540;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Decoder0~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (((!\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// ((\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & ((!\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~0 .lut_mask = 16'h04FE;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector14~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// \R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & (((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & \R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~1 .lut_mask = 16'hF888;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & \R_UART_TOP_inst|RX_Slave2|fifo_write~q ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .lut_mask = 16'hFBF4;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector10~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~1 .lut_mask = 16'hA820;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector10~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ) # (\R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~2 .lut_mask = 16'hCC88;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~0_combout  = \R_UART_TOP_inst|TX_Master_inst|tx_cnt [0] $ (VCC)
// \R_UART_TOP_inst|TX_Master_inst|Add2~1  = CARRY(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0])

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~0_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ) # ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0 .lut_mask = 16'hBAFA;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0C0C;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] $ 
// (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0])))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h7800;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] $ (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & 
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1 .lut_mask = 16'h1100;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'h0888;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & ((!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3])))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2 .lut_mask = 16'h30F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] $ 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'h3C00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2])))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .lut_mask = 16'h0004;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] $ (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1 .lut_mask = 16'h3CF0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] $ (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] $ (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ) # 
// ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout )))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & 
// (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .lut_mask = 16'h88F8;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q  & 
// !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .lut_mask = 16'h0050;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ) # ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & 
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2 .lut_mask = 16'hFFC0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .lut_mask = 16'hF0FF;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (((!\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout )) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0 .lut_mask = 16'h4C44;
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~0 .lut_mask = 16'hA280;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~1 .lut_mask = 16'h5044;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector3~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ) # (\R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~2 .lut_mask = 16'hCC88;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~0 .lut_mask = 16'hEC64;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux0~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux0~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux0~0 .lut_mask = 16'hF690;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector4~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # 
// ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0])))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  & (((\R_UART_TOP_inst|TX_Master_inst|Mux0~0_combout  & !\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~1 .lut_mask = 16'hAAD8;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux0~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux0~1_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] $ (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] $ (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux0~1 .lut_mask = 16'hBE82;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~0 .lut_mask = 16'hE6C4;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector7~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~1 .lut_mask = 16'hFC22;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector9~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~1 .lut_mask = 16'hA280;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~0 .lut_mask = 16'h5140;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector9~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ) # (\R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~2 .lut_mask = 16'hCC88;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (\R_UART_TOP_inst|TX_Master_inst|Add2~1  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (!\R_UART_TOP_inst|TX_Master_inst|Add2~1 ))
// \R_UART_TOP_inst|TX_Master_inst|Add2~3  = CARRY((!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & !\R_UART_TOP_inst|TX_Master_inst|Add2~1 ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~1 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~2_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~2 .lut_mask = 16'hA505;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|Add2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~4 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & ((GND) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~3 ))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & (\R_UART_TOP_inst|TX_Master_inst|Add2~3  $ (GND)))
// \R_UART_TOP_inst|TX_Master_inst|Add2~5  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~3 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~4_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~4 .lut_mask = 16'h3CCF;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~0 .lut_mask = 16'hE6C4;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux0~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux0~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux0~2 .lut_mask = 16'hF960;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector8~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~1 .lut_mask = 16'hF2C2;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector8~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|Add2~4_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Add2~4_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~2 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~6 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (\R_UART_TOP_inst|TX_Master_inst|Add2~5  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (!\R_UART_TOP_inst|TX_Master_inst|Add2~5 ))
// \R_UART_TOP_inst|TX_Master_inst|Add2~7  = CARRY((!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & !\R_UART_TOP_inst|TX_Master_inst|Add2~5 ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~5 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~6_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~6 .lut_mask = 16'hA505;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector7~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|Add2~6_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~2 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~8 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~8_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & ((GND) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~7 ))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & (\R_UART_TOP_inst|TX_Master_inst|Add2~7  $ (GND)))
// \R_UART_TOP_inst|TX_Master_inst|Add2~9  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~7 ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~7 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~8_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~8 .lut_mask = 16'h5AAF;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~0 .lut_mask = 16'hB9A8;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector6~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|Mux0~0_combout )))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (((\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~1 .lut_mask = 16'hF388;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector6~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|Add2~8_combout  & ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~8_combout  & (((\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & \R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Add2~8_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~2 .lut_mask = 16'hF888;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N31
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~10 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~10_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (\R_UART_TOP_inst|TX_Master_inst|Add2~9  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (!\R_UART_TOP_inst|TX_Master_inst|Add2~9 ))
// \R_UART_TOP_inst|TX_Master_inst|Add2~11  = CARRY((!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & !\R_UART_TOP_inst|TX_Master_inst|Add2~9 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~9 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~10_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~10 .lut_mask = 16'hC303;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~0 .lut_mask = 16'hE6C4;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector5~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  & 
// ((\R_UART_TOP_inst|TX_Master_inst|Mux0~1_combout )))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~1 .lut_mask = 16'hEE30;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector5~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|Add2~10_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Add2~10_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~2 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~12 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~12_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & ((GND) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~11 ))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & (\R_UART_TOP_inst|TX_Master_inst|Add2~11  $ (GND)))
// \R_UART_TOP_inst|TX_Master_inst|Add2~13  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~11 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~12_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector4~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|Add2~12_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~2 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N29
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~14 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~14_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (\R_UART_TOP_inst|TX_Master_inst|Add2~13  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\R_UART_TOP_inst|TX_Master_inst|Add2~13 ))
// \R_UART_TOP_inst|TX_Master_inst|Add2~15  = CARRY((!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & !\R_UART_TOP_inst|TX_Master_inst|Add2~13 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~13 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~14_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~14 .lut_mask = 16'hC303;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|Add2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & !\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~2 .lut_mask = 16'h0005;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT )

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~2 .lut_mask = 16'h5410;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hC3C3;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~1 .lut_mask = 16'hA820;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ) # (\R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~3 .lut_mask = 16'hCC88;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~16 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~16_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & ((GND) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~15 ))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & (\R_UART_TOP_inst|TX_Master_inst|Add2~15  $ (GND)))
// \R_UART_TOP_inst|TX_Master_inst|Add2~17  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]) # (!\R_UART_TOP_inst|TX_Master_inst|Add2~15 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~15 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~16_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~16 .lut_mask = 16'h3CCF;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|Add2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & !\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~1 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~18 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~18_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (\R_UART_TOP_inst|TX_Master_inst|Add2~17  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (!\R_UART_TOP_inst|TX_Master_inst|Add2~17 ))
// \R_UART_TOP_inst|TX_Master_inst|Add2~19  = CARRY((!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & !\R_UART_TOP_inst|TX_Master_inst|Add2~17 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~17 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~18_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add2~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~18 .lut_mask = 16'hC303;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Add2~18_combout ) # ((!\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector1~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add2~20 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add2~20_combout  = \R_UART_TOP_inst|TX_Master_inst|Add2~19  $ (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add2~19 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~20 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|TX_Master_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Add2~20_combout ) # ((!\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector0~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10] & !\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  & (\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  & \R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~3 .lut_mask = 16'hC000;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector26~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  & (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector26~2 .lut_mask = 16'h4500;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector15~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (((!\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// ((\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & ((!\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~0 .lut_mask = 16'h10FE;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector15~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))) # (!\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~1 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ) # (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ) # ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h54FC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector23~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector23~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ) # ((\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & ((!\R_UART_TOP_inst|RX_Slave1|rdy~1_combout ) # (!\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector23~0 .lut_mask = 16'hDCFC;
defparam \R_UART_TOP_inst|RX_Slave1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \R_UART_TOP_inst|RX_Slave1|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector25~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector25~4_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & ((\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ) # (!\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~4 .lut_mask = 16'hCF00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector25~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector25~6_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & ((\R_UART_TOP_inst|RX_Slave1|Selector25~4_combout ) # ((!\R_UART_TOP_inst|RX_Slave1|error_flg~q  & \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|Selector25~4_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~6 .lut_mask = 16'hC4C0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector25~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector25~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\R_UART_TOP_inst|RX_Slave1|Selector25~6_combout  & ((\R_UART_TOP_inst|RX_Slave1|Selector25~4_combout ) # 
// (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q )))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\R_UART_TOP_inst|RX_Slave1|Selector25~4_combout  & (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector25~4_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Selector25~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~5 .lut_mask = 16'h04AC;
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~0_combout  = \R_UART_TOP_inst|RX_Slave1|counter [0] $ (VCC)
// \R_UART_TOP_inst|RX_Slave1|Add0~1  = CARRY(\R_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~0_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector14~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector14~0 .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_Slave1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector14~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector14~1_combout  = (\R_UART_TOP_inst|RX_Slave1|Selector14~0_combout ) # ((\R_UART_TOP_inst|RX_Slave1|Add0~0_combout  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & !\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|Add0~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector14~1 .lut_mask = 16'hCCEC;
defparam \R_UART_TOP_inst|RX_Slave1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \R_UART_TOP_inst|RX_Slave1|counter[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~2_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [1] & (!\R_UART_TOP_inst|RX_Slave1|Add0~1 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [1] & ((\R_UART_TOP_inst|RX_Slave1|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~1 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [1]))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~2 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector13~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [1]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~2_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~2_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [1]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector13~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \R_UART_TOP_inst|RX_Slave1|counter[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~4_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [2] & (\R_UART_TOP_inst|RX_Slave1|Add0~3  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [2] & (!\R_UART_TOP_inst|RX_Slave1|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~5  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [2] & !\R_UART_TOP_inst|RX_Slave1|Add0~3 ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector12~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [2]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~4_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~4_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [2]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector12~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N31
dffeas \R_UART_TOP_inst|RX_Slave1|counter[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~6_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [3] & (!\R_UART_TOP_inst|RX_Slave1|Add0~5 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [3] & ((\R_UART_TOP_inst|RX_Slave1|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~5 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [3]))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~6 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector11~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [3]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~6_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~6_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [3]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector11~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \R_UART_TOP_inst|RX_Slave1|counter[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~8_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [4] & (\R_UART_TOP_inst|RX_Slave1|Add0~7  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [4] & (!\R_UART_TOP_inst|RX_Slave1|Add0~7  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~9  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [4] & !\R_UART_TOP_inst|RX_Slave1|Add0~7 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~8 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector10~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [4]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~8_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~8_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [4]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector10~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \R_UART_TOP_inst|RX_Slave1|counter[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~10_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [5] & (!\R_UART_TOP_inst|RX_Slave1|Add0~9 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [5] & ((\R_UART_TOP_inst|RX_Slave1|Add0~9 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~11  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~9 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~9 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~10 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector9~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [5]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~10_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~10_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [5]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector9~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \R_UART_TOP_inst|RX_Slave1|counter[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~12_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [6] & (\R_UART_TOP_inst|RX_Slave1|Add0~11  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [6] & (!\R_UART_TOP_inst|RX_Slave1|Add0~11  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~13  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [6] & !\R_UART_TOP_inst|RX_Slave1|Add0~11 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~11 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~12 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector8~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [6]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~12_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~12_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [6]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector8~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N13
dffeas \R_UART_TOP_inst|RX_Slave1|counter[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~14 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~14_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [7] & (!\R_UART_TOP_inst|RX_Slave1|Add0~13 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [7] & ((\R_UART_TOP_inst|RX_Slave1|Add0~13 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~15  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~13 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~13 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~14 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector7~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [7]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~14_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~14_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [7]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector7~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \R_UART_TOP_inst|RX_Slave1|counter[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~16 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~16_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [8] & (\R_UART_TOP_inst|RX_Slave1|Add0~15  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [8] & (!\R_UART_TOP_inst|RX_Slave1|Add0~15  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~17  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [8] & !\R_UART_TOP_inst|RX_Slave1|Add0~15 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~15 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~16 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector6~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [8]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~16_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~16_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [8]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector6~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \R_UART_TOP_inst|RX_Slave1|counter[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~18 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~18_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [9] & (!\R_UART_TOP_inst|RX_Slave1|Add0~17 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [9] & ((\R_UART_TOP_inst|RX_Slave1|Add0~17 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~19  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~17 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [9]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~17 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~18 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector5~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [9]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~18_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~18_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [9]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector5~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \R_UART_TOP_inst|RX_Slave1|counter[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~20 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~20_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [10] & (\R_UART_TOP_inst|RX_Slave1|Add0~19  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [10] & (!\R_UART_TOP_inst|RX_Slave1|Add0~19  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~21  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [10] & !\R_UART_TOP_inst|RX_Slave1|Add0~19 ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~19 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~21 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~20 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector4~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [10]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~20_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~20_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [10]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector4~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N5
dffeas \R_UART_TOP_inst|RX_Slave1|counter[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~22 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~22_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [11] & (!\R_UART_TOP_inst|RX_Slave1|Add0~21 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [11] & ((\R_UART_TOP_inst|RX_Slave1|Add0~21 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~23  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~21 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [11]))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~21 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~23 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~22 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector3~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [11]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~22_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~22_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [11]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector3~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \R_UART_TOP_inst|RX_Slave1|counter[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[11] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~24 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~24_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [12] & (\R_UART_TOP_inst|RX_Slave1|Add0~23  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [12] & (!\R_UART_TOP_inst|RX_Slave1|Add0~23  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~25  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [12] & !\R_UART_TOP_inst|RX_Slave1|Add0~23 ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~23 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~25 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~24 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector2~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [12]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~24_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~24_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [12]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector2~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \R_UART_TOP_inst|RX_Slave1|counter[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[12] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~26 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~26_combout  = \R_UART_TOP_inst|RX_Slave1|Add0~25  $ (\R_UART_TOP_inst|RX_Slave1|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [13]),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~25 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~26 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector1~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector1~1_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|counter [13]) # ((\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Add0~26_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|Add0~26_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [13]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector1~1 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \R_UART_TOP_inst|RX_Slave1|counter[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[13] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~0_combout  = (!\R_UART_TOP_inst|RX_Slave1|counter [13] & (\R_UART_TOP_inst|RX_Slave1|counter [11] & (\R_UART_TOP_inst|RX_Slave1|counter [10] & \R_UART_TOP_inst|RX_Slave1|counter [12])))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [13]),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [11]),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [10]),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [12]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~0 .lut_mask = 16'h4000;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~1_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [6] & (\R_UART_TOP_inst|RX_Slave1|counter [9] & (\R_UART_TOP_inst|RX_Slave1|counter [8] & !\R_UART_TOP_inst|RX_Slave1|counter [7])))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [6]),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [9]),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [8]),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~1 .lut_mask = 16'h0080;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~2_combout  = (!\R_UART_TOP_inst|RX_Slave1|counter [2] & (!\R_UART_TOP_inst|RX_Slave1|counter [3] & (!\R_UART_TOP_inst|RX_Slave1|counter [4] & !\R_UART_TOP_inst|RX_Slave1|counter [5])))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [2]),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [3]),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [4]),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~2 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~3_combout  = (!\R_UART_TOP_inst|RX_Slave1|counter [1] & !\R_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~3 .lut_mask = 16'h0055;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout  = (\R_UART_TOP_inst|RX_Slave1|Equal0~0_combout  & (\R_UART_TOP_inst|RX_Slave1|Equal0~1_combout  & (\R_UART_TOP_inst|RX_Slave1|Equal0~2_combout  & \R_UART_TOP_inst|RX_Slave1|Equal0~3_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~4 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|error_flg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|error_flg~0_combout  = (\R_UART_TOP_inst|RX_Slave1|error_flg~q  & (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ) # (!\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))) # (!\R_UART_TOP_inst|RX_Slave1|error_flg~q  & 
// (\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|error_flg~0 .lut_mask = 16'hCAFA;
defparam \R_UART_TOP_inst|RX_Slave1|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \R_UART_TOP_inst|RX_Slave1|error_flg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|error_flg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|err~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|err~0_combout  = (\R_UART_TOP_inst|RX_Slave1|err~q ) # ((\R_UART_TOP_inst|RX_Slave1|error_flg~q  & (\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|err~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|err~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|err~0 .lut_mask = 16'hF8F0;
defparam \R_UART_TOP_inst|RX_Slave1|err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \R_UART_TOP_inst|RX_Slave1|err (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|err~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|err .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|err .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|err~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|err~0_combout  = (\R_UART_TOP_inst|RX_Slave2|err~q ) # ((\R_UART_TOP_inst|RX_Slave2|error_flg~q  & (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|err~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|err~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|err~0 .lut_mask = 16'hF8F0;
defparam \R_UART_TOP_inst|RX_Slave2|err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]) # (\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout )))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector11~0 .lut_mask = 16'hDCD0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \R_UART_TOP_inst|RX_Slave2|err (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|err~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|err .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|err .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector25~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_Slave0|err~q ) # ((\R_UART_TOP_inst|RX_Slave1|err~q ) # (\R_UART_TOP_inst|RX_Slave2|err~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|err~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|err~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|err~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector25~0 .lut_mask = 16'h0F0E;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector20~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector20~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector20~0 .lut_mask = 16'hDDDD;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'h0080;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 16'h0004;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h3030;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h3030;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 16'h884E;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  & \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h3320;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hB1FA;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h1030;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|rdy~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|rdy~1_combout  = (!\R_UART_TOP_inst|RX_Slave0|error_flg~q  & \R_UART_TOP_inst|RX_Slave0|Equal0~4_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|rdy~1 .lut_mask = 16'h3300;
defparam \R_UART_TOP_inst|RX_Slave0|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector23~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector23~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((!\R_UART_TOP_inst|RX_Slave0|rdy~1_combout ) # (!\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector23~0 .lut_mask = 16'hFF70;
defparam \R_UART_TOP_inst|RX_Slave0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \R_UART_TOP_inst|RX_Slave0|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector25~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector25~4_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & ((\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ) # (!\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~4 .lut_mask = 16'hA0F0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector25~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector25~6_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & ((\R_UART_TOP_inst|RX_Slave0|Selector25~4_combout ) # ((!\R_UART_TOP_inst|RX_Slave0|error_flg~q  & \R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|Selector25~4_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~6 .lut_mask = 16'hA2A0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector25~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector25~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\R_UART_TOP_inst|RX_Slave0|Selector25~6_combout  & ((\R_UART_TOP_inst|RX_Slave0|Selector25~4_combout ) # 
// (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q )))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\R_UART_TOP_inst|RX_Slave0|Selector25~4_combout  & (!\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Selector25~4_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Selector25~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~5 .lut_mask = 16'h04AC;
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector24~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & ((!\R_UART_TOP_inst|RX_Slave0|rdy~1_combout )))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector24~0 .lut_mask = 16'h80D0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector24~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector24~1_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector24~0_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector24~1 .lut_mask = 16'hFF0C;
defparam \R_UART_TOP_inst|RX_Slave0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector1~0 .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector14~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector14~0 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_Slave0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~0_combout  = \R_UART_TOP_inst|RX_Slave0|counter [0] $ (VCC)
// \R_UART_TOP_inst|RX_Slave0|Add0~1  = CARRY(\R_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~0_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector14~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector14~1_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector14~0_combout ) # ((\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|Add0~0_combout  & !\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|Add0~0_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector14~1 .lut_mask = 16'hCCEC;
defparam \R_UART_TOP_inst|RX_Slave0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N7
dffeas \R_UART_TOP_inst|RX_Slave0|counter[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_Slave0|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~2_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [1] & (!\R_UART_TOP_inst|RX_Slave0|Add0~1 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [1] & ((\R_UART_TOP_inst|RX_Slave0|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~1 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [1]))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~2 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector13~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave0|counter [1]) # ((\R_UART_TOP_inst|RX_Slave0|Add0~2_combout  & \R_UART_TOP_inst|RX_Slave0|Selector1~0_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~2_combout  & ((\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [1]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector13~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N31
dffeas \R_UART_TOP_inst|RX_Slave0|counter[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~4_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [2] & (\R_UART_TOP_inst|RX_Slave0|Add0~3  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [2] & (!\R_UART_TOP_inst|RX_Slave0|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~5  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [2] & !\R_UART_TOP_inst|RX_Slave0|Add0~3 ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector12~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~4_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [2])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [2])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [2]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector12~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \R_UART_TOP_inst|RX_Slave0|counter[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~6_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [3] & (!\R_UART_TOP_inst|RX_Slave0|Add0~5 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [3] & ((\R_UART_TOP_inst|RX_Slave0|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~5 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [3]))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~6 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector11~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~6_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [3])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [3])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [3]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector11~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \R_UART_TOP_inst|RX_Slave0|counter[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~8_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [4] & (\R_UART_TOP_inst|RX_Slave0|Add0~7  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [4] & (!\R_UART_TOP_inst|RX_Slave0|Add0~7  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~9  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [4] & !\R_UART_TOP_inst|RX_Slave0|Add0~7 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~8 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector10~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~8_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [4])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [4])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [4]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector10~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \R_UART_TOP_inst|RX_Slave0|counter[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~10_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [5] & (!\R_UART_TOP_inst|RX_Slave0|Add0~9 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [5] & ((\R_UART_TOP_inst|RX_Slave0|Add0~9 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~11  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~9 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~9 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~10 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector9~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~10_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [5])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [5])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [5]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector9~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \R_UART_TOP_inst|RX_Slave0|counter[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~12_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [6] & (\R_UART_TOP_inst|RX_Slave0|Add0~11  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [6] & (!\R_UART_TOP_inst|RX_Slave0|Add0~11  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~13  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [6] & !\R_UART_TOP_inst|RX_Slave0|Add0~11 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~11 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~12 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector8~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave0|counter [6]) # ((\R_UART_TOP_inst|RX_Slave0|Add0~12_combout  & \R_UART_TOP_inst|RX_Slave0|Selector1~0_combout )))) # 
// (!\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~12_combout  & ((\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [6]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector8~0 .lut_mask = 16'hECA0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N1
dffeas \R_UART_TOP_inst|RX_Slave0|counter[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~14 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~14_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [7] & (!\R_UART_TOP_inst|RX_Slave0|Add0~13 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [7] & ((\R_UART_TOP_inst|RX_Slave0|Add0~13 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~15  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~13 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [7]))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~13 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~14 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector7~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~14_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [7])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [7])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [7]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector7~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \R_UART_TOP_inst|RX_Slave0|counter[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~16 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~16_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [8] & (\R_UART_TOP_inst|RX_Slave0|Add0~15  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [8] & (!\R_UART_TOP_inst|RX_Slave0|Add0~15  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~17  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [8] & !\R_UART_TOP_inst|RX_Slave0|Add0~15 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~15 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~16 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector6~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~16_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [8])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [8])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [8]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector6~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \R_UART_TOP_inst|RX_Slave0|counter[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~18 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~18_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [9] & (!\R_UART_TOP_inst|RX_Slave0|Add0~17 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [9] & ((\R_UART_TOP_inst|RX_Slave0|Add0~17 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~19  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~17 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [9]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~17 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~18 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector5~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~18_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [9])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [9])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [9]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector5~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N15
dffeas \R_UART_TOP_inst|RX_Slave0|counter[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~20 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~20_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [10] & (\R_UART_TOP_inst|RX_Slave0|Add0~19  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [10] & (!\R_UART_TOP_inst|RX_Slave0|Add0~19  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~21  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [10] & !\R_UART_TOP_inst|RX_Slave0|Add0~19 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~19 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~21 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~20 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector4~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~20_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [10])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [10])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [10]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector4~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \R_UART_TOP_inst|RX_Slave0|counter[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~22 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~22_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [11] & (!\R_UART_TOP_inst|RX_Slave0|Add0~21 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [11] & ((\R_UART_TOP_inst|RX_Slave0|Add0~21 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~23  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~21 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [11]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~21 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~23 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~22 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector3~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~22_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [11])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [11])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [11]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector3~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \R_UART_TOP_inst|RX_Slave0|counter[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[11] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~24 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~24_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [12] & (\R_UART_TOP_inst|RX_Slave0|Add0~23  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [12] & (!\R_UART_TOP_inst|RX_Slave0|Add0~23  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~25  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [12] & !\R_UART_TOP_inst|RX_Slave0|Add0~23 ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~23 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~25 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~24 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector2~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~24_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [12])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [12])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [12]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector2~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \R_UART_TOP_inst|RX_Slave0|counter[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[12] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~26 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~26_combout  = \R_UART_TOP_inst|RX_Slave0|Add0~25  $ (\R_UART_TOP_inst|RX_Slave0|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [13]),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~25 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~26 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector1~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector1~1_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|Add0~26_combout ) # ((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave0|counter [13])))) # 
// (!\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave0|counter [13])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [13]),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector1~1 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N7
dffeas \R_UART_TOP_inst|RX_Slave0|counter[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[13] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~0_combout  = (!\R_UART_TOP_inst|RX_Slave0|counter [13] & (\R_UART_TOP_inst|RX_Slave0|counter [12] & (\R_UART_TOP_inst|RX_Slave0|counter [11] & \R_UART_TOP_inst|RX_Slave0|counter [10])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [13]),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [12]),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [11]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [10]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~0 .lut_mask = 16'h4000;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~1_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [8] & (!\R_UART_TOP_inst|RX_Slave0|counter [7] & (\R_UART_TOP_inst|RX_Slave0|counter [9] & \R_UART_TOP_inst|RX_Slave0|counter [6])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [8]),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [7]),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [9]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~1 .lut_mask = 16'h2000;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~2_combout  = (!\R_UART_TOP_inst|RX_Slave0|counter [3] & (!\R_UART_TOP_inst|RX_Slave0|counter [4] & (!\R_UART_TOP_inst|RX_Slave0|counter [5] & !\R_UART_TOP_inst|RX_Slave0|counter [2])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [3]),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [4]),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [5]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~2 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~3_combout  = (!\R_UART_TOP_inst|RX_Slave0|counter [1] & !\R_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [1]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~3 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~4_combout  = (\R_UART_TOP_inst|RX_Slave0|Equal0~0_combout  & (\R_UART_TOP_inst|RX_Slave0|Equal0~1_combout  & (\R_UART_TOP_inst|RX_Slave0|Equal0~2_combout  & \R_UART_TOP_inst|RX_Slave0|Equal0~3_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~4 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|error_flg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|error_flg~0_combout  = (\R_UART_TOP_inst|RX_Slave0|error_flg~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ) # ((!\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout )))) # (!\R_UART_TOP_inst|RX_Slave0|error_flg~q  & 
// (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|error_flg~0 .lut_mask = 16'hACFC;
defparam \R_UART_TOP_inst|RX_Slave0|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \R_UART_TOP_inst|RX_Slave0|error_flg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|error_flg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|err~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|err~0_combout  = (\R_UART_TOP_inst|RX_Slave0|err~q ) # ((\R_UART_TOP_inst|RX_Slave0|error_flg~q  & (\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout  & \R_UART_TOP_inst|RX_Slave0|Selector1~0_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|err~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|err~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|err~0 .lut_mask = 16'hF8F0;
defparam \R_UART_TOP_inst|RX_Slave0|err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]) # (\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout )))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector13~0 .lut_mask = 16'hBAB0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \R_UART_TOP_inst|RX_Slave0|err (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|err~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|err .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|err .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|state~18 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|state~18_combout  = (!\R_UART_TOP_inst|RX_Slave0|err~q  & (!\R_UART_TOP_inst|RX_Slave2|err~q  & (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & !\R_UART_TOP_inst|RX_Slave1|err~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|err~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|err~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state~18 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|TX_Master_inst|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|rdy~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|rdy~0_combout  = (\R_UART_TOP_inst|RX_Slave0|rdy~q ) # ((!\R_UART_TOP_inst|RX_Slave0|error_flg~q  & (\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout  & \R_UART_TOP_inst|RX_Slave0|Selector1~0_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|rdy~0 .lut_mask = 16'hF4F0;
defparam \R_UART_TOP_inst|RX_Slave0|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \R_UART_TOP_inst|RX_Slave0|rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|rdy .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|state~19 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|state~19_combout  = (!\R_UART_TOP_inst|RX_Slave2|rdy~q  & (\R_UART_TOP_inst|TX_Master_inst|state~18_combout  & (!\R_UART_TOP_inst|RX_Slave1|rdy~q  & !\R_UART_TOP_inst|RX_Slave0|rdy~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state~19 .lut_mask = 16'h0004;
defparam \R_UART_TOP_inst|TX_Master_inst|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector23~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state~19_combout  & (!\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q  & ((!\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector23~0 .lut_mask = 16'h0103;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector20~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector20~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave2|err~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|err~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector20~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_err_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 16'h0033;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h0020;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'h0800;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h5500;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 16'h884E;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  & \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h5540;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hB1FA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h0222;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout  & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector24~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & ((!\R_UART_TOP_inst|RX_Slave2|rdy~1_combout )))))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector24~0 .lut_mask = 16'h80A2;
defparam \R_UART_TOP_inst|RX_Slave2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector24~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector24~1_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector24~0_combout ) # ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector24~1 .lut_mask = 16'hFF50;
defparam \R_UART_TOP_inst|RX_Slave2|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector1~0 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector14~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector14~0 .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_Slave2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~0_combout  = \R_UART_TOP_inst|RX_Slave2|counter [0] $ (VCC)
// \R_UART_TOP_inst|RX_Slave2|Add0~1  = CARRY(\R_UART_TOP_inst|RX_Slave2|counter [0])

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~0_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector14~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector14~1_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector14~0_combout ) # ((\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|Add0~0_combout  & !\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|Add0~0_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector14~1 .lut_mask = 16'hAAEA;
defparam \R_UART_TOP_inst|RX_Slave2|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \R_UART_TOP_inst|RX_Slave2|counter[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_Slave2|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~2_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [1] & (!\R_UART_TOP_inst|RX_Slave2|Add0~1 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [1] & ((\R_UART_TOP_inst|RX_Slave2|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~1 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~2 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector13~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~2_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [1])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [1])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [1]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector13~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \R_UART_TOP_inst|RX_Slave2|counter[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~4_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [2] & (\R_UART_TOP_inst|RX_Slave2|Add0~3  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [2] & (!\R_UART_TOP_inst|RX_Slave2|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~5  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [2] & !\R_UART_TOP_inst|RX_Slave2|Add0~3 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector12~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~4_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [2])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [2])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [2]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector12~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N15
dffeas \R_UART_TOP_inst|RX_Slave2|counter[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~6_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [3] & (!\R_UART_TOP_inst|RX_Slave2|Add0~5 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [3] & ((\R_UART_TOP_inst|RX_Slave2|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~5 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~6 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector11~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~6_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [3])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [3])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [3]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector11~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \R_UART_TOP_inst|RX_Slave2|counter[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~8_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [4] & (\R_UART_TOP_inst|RX_Slave2|Add0~7  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [4] & (!\R_UART_TOP_inst|RX_Slave2|Add0~7  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~9  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [4] & !\R_UART_TOP_inst|RX_Slave2|Add0~7 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~8 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector10~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~8_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [4])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [4])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [4]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector10~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \R_UART_TOP_inst|RX_Slave2|counter[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~10_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [5] & (!\R_UART_TOP_inst|RX_Slave2|Add0~9 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [5] & ((\R_UART_TOP_inst|RX_Slave2|Add0~9 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~11  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~9 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~9 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~10 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector9~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~10_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [5])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [5])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [5]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector9~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \R_UART_TOP_inst|RX_Slave2|counter[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~12_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [6] & (\R_UART_TOP_inst|RX_Slave2|Add0~11  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [6] & (!\R_UART_TOP_inst|RX_Slave2|Add0~11  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~13  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [6] & !\R_UART_TOP_inst|RX_Slave2|Add0~11 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~11 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~12 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector8~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~12_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [6])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [6])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [6]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector8~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \R_UART_TOP_inst|RX_Slave2|counter[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~14 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~14_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [7] & (!\R_UART_TOP_inst|RX_Slave2|Add0~13 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [7] & ((\R_UART_TOP_inst|RX_Slave2|Add0~13 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~15  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~13 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~13 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~14 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector7~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~14_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [7])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [7])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [7]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector7~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \R_UART_TOP_inst|RX_Slave2|counter[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~16 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~16_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [8] & (\R_UART_TOP_inst|RX_Slave2|Add0~15  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [8] & (!\R_UART_TOP_inst|RX_Slave2|Add0~15  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~17  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [8] & !\R_UART_TOP_inst|RX_Slave2|Add0~15 ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~15 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~16 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector6~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~16_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [8])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [8])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [8]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector6~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \R_UART_TOP_inst|RX_Slave2|counter[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~18 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~18_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [9] & (!\R_UART_TOP_inst|RX_Slave2|Add0~17 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [9] & ((\R_UART_TOP_inst|RX_Slave2|Add0~17 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~19  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~17 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [9]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~17 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~18 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector5~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~18_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [9])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [9])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [9]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector5~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \R_UART_TOP_inst|RX_Slave2|counter[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~1_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [9] & (!\R_UART_TOP_inst|RX_Slave2|counter [7] & (\R_UART_TOP_inst|RX_Slave2|counter [8] & \R_UART_TOP_inst|RX_Slave2|counter [6])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [9]),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [7]),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [8]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~1 .lut_mask = 16'h2000;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~3_combout  = (!\R_UART_TOP_inst|RX_Slave2|counter [0] & !\R_UART_TOP_inst|RX_Slave2|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~3 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~2_combout  = (!\R_UART_TOP_inst|RX_Slave2|counter [3] & (!\R_UART_TOP_inst|RX_Slave2|counter [5] & (!\R_UART_TOP_inst|RX_Slave2|counter [2] & !\R_UART_TOP_inst|RX_Slave2|counter [4])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [3]),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [5]),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [2]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~2 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~20 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~20_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [10] & (\R_UART_TOP_inst|RX_Slave2|Add0~19  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [10] & (!\R_UART_TOP_inst|RX_Slave2|Add0~19  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~21  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [10] & !\R_UART_TOP_inst|RX_Slave2|Add0~19 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~19 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~21 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~20 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector4~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~20_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [10])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [10])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [10]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector4~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \R_UART_TOP_inst|RX_Slave2|counter[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~22 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~22_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [11] & (!\R_UART_TOP_inst|RX_Slave2|Add0~21 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [11] & ((\R_UART_TOP_inst|RX_Slave2|Add0~21 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~23  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~21 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [11]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~21 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~23 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~22 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector3~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~22_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [11])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [11])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [11]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector3~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \R_UART_TOP_inst|RX_Slave2|counter[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[11] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~24 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~24_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [12] & (\R_UART_TOP_inst|RX_Slave2|Add0~23  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [12] & (!\R_UART_TOP_inst|RX_Slave2|Add0~23  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~25  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [12] & !\R_UART_TOP_inst|RX_Slave2|Add0~23 ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~23 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~25 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~24 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector2~0_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~24_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [12])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [12])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [12]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector2~0 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \R_UART_TOP_inst|RX_Slave2|counter[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[12] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~26 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~26_combout  = \R_UART_TOP_inst|RX_Slave2|Add0~25  $ (\R_UART_TOP_inst|RX_Slave2|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [13]),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~25 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~26 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector1~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector1~1_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|Add0~26_combout ) # ((\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \R_UART_TOP_inst|RX_Slave2|counter [13])))) # 
// (!\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\R_UART_TOP_inst|RX_Slave2|counter [13])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [13]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector1~1 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \R_UART_TOP_inst|RX_Slave2|counter[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[13] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~0_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [11] & (\R_UART_TOP_inst|RX_Slave2|counter [10] & (!\R_UART_TOP_inst|RX_Slave2|counter [13] & \R_UART_TOP_inst|RX_Slave2|counter [12])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [11]),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [10]),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [13]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [12]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~0 .lut_mask = 16'h0800;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout  = (\R_UART_TOP_inst|RX_Slave2|Equal0~1_combout  & (\R_UART_TOP_inst|RX_Slave2|Equal0~3_combout  & (\R_UART_TOP_inst|RX_Slave2|Equal0~2_combout  & \R_UART_TOP_inst|RX_Slave2|Equal0~0_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~4 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|error_flg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|error_flg~0_combout  = (\R_UART_TOP_inst|RX_Slave2|error_flg~q  & (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ) # (!\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))) # (!\R_UART_TOP_inst|RX_Slave2|error_flg~q  & 
// (\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|error_flg~0 .lut_mask = 16'hCAFA;
defparam \R_UART_TOP_inst|RX_Slave2|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N15
dffeas \R_UART_TOP_inst|RX_Slave2|error_flg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|error_flg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|rdy~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|rdy~0_combout  = (\R_UART_TOP_inst|RX_Slave2|rdy~q ) # ((!\R_UART_TOP_inst|RX_Slave2|error_flg~q  & (\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|rdy~0 .lut_mask = 16'hF4F0;
defparam \R_UART_TOP_inst|RX_Slave2|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \R_UART_TOP_inst|RX_Slave2|rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|rdy .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|state~18_combout  & ((\R_UART_TOP_inst|RX_Slave2|rdy~q ) # ((\R_UART_TOP_inst|RX_Slave1|rdy~q ) # (\R_UART_TOP_inst|RX_Slave0|rdy~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1 .lut_mask = 16'hFE00;
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector28~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector28~0 .lut_mask = 16'hFFD0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & ((\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~0 .lut_mask = 16'h0C0E;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector24~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # (\R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~1 .lut_mask = 16'hFFF0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector30~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ) # ((!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector30~0 .lut_mask = 16'hFF50;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ) # ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q  & 
// !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )))) # (!\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q  & 
// !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .lut_mask = 16'h88F8;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q )) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q )))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .lut_mask = 16'hAAF0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout  = !\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h3333;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # ((\R_UART_TOP_inst|RX_Slave1|fifo_write~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'hFF0C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & !\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hEECC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1150;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h4CEC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hCECC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hEA2A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hEA2A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hD8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h3210;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hACCC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hEC4C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hCAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hEC4C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_100M~inputclkctrl_outclk ),
	.clk1(\CLK_100M~inputclkctrl_outclk ),
	.ena0(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3],
\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]}),
	.portaaddr({\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout  = !\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h3333;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # ((\R_UART_TOP_inst|RX_Slave0|fifo_write~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'hCCFC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC3C3;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & !\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hFFA0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1150;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h7F20;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hFF20;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hD8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h00B8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hB8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hD8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h00B8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hF870;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hE4CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hCAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hF870;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hD8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_100M~inputclkctrl_outclk ),
	.clk1(\CLK_100M~inputclkctrl_outclk ),
	.ena0(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3],
\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]}),
	.portaaddr({\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux14~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux14~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux14~0 .lut_mask = 16'hBB88;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout  = !\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h5555;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N23
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N29
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # ((\R_UART_TOP_inst|RX_Slave2|fifo_write~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'hF0FC;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC3C3;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & !\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hFFA0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1054;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h70F8;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hF0F8;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hD8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h3210;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hB8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hF780;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h3210;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hD8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h3210;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hEA2A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h5410;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hD8F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hF870;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_100M~inputclkctrl_outclk ),
	.clk1(\CLK_100M~inputclkctrl_outclk ),
	.ena0(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3],
\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]}),
	.portaaddr({\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux14~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 .lut_mask = 16'hD0D0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux13~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux13~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux13~0 .lut_mask = 16'hEE22;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux13~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux15~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux15~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux15~0 .lut_mask = 16'hEE22;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux15~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux16~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux16~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux16~0 .lut_mask = 16'hEE22;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux16~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]) # ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0] & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .lut_mask = 16'hAAD8;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]))) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2])))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .lut_mask = 16'hF388;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux10~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux10~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux10~0 .lut_mask = 16'hBB88;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux10~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux11~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux11~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux11~0 .lut_mask = 16'hEE22;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux11~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux12~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux12~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux12~0 .lut_mask = 16'hBB88;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux12~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0])))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5])) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4])))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .lut_mask = 16'hEE30;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Mux9~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Mux9~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Mux9~0 .lut_mask = 16'hEE22;
defparam \R_UART_TOP_inst|TX_Master_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Mux9~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .lut_mask = 16'hE2CC;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout  = ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .lut_mask = 16'hFB73;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \L_M5B_SER_IN_SE~input (
	.i(L_M5B_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_M5B_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_M5B_SER_IN_SE~input .bus_hold = "false";
defparam \L_M5B_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_M5B_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout  = !\L_M5B_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_M5B_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & ((\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & ((\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q  & \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0])))) # (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & 
// (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ) # (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] $ (VCC)
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6  = CARRY(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]) # ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]) # 
// ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]) # (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ) # 
// (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q )))) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ) # 
// (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0 .lut_mask = 16'h7770;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N17
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout  = ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7_combout )) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~7_combout ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8 .lut_mask = 16'h0CFF;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N7
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 )) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (GND)))
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  = CARRY((!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y28_N9
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  $ (GND))) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  & VCC))
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12  = CARRY((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y28_N11
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 )) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (GND)))
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14  = CARRY((!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] $ (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .lut_mask = 16'hC3C3;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & 
// (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h1000;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout  = (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N1
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout  = (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// )) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ))) # (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & 
// !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .lut_mask = 16'h22F2;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q )))) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ) # ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q 
// ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .lut_mask = 16'hDC50;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout  = !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2 .lut_mask = 16'h0F0F;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hAA00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] $ (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N19
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2] $ (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] & 
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2] & 
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0])))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ) # ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & 
// !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & 
// !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .lut_mask = 16'h88F8;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout  = (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// ))

	.dataa(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hA000;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & !\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h00C0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~0_combout  = \L_UART_TOP_inst|RX_Slave1|counter [0] $ (VCC)
// \L_UART_TOP_inst|RX_Slave1|Add0~1  = CARRY(\L_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~0_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector14~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector14~0 .lut_mask = 16'hAA00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector14~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector14~1_combout  = (\L_UART_TOP_inst|RX_Slave1|Selector14~0_combout ) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave1|Add0~0_combout  & !\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Add0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector14~1 .lut_mask = 16'hFF08;
defparam \L_UART_TOP_inst|RX_Slave1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N31
dffeas \L_UART_TOP_inst|RX_Slave1|counter[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_Slave1|Selector14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~2_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [1] & (!\L_UART_TOP_inst|RX_Slave1|Add0~1 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [1] & ((\L_UART_TOP_inst|RX_Slave1|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~1 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~2 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector13~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [1]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~2_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~2_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [1]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector13~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N3
dffeas \L_UART_TOP_inst|RX_Slave1|counter[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~3_combout  = (!\L_UART_TOP_inst|RX_Slave1|counter [1] & !\L_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~3 .lut_mask = 16'h0055;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~4_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [2] & (\L_UART_TOP_inst|RX_Slave1|Add0~3  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [2] & (!\L_UART_TOP_inst|RX_Slave1|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~5  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [2] & !\L_UART_TOP_inst|RX_Slave1|Add0~3 ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector12~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [2]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~4_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~4_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [2]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector12~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N21
dffeas \L_UART_TOP_inst|RX_Slave1|counter[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~6_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [3] & (!\L_UART_TOP_inst|RX_Slave1|Add0~5 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [3] & ((\L_UART_TOP_inst|RX_Slave1|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~5 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [3]))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~6 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector11~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [3]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~6_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~6_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [3]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector11~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N31
dffeas \L_UART_TOP_inst|RX_Slave1|counter[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~8_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [4] & (\L_UART_TOP_inst|RX_Slave1|Add0~7  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [4] & (!\L_UART_TOP_inst|RX_Slave1|Add0~7  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~9  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [4] & !\L_UART_TOP_inst|RX_Slave1|Add0~7 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~8 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector10~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [4]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~8_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~8_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [4]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector10~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \L_UART_TOP_inst|RX_Slave1|counter[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~10_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [5] & (!\L_UART_TOP_inst|RX_Slave1|Add0~9 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [5] & ((\L_UART_TOP_inst|RX_Slave1|Add0~9 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~11  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~9 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~9 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~10 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector9~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [5]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~10_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~10_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [5]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector9~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \L_UART_TOP_inst|RX_Slave1|counter[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~12_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [6] & (\L_UART_TOP_inst|RX_Slave1|Add0~11  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [6] & (!\L_UART_TOP_inst|RX_Slave1|Add0~11  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~13  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [6] & !\L_UART_TOP_inst|RX_Slave1|Add0~11 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~11 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~12 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector8~0_combout  = (\L_UART_TOP_inst|RX_Slave1|Add0~12_combout  & ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ) # ((\L_UART_TOP_inst|RX_Slave1|counter [6] & \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|Add0~12_combout  & (((\L_UART_TOP_inst|RX_Slave1|counter [6] & \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [6]),
	.datad(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector8~0 .lut_mask = 16'hF888;
defparam \L_UART_TOP_inst|RX_Slave1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \L_UART_TOP_inst|RX_Slave1|counter[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~14 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~14_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [7] & (!\L_UART_TOP_inst|RX_Slave1|Add0~13 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [7] & ((\L_UART_TOP_inst|RX_Slave1|Add0~13 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~15  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~13 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~13 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~14 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector7~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [7]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~14_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~14_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [7]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector7~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \L_UART_TOP_inst|RX_Slave1|counter[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~16 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~16_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [8] & (\L_UART_TOP_inst|RX_Slave1|Add0~15  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [8] & (!\L_UART_TOP_inst|RX_Slave1|Add0~15  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~17  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [8] & !\L_UART_TOP_inst|RX_Slave1|Add0~15 ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~15 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~16 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector6~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [8]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~16_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~16_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [8]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector6~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N3
dffeas \L_UART_TOP_inst|RX_Slave1|counter[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~18 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~18_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [9] & (!\L_UART_TOP_inst|RX_Slave1|Add0~17 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [9] & ((\L_UART_TOP_inst|RX_Slave1|Add0~17 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~19  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~17 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [9]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~17 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~18 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector5~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [9]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~18_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~18_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [9]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector5~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \L_UART_TOP_inst|RX_Slave1|counter[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~1_combout  = (!\L_UART_TOP_inst|RX_Slave1|counter [7] & (\L_UART_TOP_inst|RX_Slave1|counter [8] & (\L_UART_TOP_inst|RX_Slave1|counter [6] & \L_UART_TOP_inst|RX_Slave1|counter [9])))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [7]),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [8]),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [6]),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [9]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~1 .lut_mask = 16'h4000;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~2_combout  = (!\L_UART_TOP_inst|RX_Slave1|counter [3] & (!\L_UART_TOP_inst|RX_Slave1|counter [2] & (!\L_UART_TOP_inst|RX_Slave1|counter [5] & !\L_UART_TOP_inst|RX_Slave1|counter [4])))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [3]),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [2]),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [5]),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~2 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~20 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~20_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [10] & (\L_UART_TOP_inst|RX_Slave1|Add0~19  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [10] & (!\L_UART_TOP_inst|RX_Slave1|Add0~19  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~21  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [10] & !\L_UART_TOP_inst|RX_Slave1|Add0~19 ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~19 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~21 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~20 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector4~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [10]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~20_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~20_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [10]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector4~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \L_UART_TOP_inst|RX_Slave1|counter[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~22 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~22_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [11] & (!\L_UART_TOP_inst|RX_Slave1|Add0~21 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [11] & ((\L_UART_TOP_inst|RX_Slave1|Add0~21 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~23  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~21 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [11]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~21 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~23 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~22 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector3~0_combout  = (\L_UART_TOP_inst|RX_Slave1|Add0~22_combout  & ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ) # ((\L_UART_TOP_inst|RX_Slave1|counter [11] & \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|Add0~22_combout  & (((\L_UART_TOP_inst|RX_Slave1|counter [11] & \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [11]),
	.datad(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector3~0 .lut_mask = 16'hF888;
defparam \L_UART_TOP_inst|RX_Slave1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \L_UART_TOP_inst|RX_Slave1|counter[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[11] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~24 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~24_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [12] & (\L_UART_TOP_inst|RX_Slave1|Add0~23  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [12] & (!\L_UART_TOP_inst|RX_Slave1|Add0~23  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~25  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [12] & !\L_UART_TOP_inst|RX_Slave1|Add0~23 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~23 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~25 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~24 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector2~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [12]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~24_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~24_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [12]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector2~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \L_UART_TOP_inst|RX_Slave1|counter[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[12] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~26 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~26_combout  = \L_UART_TOP_inst|RX_Slave1|Add0~25  $ (\L_UART_TOP_inst|RX_Slave1|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [13]),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~25 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~26 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector1~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector1~1_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|counter [13]) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave1|Add0~26_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|Add0~26_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [13]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector1~1 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N1
dffeas \L_UART_TOP_inst|RX_Slave1|counter[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[13] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~0_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [11] & (\L_UART_TOP_inst|RX_Slave1|counter [10] & (!\L_UART_TOP_inst|RX_Slave1|counter [13] & \L_UART_TOP_inst|RX_Slave1|counter [12])))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [11]),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [10]),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [13]),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [12]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~0 .lut_mask = 16'h0800;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout  = (\L_UART_TOP_inst|RX_Slave1|Equal0~3_combout  & (\L_UART_TOP_inst|RX_Slave1|Equal0~1_combout  & (\L_UART_TOP_inst|RX_Slave1|Equal0~2_combout  & \L_UART_TOP_inst|RX_Slave1|Equal0~0_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|error_flg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|error_flg~0_combout  = (\L_UART_TOP_inst|RX_Slave1|error_flg~q  & (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ) # (!\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))) # (!\L_UART_TOP_inst|RX_Slave1|error_flg~q  & 
// (\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|error_flg~0 .lut_mask = 16'hCAFA;
defparam \L_UART_TOP_inst|RX_Slave1|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \L_UART_TOP_inst|RX_Slave1|error_flg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|error_flg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|rdy~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|rdy~1_combout  = (!\L_UART_TOP_inst|RX_Slave1|error_flg~q  & \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|rdy~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_Slave1|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector23~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector23~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ) # ((\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & ((!\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ) # (!\L_UART_TOP_inst|RX_Slave1|rdy~1_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector23~0 .lut_mask = 16'hDCFC;
defparam \L_UART_TOP_inst|RX_Slave1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N9
dffeas \L_UART_TOP_inst|RX_Slave1|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector25~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector25~4_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & ((\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ) # (!\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~4 .lut_mask = 16'hCF00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|fifo_write~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|fifo_write~0_combout  = (\L_UART_TOP_inst|RX_Slave2|fifo_write~q ) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|fifo_write~0 .lut_mask = 16'hFF0F;
defparam \L_UART_TOP_inst|RX_Slave2|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] $ (VCC)
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6  = CARRY(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]) # ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]) # 
// ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]) # (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N15
fiftyfivenm_io_ibuf \L_EEF_SER_IN_SE~input (
	.i(L_EEF_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_EEF_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_EEF_SER_IN_SE~input .bus_hold = "false";
defparam \L_EEF_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_EEF_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout  = !\L_EEF_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_EEF_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1] & ((\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1] & (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & ((\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q  & \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0])))) # (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & 
// (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ) # (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N17
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q  & ((\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q 
// ) # (\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )))) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0 .lut_mask = 16'h54FC;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N21
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout  = ((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~7_combout ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8 .lut_mask = 16'h5F0F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N17
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 )) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (GND)))
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  = CARRY((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y31_N19
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  $ (GND))) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  & VCC))
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12  = CARRY((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y31_N21
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 )) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (GND)))
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14  = CARRY((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y31_N23
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] $ (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .lut_mask = 16'hC3C3;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1 .lut_mask = 16'h3300;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N15
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & ((\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q 
// )))) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ) # ((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & 
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .lut_mask = 16'h7350;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N19
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout  = !\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2 .lut_mask = 16'h0F0F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N13
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] $ (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N3
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2] $ (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N25
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2] & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1])))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ) # ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & 
// !\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout )))) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout 
// ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .lut_mask = 16'h88F8;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N29
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout )))) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ) # ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .lut_mask = 16'hDC50;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & !\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h00C0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout  = (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q 
// ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hC000;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector14~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector14~0 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_Slave2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~0_combout  = \L_UART_TOP_inst|RX_Slave2|counter [0] $ (VCC)
// \L_UART_TOP_inst|RX_Slave2|Add0~1  = CARRY(\L_UART_TOP_inst|RX_Slave2|counter [0])

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~0_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector14~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector14~1_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector14~0_combout ) # ((\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|Add0~0_combout  & !\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|Add0~0_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector14~1 .lut_mask = 16'hCCEC;
defparam \L_UART_TOP_inst|RX_Slave2|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N17
dffeas \L_UART_TOP_inst|RX_Slave2|counter[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~2_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [1] & (!\L_UART_TOP_inst|RX_Slave2|Add0~1 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [1] & ((\L_UART_TOP_inst|RX_Slave2|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~1 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [1]))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~2 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector13~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave2|counter [1]) # ((\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave2|Add0~2_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~2_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [1]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector13~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \L_UART_TOP_inst|RX_Slave2|counter[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~3_combout  = (!\L_UART_TOP_inst|RX_Slave2|counter [0] & !\L_UART_TOP_inst|RX_Slave2|counter [1])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~3 .lut_mask = 16'h0033;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~4_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [2] & (\L_UART_TOP_inst|RX_Slave2|Add0~3  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [2] & (!\L_UART_TOP_inst|RX_Slave2|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~5  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [2] & !\L_UART_TOP_inst|RX_Slave2|Add0~3 ))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector12~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave2|counter [2]) # ((\L_UART_TOP_inst|RX_Slave2|Add0~4_combout  & \L_UART_TOP_inst|RX_Slave2|Selector1~0_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|Add0~4_combout  & ((\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [2]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector12~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N31
dffeas \L_UART_TOP_inst|RX_Slave2|counter[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~6_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [3] & (!\L_UART_TOP_inst|RX_Slave2|Add0~5 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [3] & ((\L_UART_TOP_inst|RX_Slave2|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~5 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [3]))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~6 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector11~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave2|counter [3]) # ((\L_UART_TOP_inst|RX_Slave2|Add0~6_combout  & \L_UART_TOP_inst|RX_Slave2|Selector1~0_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|Add0~6_combout  & ((\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [3]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector11~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \L_UART_TOP_inst|RX_Slave2|counter[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~8_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [4] & (\L_UART_TOP_inst|RX_Slave2|Add0~7  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [4] & (!\L_UART_TOP_inst|RX_Slave2|Add0~7  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~9  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [4] & !\L_UART_TOP_inst|RX_Slave2|Add0~7 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~8 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector10~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~8_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [4])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [4])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [4]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector10~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N15
dffeas \L_UART_TOP_inst|RX_Slave2|counter[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~10_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [5] & (!\L_UART_TOP_inst|RX_Slave2|Add0~9 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [5] & ((\L_UART_TOP_inst|RX_Slave2|Add0~9 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~11  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~9 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~9 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~10 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector9~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~10_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [5])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [5])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [5]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector9~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \L_UART_TOP_inst|RX_Slave2|counter[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~12_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [6] & (\L_UART_TOP_inst|RX_Slave2|Add0~11  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [6] & (!\L_UART_TOP_inst|RX_Slave2|Add0~11  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~13  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [6] & !\L_UART_TOP_inst|RX_Slave2|Add0~11 ))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~11 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~12 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector8~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~12_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [6])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [6])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [6]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector8~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \L_UART_TOP_inst|RX_Slave2|counter[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~14 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~14_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [7] & (!\L_UART_TOP_inst|RX_Slave2|Add0~13 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [7] & ((\L_UART_TOP_inst|RX_Slave2|Add0~13 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~15  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~13 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~13 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~14 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector7~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~14_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [7])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [7])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [7]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector7~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N9
dffeas \L_UART_TOP_inst|RX_Slave2|counter[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~16 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~16_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [8] & (\L_UART_TOP_inst|RX_Slave2|Add0~15  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [8] & (!\L_UART_TOP_inst|RX_Slave2|Add0~15  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~17  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [8] & !\L_UART_TOP_inst|RX_Slave2|Add0~15 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~15 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~16 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector6~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~16_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [8])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [8])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [8]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector6~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \L_UART_TOP_inst|RX_Slave2|counter[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~18 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~18_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [9] & (!\L_UART_TOP_inst|RX_Slave2|Add0~17 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [9] & ((\L_UART_TOP_inst|RX_Slave2|Add0~17 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~19  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~17 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [9]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~17 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~18 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector5~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~18_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [9])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [9])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [9]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector5~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N11
dffeas \L_UART_TOP_inst|RX_Slave2|counter[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~20 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~20_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [10] & (\L_UART_TOP_inst|RX_Slave2|Add0~19  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [10] & (!\L_UART_TOP_inst|RX_Slave2|Add0~19  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~21  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [10] & !\L_UART_TOP_inst|RX_Slave2|Add0~19 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~19 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~21 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~20 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector4~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~20_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [10])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [10])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [10]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector4~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N19
dffeas \L_UART_TOP_inst|RX_Slave2|counter[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~22 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~22_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [11] & (!\L_UART_TOP_inst|RX_Slave2|Add0~21 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [11] & ((\L_UART_TOP_inst|RX_Slave2|Add0~21 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~23  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~21 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [11]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~21 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~23 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~22 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector3~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~22_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [11])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [11])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [11]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector3~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \L_UART_TOP_inst|RX_Slave2|counter[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[11] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~24 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~24_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [12] & (\L_UART_TOP_inst|RX_Slave2|Add0~23  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [12] & (!\L_UART_TOP_inst|RX_Slave2|Add0~23  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~25  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [12] & !\L_UART_TOP_inst|RX_Slave2|Add0~23 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~23 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~25 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~24 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector2~0_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~24_combout ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave2|counter [12])))) # 
// (!\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|counter [12])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [12]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector2~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \L_UART_TOP_inst|RX_Slave2|counter[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[12] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~26 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~26_combout  = \L_UART_TOP_inst|RX_Slave2|Add0~25  $ (\L_UART_TOP_inst|RX_Slave2|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [13]),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~25 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~26 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector1~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector1~1_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave2|counter [13]) # ((\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave2|Add0~26_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|Add0~26_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [13]),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector1~1 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \L_UART_TOP_inst|RX_Slave2|counter[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[13] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~0_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [12] & (!\L_UART_TOP_inst|RX_Slave2|counter [13] & (\L_UART_TOP_inst|RX_Slave2|counter [11] & \L_UART_TOP_inst|RX_Slave2|counter [10])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [12]),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [13]),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [11]),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [10]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~0 .lut_mask = 16'h2000;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~1_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [9] & (\L_UART_TOP_inst|RX_Slave2|counter [6] & (!\L_UART_TOP_inst|RX_Slave2|counter [7] & \L_UART_TOP_inst|RX_Slave2|counter [8])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [9]),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [6]),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [7]),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~1 .lut_mask = 16'h0800;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~2_combout  = (!\L_UART_TOP_inst|RX_Slave2|counter [2] & (!\L_UART_TOP_inst|RX_Slave2|counter [3] & (!\L_UART_TOP_inst|RX_Slave2|counter [4] & !\L_UART_TOP_inst|RX_Slave2|counter [5])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [2]),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [3]),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [4]),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~2 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout  = (\L_UART_TOP_inst|RX_Slave2|Equal0~3_combout  & (\L_UART_TOP_inst|RX_Slave2|Equal0~0_combout  & (\L_UART_TOP_inst|RX_Slave2|Equal0~1_combout  & \L_UART_TOP_inst|RX_Slave2|Equal0~2_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|error_flg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|error_flg~0_combout  = (\L_UART_TOP_inst|RX_Slave2|error_flg~q  & (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ) # (!\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))) # (!\L_UART_TOP_inst|RX_Slave2|error_flg~q  & 
// (\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|error_flg~0 .lut_mask = 16'hCAFA;
defparam \L_UART_TOP_inst|RX_Slave2|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N15
dffeas \L_UART_TOP_inst|RX_Slave2|error_flg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|error_flg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|rdy~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|rdy~1_combout  = (!\L_UART_TOP_inst|RX_Slave2|error_flg~q  & \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|rdy~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_Slave2|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector23~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector23~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ) # ((\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & ((!\L_UART_TOP_inst|RX_Slave2|rdy~1_combout ) # (!\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector23~0 .lut_mask = 16'hDCFC;
defparam \L_UART_TOP_inst|RX_Slave2|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N27
dffeas \L_UART_TOP_inst|RX_Slave2|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector25~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector25~4_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & ((\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ) # (!\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~4 .lut_mask = 16'hCF00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector25~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector25~6_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & ((\L_UART_TOP_inst|RX_Slave2|Selector25~4_combout ) # ((!\L_UART_TOP_inst|RX_Slave2|error_flg~q  & \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector25~4_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~6 .lut_mask = 16'hB0A0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector25~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector25~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\L_UART_TOP_inst|RX_Slave2|Selector25~6_combout  & ((\L_UART_TOP_inst|RX_Slave2|Selector25~4_combout ) # 
// (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q )))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_Slave2|Selector25~4_combout  & (!\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Selector25~4_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Selector25~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~5 .lut_mask = 16'h04AC;
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N31
dffeas \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N29
dffeas \L_UART_TOP_inst|RX_Slave2|fifo_write (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_Slave2|fifo_write~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|fifo_write .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\L_UART_TOP_inst|RX_Slave2|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|err~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|err~0_combout  = (\L_UART_TOP_inst|RX_Slave2|err~q ) # ((\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave2|error_flg~q  & \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|err~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|err~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|err~0 .lut_mask = 16'hF8F0;
defparam \L_UART_TOP_inst|RX_Slave2|err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N31
dffeas \L_UART_TOP_inst|TX_Master_inst|data_pointer[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Decoder0~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & \L_UART_TOP_inst|TX_Master_inst|data_pointer [1])

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~1 .lut_mask = 16'h5500;
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|WideOr0~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|WideOr0~0 .lut_mask = 16'hFAFF;
defparam \L_UART_TOP_inst|TX_Master_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2])))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2] & !\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector11~0 .lut_mask = 16'hC8F8;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N9
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N7
dffeas \L_UART_TOP_inst|RX_Slave2|err (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|err~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|err .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|err .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|err~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|err~0_combout  = (\L_UART_TOP_inst|RX_Slave1|err~q ) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & (\L_UART_TOP_inst|RX_Slave1|error_flg~q  & \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|err~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|err~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|err~0 .lut_mask = 16'hF8F0;
defparam \L_UART_TOP_inst|RX_Slave1|err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]) # (\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector12~0 .lut_mask = 16'hBAB0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N9
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N25
dffeas \L_UART_TOP_inst|RX_Slave1|err (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|err~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|err .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|err .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \L_4MB_SER_IN_SE~input (
	.i(L_4MB_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_4MB_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_4MB_SER_IN_SE~input .bus_hold = "false";
defparam \L_4MB_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_4MB_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout  = !\L_4MB_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_4MB_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N25
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1] & ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1] & (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q  & ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0])))) # (!\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q  & 
// (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ) # (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] $ (VCC)
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6  = CARRY(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]) # ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]) # 
// ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]) # (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2])))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout  = ((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~7_combout ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8 .lut_mask = 16'h3F0F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N9
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 )) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (GND)))
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  = CARRY((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~6 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  $ (GND))) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10  & VCC))
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12  = CARRY((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1]~10 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 )) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (GND)))
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14  = CARRY((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2]~12 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N15
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] $ (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~14 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .lut_mask = 16'hC3C3;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & 
// (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2])))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h0020;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1 .lut_mask = 16'h3300;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ) # 
// (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q )))) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ) # 
// (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0 .lut_mask = 16'h7770;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N27
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout  = (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// )) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ))) # (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & 
// !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .lut_mask = 16'h22F2;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout  = !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2 .lut_mask = 16'h0F0F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hCC00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] $ (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N31
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] $ (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N5
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ) # ((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q )))) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q )))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N21
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ) # ((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q )))) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q 
// )))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout  = (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))

	.dataa(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N29
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 
// ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'h8800;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N25
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & !\L_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~0 .lut_mask = 16'h0505;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ) # ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q 
// ) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0 .lut_mask = 16'hBAFA;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N29
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout  = (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N27
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] $ 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'h5A00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N11
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] $ (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .lut_mask = 16'h6CCC;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & 
// !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1 .lut_mask = 16'h000A;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & 
// ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'h0888;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N9
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3])))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2 .lut_mask = 16'h0CCC;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] $ 
// (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0]~2_combout ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h48C0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N5
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .lut_mask = 16'h0002;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N13
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] $ (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1 .lut_mask = 16'h3CF0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] $ (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] $ (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2])))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ) # 
// ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout )))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & 
// (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .lut_mask = 16'h88F8;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q  & 
// !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .lut_mask = 16'h0404;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ) # ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & 
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2 .lut_mask = 16'hFFA0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N19
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|fifo_write~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|fifo_write~0_combout  = (\L_UART_TOP_inst|RX_Slave1|fifo_write~q ) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|fifo_write~0 .lut_mask = 16'hF5F5;
defparam \L_UART_TOP_inst|RX_Slave1|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \L_UART_TOP_inst|RX_Slave1|fifo_write (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|fifo_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|fifo_write .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & \L_UART_TOP_inst|RX_Slave1|fifo_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector21~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector21~0_combout  = (\L_UART_TOP_inst|RX_Slave1|err~q  & !\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|err~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector21~0 .lut_mask = 16'h00CC;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector20~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector20~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector20~0 .lut_mask = 16'hCCFF;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N21
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 16'h0010;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 16'hC05C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y29_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hC3C3;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y29_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'h0800;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ) # 
// ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'hF4F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hA3FA;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h0222;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hCC00;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((\L_UART_TOP_inst|RX_Slave1|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .lut_mask = 16'hFBAE;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y29_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y29_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y29_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|fifo_write~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|fifo_write~0_combout  = (\L_UART_TOP_inst|RX_Slave0|fifo_write~q ) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|fifo_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|fifo_write~0 .lut_mask = 16'hF0FF;
defparam \L_UART_TOP_inst|RX_Slave0|fifo_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \L_UART_TOP_inst|RX_Slave0|fifo_write (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|fifo_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|fifo_write .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \L_UART_TOP_inst|RX_Slave0|fifo_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector22~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector22~0_combout  = (\L_UART_TOP_inst|RX_Slave0|err~q  & !\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|err~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector22~0 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N9
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 16'h000F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h0040;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y29_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y29_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'h0800;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 16'hC05C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  & \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h5540;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # ((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hA3FA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h040C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((\L_UART_TOP_inst|RX_Slave0|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .lut_mask = 16'hFDF2;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y29_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y29_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y29_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux0~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux0~0 .lut_mask = 16'hF690;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux0~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux0~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux0~2 .lut_mask = 16'hF960;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0])))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|TX_Master_inst|Mux0~2_combout )))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~0 .lut_mask = 16'hE5E0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector6~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) # (!\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ))))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (((\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~1 .lut_mask = 16'hBBC0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~0 .lut_mask = 16'h3022;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector9~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~1 .lut_mask = 16'hC0A0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector9~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ) # (\L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~2 .lut_mask = 16'hAA88;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~0 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector10~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~1 .lut_mask = 16'hC480;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector10~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ) # (\L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~2 .lut_mask = 16'hCC88;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~0_combout  = \L_UART_TOP_inst|TX_Master_inst|tx_cnt [0] $ (VCC)
// \L_UART_TOP_inst|TX_Master_inst|Add2~1  = CARRY(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0])

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~0_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .lut_mask = 16'hCCFF;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (((!\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout )) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0 .lut_mask = 16'h4C44;
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (\L_UART_TOP_inst|TX_Master_inst|Add2~1  & VCC)) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (!\L_UART_TOP_inst|TX_Master_inst|Add2~1 ))
// \L_UART_TOP_inst|TX_Master_inst|Add2~3  = CARRY((!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & !\L_UART_TOP_inst|TX_Master_inst|Add2~1 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~1 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~2_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~2 .lut_mask = 16'hC303;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N17
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|Add2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~4 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~4_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & ((GND) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~3 ))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & (\L_UART_TOP_inst|TX_Master_inst|Add2~3  $ (GND)))
// \L_UART_TOP_inst|TX_Master_inst|Add2~5  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~3 ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~3 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~4_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~4 .lut_mask = 16'h5AAF;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0])))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~0 .lut_mask = 16'hE4AA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector8~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Mux0~2_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~1 .lut_mask = 16'hFA44;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector8~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|Add2~4_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Add2~4_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~2 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N31
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~6 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~6_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (\L_UART_TOP_inst|TX_Master_inst|Add2~5  & VCC)) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (!\L_UART_TOP_inst|TX_Master_inst|Add2~5 ))
// \L_UART_TOP_inst|TX_Master_inst|Add2~7  = CARRY((!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & !\L_UART_TOP_inst|TX_Master_inst|Add2~5 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~5 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~6_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~6 .lut_mask = 16'hC303;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux0~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux0~1_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] $ (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] $ (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux0~1 .lut_mask = 16'hBE82;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~0 .lut_mask = 16'hF588;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector7~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~1 .lut_mask = 16'hFC0A;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector7~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|Add2~6_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Add2~6_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~2 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N1
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~8 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~8_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & ((GND) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~7 ))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & (\L_UART_TOP_inst|TX_Master_inst|Add2~7  $ (GND)))
// \L_UART_TOP_inst|TX_Master_inst|Add2~9  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~7 ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~7 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~8_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~8 .lut_mask = 16'h5AAF;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector6~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|Add2~8_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~2 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N7
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~2 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hC3C3;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h5500;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 16'hC50C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 16'h0100;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N11
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// ((\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & ((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~0 .lut_mask = 16'h0F4E;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector14~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  & (((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~1 .lut_mask = 16'hF888;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N7
dffeas \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'h0080;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h3222;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hBB2E;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h020A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hC0C0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((\L_UART_TOP_inst|RX_Slave2|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datac(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .lut_mask = 16'hEEDE;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~1 .lut_mask = 16'hA280;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ) # (\L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~3 .lut_mask = 16'hCC88;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~1 .lut_mask = 16'h0D08;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~0 .lut_mask = 16'hA820;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector3~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ) # (\L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~2 .lut_mask = 16'hCC88;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~0 .lut_mask = 16'hDDA0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector5~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~1 .lut_mask = 16'hB9A8;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~10 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~10_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (\L_UART_TOP_inst|TX_Master_inst|Add2~9  & VCC)) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (!\L_UART_TOP_inst|TX_Master_inst|Add2~9 ))
// \L_UART_TOP_inst|TX_Master_inst|Add2~11  = CARRY((!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & !\L_UART_TOP_inst|TX_Master_inst|Add2~9 ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~9 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~10_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~10 .lut_mask = 16'hA505;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector5~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add2~10_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|Add2~10_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~2 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~12 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~12_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & ((GND) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~11 ))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & (\L_UART_TOP_inst|TX_Master_inst|Add2~11  $ (GND)))
// \L_UART_TOP_inst|TX_Master_inst|Add2~13  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~11 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~12_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~0 .lut_mask = 16'hEC64;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector4~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (((\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) # (!\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  & 
// ((\L_UART_TOP_inst|TX_Master_inst|Mux0~0_combout )))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Mux0~0_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~1 .lut_mask = 16'hEE30;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector4~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|Add2~12_combout  & ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~12_combout  & (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Add2~12_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~2 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~14 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~14_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (\L_UART_TOP_inst|TX_Master_inst|Add2~13  & VCC)) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\L_UART_TOP_inst|TX_Master_inst|Add2~13 ))
// \L_UART_TOP_inst|TX_Master_inst|Add2~15  = CARRY((!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & !\L_UART_TOP_inst|TX_Master_inst|Add2~13 ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~13 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~14_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~14 .lut_mask = 16'hA505;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N3
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|Add2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~16 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~16_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & ((GND) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~15 ))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & (\L_UART_TOP_inst|TX_Master_inst|Add2~15  $ (GND)))
// \L_UART_TOP_inst|TX_Master_inst|Add2~17  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]) # (!\L_UART_TOP_inst|TX_Master_inst|Add2~15 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~15 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~16_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~16 .lut_mask = 16'h3CCF;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N13
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|Add2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.ena(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & !\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~1 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & !\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~2 .lut_mask = 16'h0003;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~18 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~18_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (\L_UART_TOP_inst|TX_Master_inst|Add2~17  & VCC)) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (!\L_UART_TOP_inst|TX_Master_inst|Add2~17 ))
// \L_UART_TOP_inst|TX_Master_inst|Add2~19  = CARRY((!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & !\L_UART_TOP_inst|TX_Master_inst|Add2~17 ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~17 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~18_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add2~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~18 .lut_mask = 16'hA505;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Add2~18_combout ) # ((!\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector1~0 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N27
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add2~20 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add2~20_combout  = \L_UART_TOP_inst|TX_Master_inst|Add2~19  $ (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add2~19 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~20 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|TX_Master_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Add2~20_combout ) # ((!\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt[8]~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector0~0 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N29
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & !\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  & (\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  & \L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~3 .lut_mask = 16'hC000;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector26~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector26~2 .lut_mask = 16'h080A;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector16~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (!\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout )) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout )) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~0 .lut_mask = 16'h5754;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector16~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// \L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  & (((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & \L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~1 .lut_mask = 16'hF888;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N27
dffeas \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|rdy~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|rdy~1_combout  = (!\L_UART_TOP_inst|RX_Slave0|error_flg~q  & \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|rdy~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_Slave0|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector24~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & ((!\L_UART_TOP_inst|RX_Slave0|rdy~1_combout )))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector24~0 .lut_mask = 16'h808C;
defparam \L_UART_TOP_inst|RX_Slave0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector24~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector24~1_combout  = (\L_UART_TOP_inst|RX_Slave0|Selector24~0_combout ) # ((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector24~1 .lut_mask = 16'hFF50;
defparam \L_UART_TOP_inst|RX_Slave0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector23~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector23~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ) # ((\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((!\L_UART_TOP_inst|RX_Slave0|rdy~1_combout ) # (!\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector23~0 .lut_mask = 16'hBAFA;
defparam \L_UART_TOP_inst|RX_Slave0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N27
dffeas \L_UART_TOP_inst|RX_Slave0|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector25~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector25~4_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & ((\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ) # (!\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~4 .lut_mask = 16'hF050;
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector25~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector25~6_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & ((\L_UART_TOP_inst|RX_Slave0|Selector25~4_combout ) # ((!\L_UART_TOP_inst|RX_Slave0|error_flg~q  & \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|Selector25~4_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~6 .lut_mask = 16'hA2A0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector25~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector25~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\L_UART_TOP_inst|RX_Slave0|Selector25~6_combout  & ((\L_UART_TOP_inst|RX_Slave0|Selector25~4_combout ) # 
// (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q )))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_Slave0|Selector25~4_combout  & (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector25~4_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector25~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~5 .lut_mask = 16'h04AC;
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N31
dffeas \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector1~0 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_Slave0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector14~0_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [0] & \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector14~0 .lut_mask = 16'hCC00;
defparam \L_UART_TOP_inst|RX_Slave0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~0_combout  = \L_UART_TOP_inst|RX_Slave0|counter [0] $ (VCC)
// \L_UART_TOP_inst|RX_Slave0|Add0~1  = CARRY(\L_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~0_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector14~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector14~1_combout  = (\L_UART_TOP_inst|RX_Slave0|Selector14~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (!\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~0_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector14~1 .lut_mask = 16'hAEAA;
defparam \L_UART_TOP_inst|RX_Slave0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N19
dffeas \L_UART_TOP_inst|RX_Slave0|counter[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~2_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [1] & (!\L_UART_TOP_inst|RX_Slave0|Add0~1 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [1] & ((\L_UART_TOP_inst|RX_Slave0|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~1 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~2 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector13~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [1]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~2_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~2_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [1]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector13~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N21
dffeas \L_UART_TOP_inst|RX_Slave0|counter[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~3_combout  = (!\L_UART_TOP_inst|RX_Slave0|counter [1] & !\L_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~3 .lut_mask = 16'h0033;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~4_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [2] & (\L_UART_TOP_inst|RX_Slave0|Add0~3  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [2] & (!\L_UART_TOP_inst|RX_Slave0|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~5  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [2] & !\L_UART_TOP_inst|RX_Slave0|Add0~3 ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector12~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [2]) # ((\L_UART_TOP_inst|RX_Slave0|Add0~4_combout  & \L_UART_TOP_inst|RX_Slave0|Selector1~0_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Add0~4_combout  & ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [2]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector12~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N7
dffeas \L_UART_TOP_inst|RX_Slave0|counter[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~6_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [3] & (!\L_UART_TOP_inst|RX_Slave0|Add0~5 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [3] & ((\L_UART_TOP_inst|RX_Slave0|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~5 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [3]))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~6 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector11~0_combout  = (\L_UART_TOP_inst|RX_Slave0|Add0~6_combout  & ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave0|counter [3])))) # 
// (!\L_UART_TOP_inst|RX_Slave0|Add0~6_combout  & (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|counter [3])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [3]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector11~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \L_UART_TOP_inst|RX_Slave0|counter[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~8_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [4] & (\L_UART_TOP_inst|RX_Slave0|Add0~7  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [4] & (!\L_UART_TOP_inst|RX_Slave0|Add0~7  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~9  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [4] & !\L_UART_TOP_inst|RX_Slave0|Add0~7 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~8 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector10~0_combout  = (\L_UART_TOP_inst|RX_Slave0|Add0~8_combout  & ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave0|counter [4])))) # 
// (!\L_UART_TOP_inst|RX_Slave0|Add0~8_combout  & (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|counter [4])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [4]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector10~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N15
dffeas \L_UART_TOP_inst|RX_Slave0|counter[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~10_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [5] & (!\L_UART_TOP_inst|RX_Slave0|Add0~9 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [5] & ((\L_UART_TOP_inst|RX_Slave0|Add0~9 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~11  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~9 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~9 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~10 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector9~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [5]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~10_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~10_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [5]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector9~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N25
dffeas \L_UART_TOP_inst|RX_Slave0|counter[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~2_combout  = (!\L_UART_TOP_inst|RX_Slave0|counter [2] & (!\L_UART_TOP_inst|RX_Slave0|counter [3] & (!\L_UART_TOP_inst|RX_Slave0|counter [4] & !\L_UART_TOP_inst|RX_Slave0|counter [5])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [2]),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [3]),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [4]),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~2 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~12_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [6] & (\L_UART_TOP_inst|RX_Slave0|Add0~11  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [6] & (!\L_UART_TOP_inst|RX_Slave0|Add0~11  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~13  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [6] & !\L_UART_TOP_inst|RX_Slave0|Add0~11 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~11 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~12 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector8~0_combout  = (\L_UART_TOP_inst|RX_Slave0|Add0~12_combout  & ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave0|counter [6])))) # 
// (!\L_UART_TOP_inst|RX_Slave0|Add0~12_combout  & (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|counter [6])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [6]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector8~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N17
dffeas \L_UART_TOP_inst|RX_Slave0|counter[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~14 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~14_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [7] & (!\L_UART_TOP_inst|RX_Slave0|Add0~13 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [7] & ((\L_UART_TOP_inst|RX_Slave0|Add0~13 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~15  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~13 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [7]))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~13 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~14 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector7~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [7]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~14_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~14_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [7]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector7~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N31
dffeas \L_UART_TOP_inst|RX_Slave0|counter[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~16 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~16_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [8] & (\L_UART_TOP_inst|RX_Slave0|Add0~15  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [8] & (!\L_UART_TOP_inst|RX_Slave0|Add0~15  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~17  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [8] & !\L_UART_TOP_inst|RX_Slave0|Add0~15 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~15 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~16 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector6~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [8]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~16_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~16_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [8]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector6~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \L_UART_TOP_inst|RX_Slave0|counter[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~18 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~18_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [9] & (!\L_UART_TOP_inst|RX_Slave0|Add0~17 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [9] & ((\L_UART_TOP_inst|RX_Slave0|Add0~17 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~19  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~17 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [9]))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~17 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~18 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector5~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [9]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~18_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~18_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [9]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector5~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N5
dffeas \L_UART_TOP_inst|RX_Slave0|counter[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~1_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [8] & (\L_UART_TOP_inst|RX_Slave0|counter [6] & (\L_UART_TOP_inst|RX_Slave0|counter [9] & !\L_UART_TOP_inst|RX_Slave0|counter [7])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [8]),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [6]),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [9]),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~1 .lut_mask = 16'h0080;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~20 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~20_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [10] & (\L_UART_TOP_inst|RX_Slave0|Add0~19  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [10] & (!\L_UART_TOP_inst|RX_Slave0|Add0~19  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~21  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [10] & !\L_UART_TOP_inst|RX_Slave0|Add0~19 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~19 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~21 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~20 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector4~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [10]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~20_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~20_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [10]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector4~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N9
dffeas \L_UART_TOP_inst|RX_Slave0|counter[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~22 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~22_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [11] & (!\L_UART_TOP_inst|RX_Slave0|Add0~21 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [11] & ((\L_UART_TOP_inst|RX_Slave0|Add0~21 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~23  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~21 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [11]))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~21 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~23 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~22 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector3~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [11]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~22_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~22_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [11]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector3~0 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N3
dffeas \L_UART_TOP_inst|RX_Slave0|counter[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[11] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~24 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~24_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [12] & (\L_UART_TOP_inst|RX_Slave0|Add0~23  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [12] & (!\L_UART_TOP_inst|RX_Slave0|Add0~23  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~25  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [12] & !\L_UART_TOP_inst|RX_Slave0|Add0~23 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~23 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~25 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~24 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector2~0_combout  = (\L_UART_TOP_inst|RX_Slave0|Add0~24_combout  & ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & \L_UART_TOP_inst|RX_Slave0|counter [12])))) # 
// (!\L_UART_TOP_inst|RX_Slave0|Add0~24_combout  & (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|counter [12])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [12]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector2~0 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N29
dffeas \L_UART_TOP_inst|RX_Slave0|counter[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[12] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~26 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~26_combout  = \L_UART_TOP_inst|RX_Slave0|Add0~25  $ (\L_UART_TOP_inst|RX_Slave0|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [13]),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~25 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~26 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector1~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector1~1_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|counter [13]) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Add0~26_combout )))) # 
// (!\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|Add0~26_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [13]),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector1~1 .lut_mask = 16'hECA0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N1
dffeas \L_UART_TOP_inst|RX_Slave0|counter[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[13] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~0_combout  = (!\L_UART_TOP_inst|RX_Slave0|counter [13] & (\L_UART_TOP_inst|RX_Slave0|counter [12] & (\L_UART_TOP_inst|RX_Slave0|counter [10] & \L_UART_TOP_inst|RX_Slave0|counter [11])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [13]),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [12]),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [10]),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [11]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~0 .lut_mask = 16'h4000;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout  = (\L_UART_TOP_inst|RX_Slave0|Equal0~3_combout  & (\L_UART_TOP_inst|RX_Slave0|Equal0~2_combout  & (\L_UART_TOP_inst|RX_Slave0|Equal0~1_combout  & \L_UART_TOP_inst|RX_Slave0|Equal0~0_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|error_flg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|error_flg~0_combout  = (\L_UART_TOP_inst|RX_Slave0|error_flg~q  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ) # ((!\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout )))) # (!\L_UART_TOP_inst|RX_Slave0|error_flg~q  & 
// (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|error_flg~0 .lut_mask = 16'hACFC;
defparam \L_UART_TOP_inst|RX_Slave0|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N15
dffeas \L_UART_TOP_inst|RX_Slave0|error_flg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|error_flg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|err~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|err~0_combout  = (\L_UART_TOP_inst|RX_Slave0|err~q ) # ((\L_UART_TOP_inst|RX_Slave0|error_flg~q  & (\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|err~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|err~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|err~0 .lut_mask = 16'hF8F0;
defparam \L_UART_TOP_inst|RX_Slave0|err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0])))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0] & !\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector13~0 .lut_mask = 16'hC8F8;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N23
dffeas \L_UART_TOP_inst|RX_Slave0|err (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|err~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|err .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|err .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector25~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_Slave2|err~q ) # ((\L_UART_TOP_inst|RX_Slave1|err~q ) # (\L_UART_TOP_inst|RX_Slave0|err~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|err~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|err~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector25~0 .lut_mask = 16'h00FE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|rdy~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|rdy~0_combout  = (\L_UART_TOP_inst|RX_Slave0|rdy~q ) # ((\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout  & (!\L_UART_TOP_inst|RX_Slave0|error_flg~q  & \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|rdy~0 .lut_mask = 16'hF2F0;
defparam \L_UART_TOP_inst|RX_Slave0|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N1
dffeas \L_UART_TOP_inst|RX_Slave0|rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|rdy .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|state~18 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|state~18_combout  = (!\L_UART_TOP_inst|RX_Slave2|err~q  & (!\L_UART_TOP_inst|RX_Slave0|err~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & !\L_UART_TOP_inst|RX_Slave1|err~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|err~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|err~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state~18 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|TX_Master_inst|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|state~19 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|state~19_combout  = (!\L_UART_TOP_inst|RX_Slave0|rdy~q  & (\L_UART_TOP_inst|TX_Master_inst|state~18_combout  & (!\L_UART_TOP_inst|RX_Slave2|rdy~q  & !\L_UART_TOP_inst|RX_Slave1|rdy~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state~19 .lut_mask = 16'h0004;
defparam \L_UART_TOP_inst|TX_Master_inst|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector23~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state~19_combout  & ((!\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector23~0 .lut_mask = 16'h0013;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N13
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector20~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector20~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave2|err~q )

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave2|err~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector20~1 .lut_mask = 16'h5500;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|Selector20~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector20~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N21
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_err_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (\L_UART_TOP_inst|RX_Slave2|fifo_write~q  & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [8])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 16'h4000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1_combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0_combout  & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout 
// ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h00F8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector24~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & ((!\L_UART_TOP_inst|RX_Slave2|rdy~1_combout )))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector24~0 .lut_mask = 16'h80B0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector24~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector24~1_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector24~0_combout ) # ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector24~1 .lut_mask = 16'hFF50;
defparam \L_UART_TOP_inst|RX_Slave2|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector1~0 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|rdy~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|rdy~0_combout  = (\L_UART_TOP_inst|RX_Slave2|rdy~q ) # ((\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout  & (!\L_UART_TOP_inst|RX_Slave2|error_flg~q  & \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|rdy~0 .lut_mask = 16'hF2F0;
defparam \L_UART_TOP_inst|RX_Slave2|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \L_UART_TOP_inst|RX_Slave2|rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|rdy .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|data_pointer~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout  = (!\L_UART_TOP_inst|RX_Slave2|rdy~q  & \L_UART_TOP_inst|RX_Slave1|rdy~q )

	.dataa(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer~0 .lut_mask = 16'h5500;
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N13
dffeas \L_UART_TOP_inst|TX_Master_inst|data_pointer[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|data_pointer~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Decoder0~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & !\L_UART_TOP_inst|TX_Master_inst|data_pointer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~0 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector15~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~0 .lut_mask = 16'h04FE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector15~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// \L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  & (((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & \L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector26~2_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~1 .lut_mask = 16'hF888;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N13
dffeas \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector25~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector25~6_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & ((\L_UART_TOP_inst|RX_Slave1|Selector25~4_combout ) # ((!\L_UART_TOP_inst|RX_Slave1|error_flg~q  & \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Selector25~4_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~6 .lut_mask = 16'hC4C0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector25~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector25~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\L_UART_TOP_inst|RX_Slave1|Selector25~6_combout  & ((\L_UART_TOP_inst|RX_Slave1|Selector25~4_combout ) # 
// (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q )))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_Slave1|Selector25~4_combout  & (!\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Selector25~4_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Selector25~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~5 .lut_mask = 16'h02CA;
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N11
dffeas \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector24~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & ((!\L_UART_TOP_inst|RX_Slave1|rdy~1_combout )))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector24~0 .lut_mask = 16'h80C4;
defparam \L_UART_TOP_inst|RX_Slave1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector24~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector24~1_combout  = (\L_UART_TOP_inst|RX_Slave1|Selector24~0_combout ) # ((\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector24~1 .lut_mask = 16'hFF0A;
defparam \L_UART_TOP_inst|RX_Slave1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector1~0 .lut_mask = 16'h00CC;
defparam \L_UART_TOP_inst|RX_Slave1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|rdy~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|rdy~0_combout  = (\L_UART_TOP_inst|RX_Slave1|rdy~q ) # ((\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout  & (!\L_UART_TOP_inst|RX_Slave1|error_flg~q  & \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Selector1~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|rdy~0 .lut_mask = 16'hF2F0;
defparam \L_UART_TOP_inst|RX_Slave1|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N23
dffeas \L_UART_TOP_inst|RX_Slave1|rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|rdy .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|state~18_combout  & ((\L_UART_TOP_inst|RX_Slave1|rdy~q ) # ((\L_UART_TOP_inst|RX_Slave0|rdy~q ) # (\L_UART_TOP_inst|RX_Slave2|rdy~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1 .lut_mask = 16'hFE00;
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~feeder (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N31
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (((!\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ) # (!\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout )) # 
// (!\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~0 .lut_mask = 16'h2AAA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~feeder (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N11
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector28~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector28~0 .lut_mask = 16'hFABA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N3
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector24~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & ((\L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ) # 
// (\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~1 .lut_mask = 16'hAFAE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N27
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector30~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ) # ((!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector30~0 .lut_mask = 16'hFF50;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N1
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ) # 
// ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q )))) # (!\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~1 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N13
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q )) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .lut_mask = 16'hB8B8;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N5
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout  = !\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N11
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N25
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N23
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N21
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N27
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # ((\L_UART_TOP_inst|RX_Slave1|fifo_write~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'hFF0A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0505;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hFAF0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h0074;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h7F08;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]) # ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hCCEC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h5410;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hEA2A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hF780;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hF870;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hF780;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hBF80;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h5410;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hF870;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_100M~inputclkctrl_outclk ),
	.clk1(\CLK_100M~inputclkctrl_outclk ),
	.ena0(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3],
\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]}),
	.portaaddr({\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout  = !\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N11
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N5
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N7
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # ((\L_UART_TOP_inst|RX_Slave0|fifo_write~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'hFF0A;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y29_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0505;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hFAF0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1150;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h7F08;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]) # ((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hBAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hDF80;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hDF80;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hDF80;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h00B8;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hACCC;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hD8F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hD8F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hE4CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_100M~inputclkctrl_outclk ),
	.clk1(\CLK_100M~inputclkctrl_outclk ),
	.ena0(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3],
\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]}),
	.portaaddr({\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux10~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux10~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux10~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout  = !\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h0F0F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N15
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N5
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N11
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # ((\L_UART_TOP_inst|RX_Slave2|fifo_write~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 16'hF0FC;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y31_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & !\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h000F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 16'hEAEA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1150;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h4CEC;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]) # ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hFF20;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hEA2A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y31_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h00B8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hF780;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h5410;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hF780;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y31_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h00B8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y31_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h5410;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hEA2A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y31_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hEA2A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_err_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h5410;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_100M~inputclkctrl_outclk ),
	.clk1(\CLK_100M~inputclkctrl_outclk ),
	.ena0(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3],
\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]}),
	.portaaddr({\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X49_Y29_N13
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux10~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q 
// )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .lut_mask = 16'hF030;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N31
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux11~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux11~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux11~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux11~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux12~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux12~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux12~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux12~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0])))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5])) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4])))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .lut_mask = 16'hEE30;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux9~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux9~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux9~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N3
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux9~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .lut_mask = 16'hE2CC;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux14~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux14~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux14~0 .lut_mask = 16'hEE22;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux14~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux13~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux13~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux13~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N27
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux13~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux15~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux15~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux15~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux15~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Mux16~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Mux16~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Mux16~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Mux16~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]) # ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0] & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .lut_mask = 16'hAAD8;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]))) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2])))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .lut_mask = 16'hF388;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout  = ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout )) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & 
// ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout )))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .lut_mask = 16'hF7B3;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout  = (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (!\i_rcb_registers|MUX_Control [0] & (\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'h0050;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
fiftyfivenm_lcell_comb R_TOOL_EX_LED_DIN$latch(
// Equation(s):
// \R_TOOL_EX_LED_DIN$latch~combout  = (\Mux0~2_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~2_combout  & ((\R_TOOL_EX_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\R_TOOL_EX_LED_DIN$latch~combout ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\R_TOOL_EX_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam R_TOOL_EX_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam R_TOOL_EX_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\i_rcb_registers|MUX_Control [0] & (\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'h00A0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N18
fiftyfivenm_lcell_comb R_LED_DIN$latch(
// Equation(s):
// \R_LED_DIN$latch~combout  = (\Mux0~3_combout  & ((\TEENSY_LEDS_STRIP_DO~input_o ))) # (!\Mux0~3_combout  & (\R_LED_DIN$latch~combout ))

	.dataa(gnd),
	.datab(\R_LED_DIN$latch~combout ),
	.datac(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\R_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam R_LED_DIN$latch.lut_mask = 16'hF0CC;
defparam R_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
fiftyfivenm_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & \i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'h0A00;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
fiftyfivenm_lcell_comb ROBOT_ESTOP_LED_DIN$latch(
// Equation(s):
// \ROBOT_ESTOP_LED_DIN$latch~combout  = (\Mux0~4_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~4_combout  & ((\ROBOT_ESTOP_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\ROBOT_ESTOP_LED_DIN$latch~combout ),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\ROBOT_ESTOP_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam ROBOT_ESTOP_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam ROBOT_ESTOP_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N6
fiftyfivenm_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (!\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & \i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'h0500;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
fiftyfivenm_lcell_comb S_LED_DIN$latch(
// Equation(s):
// \S_LED_DIN$latch~combout  = (\Mux0~5_combout  & ((\TEENSY_LEDS_STRIP_DO~input_o ))) # (!\Mux0~5_combout  & (\S_LED_DIN$latch~combout ))

	.dataa(gnd),
	.datab(\S_LED_DIN$latch~combout ),
	.datac(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datad(\Mux0~5_combout ),
	.cin(gnd),
	.combout(\S_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam S_LED_DIN$latch.lut_mask = 16'hF0CC;
defparam S_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N8
fiftyfivenm_io_ibuf \RST_WD~input (
	.i(RST_WD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RST_WD~input_o ));
// synopsys translate_off
defparam \RST_WD~input .bus_hold = "false";
defparam \RST_WD~input .listen_to_nsleep_signal = "false";
defparam \RST_WD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N22
fiftyfivenm_io_ibuf \CONFIG_SEL~input (
	.i(CONFIG_SEL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CONFIG_SEL~input_o ));
// synopsys translate_off
defparam \CONFIG_SEL~input .bus_hold = "false";
defparam \CONFIG_SEL~input .listen_to_nsleep_signal = "false";
defparam \CONFIG_SEL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \CPU_RESETn~input (
	.i(CPU_RESETn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CPU_RESETn~input_o ));
// synopsys translate_off
defparam \CPU_RESETn~input .bus_hold = "false";
defparam \CPU_RESETn~input .listen_to_nsleep_signal = "false";
defparam \CPU_RESETn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ESTOP_OPEN_REQUEST~input (
	.i(ESTOP_OPEN_REQUEST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_OPEN_REQUEST~input_o ));
// synopsys translate_off
defparam \ESTOP_OPEN_REQUEST~input .bus_hold = "false";
defparam \ESTOP_OPEN_REQUEST~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_OPEN_REQUEST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
fiftyfivenm_io_ibuf \ESTOP_STATUS~input (
	.i(ESTOP_STATUS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_STATUS~input_o ));
// synopsys translate_off
defparam \ESTOP_STATUS~input .bus_hold = "false";
defparam \ESTOP_STATUS~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_STATUS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N22
fiftyfivenm_io_ibuf \ESTOP_STATUS_FAIL~input (
	.i(ESTOP_STATUS_FAIL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_STATUS_FAIL~input_o ));
// synopsys translate_off
defparam \ESTOP_STATUS_FAIL~input .bus_hold = "false";
defparam \ESTOP_STATUS_FAIL~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_STATUS_FAIL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N15
fiftyfivenm_io_ibuf \FAN1_TACHO_BUFF~input (
	.i(FAN1_TACHO_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FAN1_TACHO_BUFF~input_o ));
// synopsys translate_off
defparam \FAN1_TACHO_BUFF~input .bus_hold = "false";
defparam \FAN1_TACHO_BUFF~input .listen_to_nsleep_signal = "false";
defparam \FAN1_TACHO_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N23
fiftyfivenm_io_ibuf \FAN2_TACHO_BUFF~input (
	.i(FAN2_TACHO_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FAN2_TACHO_BUFF~input_o ));
// synopsys translate_off
defparam \FAN2_TACHO_BUFF~input .bus_hold = "false";
defparam \FAN2_TACHO_BUFF~input .listen_to_nsleep_signal = "false";
defparam \FAN2_TACHO_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \FLA_PWR_DIS~input (
	.i(FLA_PWR_DIS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FLA_PWR_DIS~input_o ));
// synopsys translate_off
defparam \FLA_PWR_DIS~input .bus_hold = "false";
defparam \FLA_PWR_DIS~input .listen_to_nsleep_signal = "false";
defparam \FLA_PWR_DIS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N8
fiftyfivenm_io_ibuf \FPGA_L_ROBOT_RX~input (
	.i(FPGA_L_ROBOT_RX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_L_ROBOT_RX~input_o ));
// synopsys translate_off
defparam \FPGA_L_ROBOT_RX~input .bus_hold = "false";
defparam \FPGA_L_ROBOT_RX~input .listen_to_nsleep_signal = "false";
defparam \FPGA_L_ROBOT_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N1
fiftyfivenm_io_ibuf \FPGA_R_ROBOT_RX~input (
	.i(FPGA_R_ROBOT_RX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_R_ROBOT_RX~input_o ));
// synopsys translate_off
defparam \FPGA_R_ROBOT_RX~input .bus_hold = "false";
defparam \FPGA_R_ROBOT_RX~input .listen_to_nsleep_signal = "false";
defparam \FPGA_R_ROBOT_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
fiftyfivenm_io_ibuf \L_4MB_SER_IN_ER~input (
	.i(L_4MB_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_4MB_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_4MB_SER_IN_ER~input .bus_hold = "false";
defparam \L_4MB_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_4MB_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N1
fiftyfivenm_io_ibuf \L_EEF_SER_IN_ER~input (
	.i(L_EEF_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_EEF_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_EEF_SER_IN_ER~input .bus_hold = "false";
defparam \L_EEF_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_EEF_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
fiftyfivenm_io_ibuf \L_M5B_SER_IN_ER~input (
	.i(L_M5B_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_M5B_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_M5B_SER_IN_ER~input .bus_hold = "false";
defparam \L_M5B_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_M5B_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \L_ROBOT_DIFF_SP2~input (
	.i(L_ROBOT_DIFF_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_ROBOT_DIFF_SP2~input_o ));
// synopsys translate_off
defparam \L_ROBOT_DIFF_SP2~input .bus_hold = "false";
defparam \L_ROBOT_DIFF_SP2~input .listen_to_nsleep_signal = "false";
defparam \L_ROBOT_DIFF_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N15
fiftyfivenm_io_ibuf \L_SCU_INVALIDn~input (
	.i(L_SCU_INVALIDn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_SCU_INVALIDn~input_o ));
// synopsys translate_off
defparam \L_SCU_INVALIDn~input .bus_hold = "false";
defparam \L_SCU_INVALIDn~input .listen_to_nsleep_signal = "false";
defparam \L_SCU_INVALIDn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
fiftyfivenm_io_ibuf \L_SER_RX_ER~input (
	.i(L_SER_RX_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_SER_RX_ER~input_o ));
// synopsys translate_off
defparam \L_SER_RX_ER~input .bus_hold = "false";
defparam \L_SER_RX_ER~input .listen_to_nsleep_signal = "false";
defparam \L_SER_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \MICCB_SP_IN_A_F~input (
	.i(MICCB_SP_IN_A_F),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SP_IN_A_F~input_o ));
// synopsys translate_off
defparam \MICCB_SP_IN_A_F~input .bus_hold = "false";
defparam \MICCB_SP_IN_A_F~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SP_IN_A_F~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \MICCB_SP_IN_B_F~input (
	.i(MICCB_SP_IN_B_F),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SP_IN_B_F~input_o ));
// synopsys translate_off
defparam \MICCB_SP_IN_B_F~input .bus_hold = "false";
defparam \MICCB_SP_IN_B_F~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SP_IN_B_F~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \MicCB_ESTOP_OPEN_REQUEST~input (
	.i(MicCB_ESTOP_OPEN_REQUEST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MicCB_ESTOP_OPEN_REQUEST~input_o ));
// synopsys translate_off
defparam \MicCB_ESTOP_OPEN_REQUEST~input .bus_hold = "false";
defparam \MicCB_ESTOP_OPEN_REQUEST~input .listen_to_nsleep_signal = "false";
defparam \MicCB_ESTOP_OPEN_REQUEST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N1
fiftyfivenm_io_ibuf \MICCB_GEN_SYNC_FAIL~input (
	.i(MICCB_GEN_SYNC_FAIL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_GEN_SYNC_FAIL~input_o ));
// synopsys translate_off
defparam \MICCB_GEN_SYNC_FAIL~input .bus_hold = "false";
defparam \MICCB_GEN_SYNC_FAIL~input .listen_to_nsleep_signal = "false";
defparam \MICCB_GEN_SYNC_FAIL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N29
fiftyfivenm_io_ibuf \MICCB_GEN_SYNC_FPGA~input (
	.i(MICCB_GEN_SYNC_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_GEN_SYNC_FPGA~input_o ));
// synopsys translate_off
defparam \MICCB_GEN_SYNC_FPGA~input .bus_hold = "false";
defparam \MICCB_GEN_SYNC_FPGA~input .listen_to_nsleep_signal = "false";
defparam \MICCB_GEN_SYNC_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N15
fiftyfivenm_io_ibuf \MICCB_SPARE_IO0~input (
	.i(MICCB_SPARE_IO0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO0~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO0~input .bus_hold = "false";
defparam \MICCB_SPARE_IO0~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \MICCB_SPARE_IO1~input (
	.i(MICCB_SPARE_IO1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO1~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO1~input .bus_hold = "false";
defparam \MICCB_SPARE_IO1~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MICCB_SPARE_IO2~input (
	.i(MICCB_SPARE_IO2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO2~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO2~input .bus_hold = "false";
defparam \MICCB_SPARE_IO2~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N15
fiftyfivenm_io_ibuf \MICCB_SPARE_IO3~input (
	.i(MICCB_SPARE_IO3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO3~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO3~input .bus_hold = "false";
defparam \MICCB_SPARE_IO3~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \TEENSY_FPGA_R_TX~input (
	.i(TEENSY_FPGA_R_TX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_FPGA_R_TX~input_o ));
// synopsys translate_off
defparam \TEENSY_FPGA_R_TX~input .bus_hold = "false";
defparam \TEENSY_FPGA_R_TX~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_FPGA_R_TX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N22
fiftyfivenm_io_ibuf \TEENSY_FPGA_L_TX~input (
	.i(TEENSY_FPGA_L_TX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_FPGA_L_TX~input_o ));
// synopsys translate_off
defparam \TEENSY_FPGA_L_TX~input .bus_hold = "false";
defparam \TEENSY_FPGA_L_TX~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_FPGA_L_TX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N29
fiftyfivenm_io_ibuf \PS_PG_FPGA~input (
	.i(PS_PG_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PS_PG_FPGA~input_o ));
// synopsys translate_off
defparam \PS_PG_FPGA~input .bus_hold = "false";
defparam \PS_PG_FPGA~input .listen_to_nsleep_signal = "false";
defparam \PS_PG_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \R_4MB_SER_IN_ER~input (
	.i(R_4MB_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_4MB_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_4MB_SER_IN_ER~input .bus_hold = "false";
defparam \R_4MB_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_4MB_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N23
fiftyfivenm_io_ibuf \R_EEF_SER_IN_ER~input (
	.i(R_EEF_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_EEF_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_EEF_SER_IN_ER~input .bus_hold = "false";
defparam \R_EEF_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_EEF_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N1
fiftyfivenm_io_ibuf \R_M5B_SER_IN_ER~input (
	.i(R_M5B_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_M5B_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_M5B_SER_IN_ER~input .bus_hold = "false";
defparam \R_M5B_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_M5B_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \R_ROBOT_DIFF_SP1~input (
	.i(R_ROBOT_DIFF_SP1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_ROBOT_DIFF_SP1~input_o ));
// synopsys translate_off
defparam \R_ROBOT_DIFF_SP1~input .bus_hold = "false";
defparam \R_ROBOT_DIFF_SP1~input .listen_to_nsleep_signal = "false";
defparam \R_ROBOT_DIFF_SP1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \R_ROBOT_DIFF_SP2~input (
	.i(R_ROBOT_DIFF_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_ROBOT_DIFF_SP2~input_o ));
// synopsys translate_off
defparam \R_ROBOT_DIFF_SP2~input .bus_hold = "false";
defparam \R_ROBOT_DIFF_SP2~input .listen_to_nsleep_signal = "false";
defparam \R_ROBOT_DIFF_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
fiftyfivenm_io_ibuf \R_SCU_Invalid_n~input (
	.i(R_SCU_Invalid_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_SCU_Invalid_n~input_o ));
// synopsys translate_off
defparam \R_SCU_Invalid_n~input .bus_hold = "false";
defparam \R_SCU_Invalid_n~input .listen_to_nsleep_signal = "false";
defparam \R_SCU_Invalid_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N15
fiftyfivenm_io_ibuf \R_SER_RX_ER~input (
	.i(R_SER_RX_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_SER_RX_ER~input_o ));
// synopsys translate_off
defparam \R_SER_RX_ER~input .bus_hold = "false";
defparam \R_SER_RX_ER~input .listen_to_nsleep_signal = "false";
defparam \R_SER_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
fiftyfivenm_io_ibuf \SPARE1_DIFF0~input (
	.i(SPARE1_DIFF0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF0~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF0~input .bus_hold = "false";
defparam \SPARE1_DIFF0~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \SPARE1_DIFF1~input (
	.i(SPARE1_DIFF1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF1~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF1~input .bus_hold = "false";
defparam \SPARE1_DIFF1~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \SPARE1_IO0_FPGA~input (
	.i(SPARE1_IO0_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO0_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO0_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO0_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO0_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \SPARE1_IO1_FPGA~input (
	.i(SPARE1_IO1_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO1_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO1_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO1_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO1_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
fiftyfivenm_io_ibuf \SPARE2_DIFF0~input (
	.i(SPARE2_DIFF0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF0~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF0~input .bus_hold = "false";
defparam \SPARE2_DIFF0~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
fiftyfivenm_io_ibuf \SPARE2_DIFF1~input (
	.i(SPARE2_DIFF1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF1~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF1~input .bus_hold = "false";
defparam \SPARE2_DIFF1~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \SPARE2_IO0_FPGA~input (
	.i(SPARE2_IO0_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO0_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO0_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO0_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO0_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \SPARE2_IO1_FPGA~input (
	.i(SPARE2_IO1_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO1_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO1_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO1_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO1_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \SSR_ON_FPGA~input (
	.i(SSR_ON_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SSR_ON_FPGA~input_o ));
// synopsys translate_off
defparam \SSR_ON_FPGA~input .bus_hold = "false";
defparam \SSR_ON_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SSR_ON_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N23
fiftyfivenm_io_ibuf \SDA_ADC~input (
	.i(SDA_ADC),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDA_ADC~input_o ));
// synopsys translate_off
defparam \SDA_ADC~input .bus_hold = "false";
defparam \SDA_ADC~input .listen_to_nsleep_signal = "false";
defparam \SDA_ADC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign A_24V_L_EN = \A_24V_L_EN~output_o ;

assign B_24V_L_EN = \B_24V_L_EN~output_o ;

assign A_24V_R_EN = \A_24V_R_EN~output_o ;

assign B_24V_R_EN = \B_24V_R_EN~output_o ;

assign A_35V_L_EN = \A_35V_L_EN~output_o ;

assign B_35V_L_EN = \B_35V_L_EN~output_o ;

assign A_35V_R_EN = \A_35V_R_EN~output_o ;

assign B_35V_R_EN = \B_35V_R_EN~output_o ;

assign BIT_SSR_SW = \BIT_SSR_SW~output_o ;

assign ESTOP_DELAY = \ESTOP_DELAY~output_o ;

assign FAN1_PWM = \FAN1_PWM~output_o ;

assign FAN2_PWM = \FAN2_PWM~output_o ;

assign FPGA4V_DIS = \FPGA4V_DIS~output_o ;

assign FPGA_DIAG_ACT = \FPGA_DIAG_ACT~output_o ;

assign FPGA_ESTOP_REQ = \FPGA_ESTOP_REQ~output_o ;

assign FPGA_FAULT = \FPGA_FAULT~output_o ;

assign FPGA_INT = \FPGA_INT~output_o ;

assign FPGA_L_ROBOT_TX = \FPGA_L_ROBOT_TX~output_o ;

assign FPGA_L_SP_TX = \FPGA_L_SP_TX~output_o ;

assign FPGA_R_ROBOT_TX = \FPGA_R_ROBOT_TX~output_o ;

assign FPGA_R_SP_TX = \FPGA_R_SP_TX~output_o ;

assign FPGA_WHEEL_STOP_ELO = \FPGA_WHEEL_STOP_ELO~output_o ;

assign FPGA1 = \FPGA1~output_o ;

assign FPGA10 = \FPGA10~output_o ;

assign FPGA11 = \FPGA11~output_o ;

assign FPGA12 = \FPGA12~output_o ;

assign FPGA13 = \FPGA13~output_o ;

assign FPGA2 = \FPGA2~output_o ;

assign FPGA3 = \FPGA3~output_o ;

assign FPGA4 = \FPGA4~output_o ;

assign FPGA5 = \FPGA5~output_o ;

assign FPGA6 = \FPGA6~output_o ;

assign FPGA7 = \FPGA7~output_o ;

assign FPGA8 = \FPGA8~output_o ;

assign FPGA9 = \FPGA9~output_o ;

assign L_TOOL_EX_LED_DIN = \L_TOOL_EX_LED_DIN~output_o ;

assign L_LED_DIN = \L_LED_DIN~output_o ;

assign LED_1 = \LED_1~output_o ;

assign LED_2 = \LED_2~output_o ;

assign LED_3 = \LED_3~output_o ;

assign LED_4 = \LED_4~output_o ;

assign LED_5 = \LED_5~output_o ;

assign LED_6 = \LED_6~output_o ;

assign LED_7 = \LED_7~output_o ;

assign LED_8 = \LED_8~output_o ;

assign MISO0 = \MISO0~output_o ;

assign TEENSY_FPGA_R_RX = \TEENSY_FPGA_R_RX~output_o ;

assign TEENSY_FPGA_L_RX = \TEENSY_FPGA_L_RX~output_o ;

assign OPEN_ELO_REQUEST = \OPEN_ELO_REQUEST~output_o ;

assign R_TOOL_EX_LED_DIN = \R_TOOL_EX_LED_DIN~output_o ;

assign R_LED_DIN = \R_LED_DIN~output_o ;

assign ROBOT_ESTOP_LED_DIN = \ROBOT_ESTOP_LED_DIN~output_o ;

assign S_LED_DIN = \S_LED_DIN~output_o ;

assign SPARE1_ANALOG_SW_0_SEL_FPGA = \SPARE1_ANALOG_SW_0_SEL_FPGA~output_o ;

assign SPARE1_ANALOG_SW_1_SEL_FPGA = \SPARE1_ANALOG_SW_1_SEL_FPGA~output_o ;

assign SPARE1_ANALOG_SW_SEL_FPGA = \SPARE1_ANALOG_SW_SEL_FPGA~output_o ;

assign SPARE1_DIFF2 = \SPARE1_DIFF2~output_o ;

assign SPARE1_DIFF3 = \SPARE1_DIFF3~output_o ;

assign SPARE1_IO2_FPGA = \SPARE1_IO2_FPGA~output_o ;

assign SPARE1_IO3_FPGA = \SPARE1_IO3_FPGA~output_o ;

assign SPARE2_ANALOG_SW_0_SEL_FPGA = \SPARE2_ANALOG_SW_0_SEL_FPGA~output_o ;

assign SPARE2_ANALOG_SW_1_SEL_FPGA = \SPARE2_ANALOG_SW_1_SEL_FPGA~output_o ;

assign SPARE2_ANALOG_SW_SEL_FPGA = \SPARE2_ANALOG_SW_SEL_FPGA~output_o ;

assign SPARE2_DIFF2 = \SPARE2_DIFF2~output_o ;

assign SPARE2_DIFF3 = \SPARE2_DIFF3~output_o ;

assign SPARE2_IO2_FPGA = \SPARE2_IO2_FPGA~output_o ;

assign SPARE2_IO3_FPGA = \SPARE2_IO3_FPGA~output_o ;

assign Teensy_FPGA_SP0 = \Teensy_FPGA_SP0~output_o ;

assign Teensy_FPGA_SP1 = \Teensy_FPGA_SP1~output_o ;

assign Teensy_FPGA_SP2 = \Teensy_FPGA_SP2~output_o ;

assign SCL_ADC = \SCL_ADC~output_o ;

assign SDA_ADC = \SDA_ADC~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_H3,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_G1,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_E8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_F7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_E7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
