/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az75-568
+ date
Sat Dec 18 01:53:20 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1639792400
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.11.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.11.0
Compile date:      Dec 18 2021 (01:46:16)
Run date:          Dec 18 2021 (01:53:21+0000)
Run host:          fv-az75-568.ozjq2hgvjyiebjvorarhoiqszb.bx.internal.cloudapp.net (pid=99500)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az75-568
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118764KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=f3314f35-67cd-ae43-9e93-1749ec4a2530, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1022-azure, OSVersion="#23~20.04.1-Ubuntu SMP Fri Nov 19 10:20:52 UTC 2021", HostName=fv-az75-568, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118764KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00254442 sec
      iterations=10000000... time=0.0258641 sec
      iterations=100000000... time=0.256643 sec
      iterations=400000000... time=1.0552 sec
      iterations=400000000... time=0.782105 sec
      result: 2.92935 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00251642 sec
      iterations=10000000... time=0.0262639 sec
      iterations=100000000... time=0.28821 sec
      iterations=400000000... time=1.07609 sec
      result: 11.8949 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00178461 sec
      iterations=10000000... time=0.0170973 sec
      iterations=100000000... time=0.165948 sec
      iterations=700000000... time=1.21037 sec
      result: 9.25336 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000153701 sec
      iterations=10000... time=0.00117431 sec
      iterations=100000... time=0.0126396 sec
      iterations=1000000... time=0.131787 sec
      iterations=8000000... time=1.01763 sec
      result: 1.27204 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000383502 sec
      iterations=10000... time=0.00449983 sec
      iterations=100000... time=0.042342 sec
      iterations=1000000... time=0.417162 sec
      iterations=3000000... time=1.28502 sec
      result: 4.28341 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.5e-06 sec
      iterations=100... time=2.25e-05 sec
      iterations=1000... time=0.000222702 sec
      iterations=10000... time=0.00222771 sec
      iterations=100000... time=0.0253681 sec
      iterations=1000000... time=0.259526 sec
      iterations=4000000... time=1.0005 sec
      result: 98.2549 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.3e-06 sec
      iterations=10... time=3.78e-05 sec
      iterations=100... time=0.000401603 sec
      iterations=1000... time=0.00376003 sec
      iterations=10000... time=0.0386232 sec
      iterations=100000... time=0.381223 sec
      iterations=300000... time=1.1324 sec
      result: 52.0864 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=2.52e-05 sec
      iterations=100000... time=0.000243402 sec
      iterations=1000000... time=0.00260512 sec
      iterations=10000000... time=0.0248539 sec
      iterations=100000000... time=0.256605 sec
      iterations=400000000... time=1.03351 sec
      result: 0.322972 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.87e-05 sec
      iterations=10000... time=0.000152101 sec
      iterations=100000... time=0.00306502 sec
      iterations=1000000... time=0.0144957 sec
      iterations=10000000... time=0.157384 sec
      iterations=70000000... time=1.1263 sec
      result: 2.01124 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.31e-05 sec
      iterations=1000... time=0.000228002 sec
      iterations=10000... time=0.00279172 sec
      iterations=100000... time=0.0301155 sec
      iterations=1000000... time=0.26066 sec
      iterations=4000000... time=1.03277 sec
      result: 95.1851 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=8.0501e-05 sec
      iterations=100... time=0.000859906 sec
      iterations=1000... time=0.00851356 sec
      iterations=10000... time=0.0868562 sec
      iterations=100000... time=0.818645 sec
      iterations=200000... time=1.68042 sec
      result: 23.3999 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.4801e-05 sec
      iterations=10... time=0.000208801 sec
      iterations=100... time=0.00218522 sec
      iterations=1000... time=0.0205356 sec
      iterations=10000... time=0.21737 sec
      iterations=50000... time=1.10729 sec
      result: 0.078028 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.6901e-05 sec
      iterations=10... time=0.000814706 sec
      iterations=100... time=0.00763256 sec
      iterations=1000... time=0.0758737 sec
      iterations=10000... time=0.755675 sec
      iterations=20000... time=1.50685 sec
      result: 0.161489 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00500054 sec
      iterations=10... time=0.0526262 sec
      iterations=100... time=0.527367 sec
      iterations=200... time=1.0772 sec
      result: 0.456809 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00270367 sec
      iterations=10000000... time=0.0272935 sec
      iterations=100000000... time=0.263622 sec
      iterations=400000000... time=1.06525 sec
      iterations=400000000... time=0.820254 sec
      result: 3.26539 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00271922 sec
      iterations=10000000... time=0.0344759 sec
      iterations=100000000... time=0.283279 sec
      iterations=400000000... time=1.10029 sec
      result: 11.6333 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00159116 sec
      iterations=10000000... time=0.0164695 sec
      iterations=100000000... time=0.174227 sec
      iterations=600000000... time=1.04504 sec
      result: 9.18623 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000122201 sec
      iterations=10000... time=0.00125261 sec
      iterations=100000... time=0.0120251 sec
      iterations=1000000... time=0.139057 sec
      iterations=8000000... time=1.06319 sec
      result: 1.32899 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000422254 sec
      iterations=10000... time=0.00396038 sec
      iterations=100000... time=0.0404165 sec
      iterations=1000000... time=0.455272 sec
      iterations=2000000... time=0.861094 sec
      iterations=4000000... time=1.69956 sec
      result: 4.24889 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.6005e-06 sec
      iterations=100... time=2.445e-05 sec
      iterations=1000... time=0.000273852 sec
      iterations=10000... time=0.00283092 sec
      iterations=100000... time=0.0263965 sec
      iterations=1000000... time=0.255091 sec
      iterations=4000000... time=1.12922 sec
      result: 87.0551 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.8e-06 sec
      iterations=10... time=4.23505e-05 sec
      iterations=100... time=0.000425153 sec
      iterations=1000... time=0.00450839 sec
      iterations=10000... time=0.0424848 sec
      iterations=100000... time=0.44406 sec
      iterations=200000... time=0.82294 sec
      iterations=400000... time=1.66971 sec
      result: 47.0999 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=1.26005e-05 sec
      iterations=10000... time=6.245e-05 sec
      iterations=100000... time=0.000280703 sec
      iterations=1000000... time=0.00295393 sec
      iterations=10000000... time=0.0265164 sec
      iterations=100000000... time=0.261037 sec
      iterations=400000000... time=1.06813 sec
      result: 0.33379 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.6701e-05 sec
      iterations=10000... time=0.000135451 sec
      iterations=100000... time=0.00147281 sec
      iterations=1000000... time=0.0173831 sec
      iterations=10000000... time=0.172231 sec
      iterations=60000000... time=0.968305 sec
      iterations=120000000... time=1.91031 sec
      result: 1.9899 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.3101e-05 sec
      iterations=1000... time=0.000248102 sec
      iterations=10000... time=0.00253947 sec
      iterations=100000... time=0.0255773 sec
      iterations=1000000... time=0.264922 sec
      iterations=4000000... time=1.09384 sec
      result: 89.8703 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.55e-06 sec
      iterations=10... time=8.3251e-05 sec
      iterations=100... time=0.000957307 sec
      iterations=1000... time=0.00937573 sec
      iterations=10000... time=0.0880654 sec
      iterations=100000... time=0.874788 sec
      iterations=200000... time=1.74326 sec
      result: 22.5563 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.75e-06 sec
      iterations=10... time=2.355e-05 sec
      iterations=100... time=0.000275002 sec
      iterations=1000... time=0.00258142 sec
      iterations=10000... time=0.0267935 sec
      iterations=100000... time=0.26095 sec
      iterations=400000... time=1.02478 sec
      result: 0.28455 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.165e-05 sec
      iterations=10... time=0.000146801 sec
      iterations=100... time=0.00121121 sec
      iterations=1000... time=0.0121025 sec
      iterations=10000... time=0.128819 sec
      iterations=90000... time=1.14056 sec
      result: 0.460197 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00144106 sec
      iterations=10... time=0.0178754 sec
      iterations=100... time=0.179034 sec
      iterations=600... time=1.05433 sec
      result: 1.40016 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Dec 18 01:54:13 UTC 2021
+ echo Done.
Done.
  Elapsed time: 53.5 s
