{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647882802078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647882802078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 18:13:21 2022 " "Processing started: Mon Mar 21 18:13:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647882802078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647882802078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_2bit_B_prj -c Adder_2bit_B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_2bit_B_prj -c Adder_2bit_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647882802078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647882802470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647882802470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-logic_equation_SoP " "Found design unit 1: MUX_8-logic_equation_SoP" {  } { { "MUX_8.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/MUX_8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647882811846 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/MUX_8.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647882811846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647882811846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder1Bit-hierarchical_structure " "Found design unit 1: Adder1Bit-hierarchical_structure" {  } { { "Adder1Bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder1Bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647882811848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "Adder1Bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder1Bit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647882811848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647882811848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2bit_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2bit_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_2bit_B-hierarchical_structure " "Found design unit 1: Adder_2bit_B-hierarchical_structure" {  } { { "Adder_2bit_B.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder_2bit_B.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647882811850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_2bit_B " "Found entity 1: Adder_2bit_B" {  } { { "Adder_2bit_B.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder_2bit_B.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647882811850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647882811850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder_2bit_B " "Elaborating entity \"Adder_2bit_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647882811919 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x Adder_2bit_B.vhd(32) " "VHDL Signal Declaration warning at Adder_2bit_B.vhd(32): used implicit default value for signal \"x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder_2bit_B.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder_2bit_B.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647882811928 "|Adder_2bit_B"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Y Adder_2bit_B.vhd(32) " "VHDL Signal Declaration warning at Adder_2bit_B.vhd(32): used implicit default value for signal \"Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder_2bit_B.vhd" "" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder_2bit_B.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647882811928 "|Adder_2bit_B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit Adder1Bit:Chip1 " "Elaborating entity \"Adder1Bit\" for hierarchy \"Adder1Bit:Chip1\"" {  } { { "Adder_2bit_B.vhd" "Chip1" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder_2bit_B.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647882811957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8 Adder1Bit:Chip1\|MUX_8:Chip1 " "Elaborating entity \"MUX_8\" for hierarchy \"Adder1Bit:Chip1\|MUX_8:Chip1\"" {  } { { "Adder1Bit.vhd" "Chip1" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder1Bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647882811966 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Adder1Bit:Chip1 S Input Output " "Port direction mismatch for entity \"Adder1Bit:Chip1\" at port \"S\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Adder_2bit_B.vhd" "Adder1Bit:Chip1" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder_2bit_B.vhd" 35 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1647882811992 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Adder1Bit:Chip1 S Input Output " "Port direction mismatch for entity \"Adder1Bit:Chip1\" at port \"S\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Adder_2bit_B.vhd" "Adder1Bit:Chip1" { Text "C:/CSD/P_Ch1/SP1_3/Adder_2bitB/Adder_2bit_B.vhd" 35 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1647882811992 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647882812000 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647882812144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 21 18:13:32 2022 " "Processing ended: Mon Mar 21 18:13:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647882812144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647882812144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647882812144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647882812144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647882812779 ""}
