#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Feb 09 15:36:25 2017
# Process ID: 10632
# Current directory: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/top.vdi
# Journal file: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.dcp' for cell 'infra/eth/mac'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1.dcp' for cell 'infra/eth/phy'
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_board.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_board.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/synth/gig_eth_pcs_pma_basex_v15_1.xdc] for cell 'infra/eth/phy/U0'
Finished Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/synth/gig_eth_pcs_pma_basex_v15_1.xdc] for cell 'infra/eth/phy/U0'
Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Sourcing Tcl File [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/constrs_1/imports/ucf/kc705_basex.tcl]
Finished Sourcing Tcl File [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/constrs_1/imports/ucf/kc705_basex.tcl]
Parsing XDC File [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/constrs_1/new/pinplan.xdc]
Finished Parsing XDC File [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/constrs_1/new/pinplan.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.dcp'
Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc:5]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.066 ; gain = 558.750
Finished Parsing XDC File [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.066 ; gain = 892.582
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1136.066 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: febfd899

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 154b600da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1136.066 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 585 cells.
Phase 2 Constant propagation | Checksum: 17ea1e9c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1136.066 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1513 unconnected nets.
INFO: [Opt 31-11] Eliminated 597 unconnected cells.
Phase 3 Sweep | Checksum: 190da9186

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.066 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 2 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 15ffe7238

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.066 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1136.066 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15ffe7238

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.066 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 10 Total Ports: 38
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1733bf2c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1324.801 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1733bf2c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1324.801 ; gain = 188.734
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.801 ; gain = 188.734
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1324.801 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/.Xil/Vivado-10632-Shinsekai/dcp'.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1324.801 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 74d5d5dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: eda56f07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: eda56f07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.801 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eda56f07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e8dede00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e8dede00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154188e86

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 105a366c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 116daf05f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 144d166b5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1814f12d1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1965e33c9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1965e33c9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1324.801 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1965e33c9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.315. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e14362ac

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.801 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e14362ac

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e14362ac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e14362ac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.801 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11096f60d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.801 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11096f60d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.801 ; gain = 0.000
Ending Placer Task | Checksum: dcca934a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1324.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1324.801 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1324.801 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/.Xil/Vivado-10632-Shinsekai/dcp_2'.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1324.801 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1324.801 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1324.801 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d60509bb ConstDB: 0 ShapeSum: 6c5898f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ff6ddf84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.836 ; gain = 170.035

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff6ddf84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.836 ; gain = 170.035

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ff6ddf84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.836 ; gain = 170.035

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ff6ddf84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.836 ; gain = 170.035
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18ae0ce16

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1494.852 ; gain = 170.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.426  | TNS=0.000  | WHS=-3.161 | THS=-210.848|

Phase 2 Router Initialization | Checksum: 1981a7b91

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 1494.852 ; gain = 170.051

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 197df77dc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.852 ; gain = 170.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 783
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ea9636a4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1494.852 ; gain = 170.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c4cf4d43

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1494.852 ; gain = 170.051
Phase 4 Rip-up And Reroute | Checksum: 1c4cf4d43

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1494.852 ; gain = 170.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c4cf4d43

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1494.852 ; gain = 170.051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c4cf4d43

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1494.852 ; gain = 170.051
Phase 5 Delay and Skew Optimization | Checksum: 1c4cf4d43

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1494.852 ; gain = 170.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eb3fbfb5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1494.852 ; gain = 170.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=-1.596 | THS=-6.963 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1ba394c32

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1946.730 ; gain = 621.930
Phase 6.1 Hold Fix Iter | Checksum: 1ba394c32

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1946.730 ; gain = 621.930

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=-1.596 | THS=-3.006 |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=-1.596 | THS=-3.006 |

Phase 6.2 Additional Hold Fix | Checksum: 1408e9547

Time (s): cpu = 00:02:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1955.652 ; gain = 630.852
Phase 6 Post Hold Fix | Checksum: 1408e9547

Time (s): cpu = 00:02:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1955.652 ; gain = 630.852

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.440661 %
  Global Horizontal Routing Utilization  = 0.465771 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d0cd9869

Time (s): cpu = 00:02:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1955.652 ; gain = 630.852

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d0cd9869

Time (s): cpu = 00:02:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1955.652 ; gain = 630.852

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dded5049

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1955.652 ; gain = 630.852

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 19b221e8c

Time (s): cpu = 00:02:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1955.652 ; gain = 630.852
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.203  | TNS=0.000  | WHS=-1.596 | THS=-3.006 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19b221e8c

Time (s): cpu = 00:02:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1955.652 ; gain = 630.852
WARNING: [Route 35-456] Router was unable to fix hold violation on 3 pins because of tight setup and hold constraints. Such pins are:
	infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
	infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
	infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-455] Router was unable to fix hold violation on 1 pins because of high hold requirement. Such pins are:
	infra/eth/decoupled_clk_i_1/I0

Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1955.652 ; gain = 630.852

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:44 . Memory (MB): peak = 1955.652 ; gain = 630.852
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1955.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.runs/impl_1/top_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
76 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Feb 09 15:39:33 2017...
