FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
#ifndef _ASM_X86_UNWIND_HINTS_H
#define _ASM_X86_UNWIND_HINTS_H

#include <linux/objtool.h>

#include "orc_types.h"

#ifdef __ASSEMBLY__

.macro UNWIND_HINT_EMPTY
	UNWIND_HINT sp_reg=ORC_REG_UNDEFINED type=UNWIND_HINT_TYPE_CALL end=1
.endm

.macro UNWIND_HINT_REGS base=%rsp offset=0 indirect=0 extra=1 partial=0
	.if \base == %rsp
		.if \indirect
/* bench 357.0.0 b8b94361347f */
/* bench 357.0.1 f1b368d57e9a */
/* bench 357.0.2 6f5b099e4bdf */
/* bench 357.0.3 dd5f34935f37 */
/* bench 357.0.4 c2fda6a36a5f */
/* bench 357.0.5 ab771db3b0ef */
/* bench 357.0.6 dfe421d44687 */
/* bench 357.0.7 3c215a8eb32f */
/* bench 357.0.8 77698dc360d0 */
/* bench 357.0.9 9eec3d86af68 */
/* bench 357.0.10 54a18ce93deb */
/* bench 357.0.11 2666ec0b802a */
/* bench 357.0.12 24cb49ee4c90 */
		.else
			.set sp_reg, ORC_REG_SP
/* bench 17894.0.0 f6a02bb610f9 */
/* bench 17894.0.1 01f31363e01d */
/* bench 17894.0.2 2b930a7c66d2 */
/* bench 17894.0.3 edcca10107a0 */
/* bench 17894.0.4 dae94a7f446a */
/* bench 17894.0.5 eb4c6bd0cff5 */
/* bench 17894.0.6 30e2ba57c069 */
/* bench 17894.0.7 b4f7695f939f */
/* bench 17894.0.8 4ff1fd9943c2 */
	.elseif \base == %rdi
		.set sp_reg, ORC_REG_DI
	.elseif \base == %rdx
		.set sp_reg, ORC_REG_DX
	.elseif \base == %r10
		.set sp_reg, ORC_REG_R10
	.else
		.error "UNWIND_HINT_REGS: bad base register"
	.endif

	.set sp_offset, \offset

	.if \partial
		.set type, UNWIND_HINT_TYPE_REGS_PARTIAL
	.elseif \extra == 0
		.set type, UNWIND_HINT_TYPE_REGS_PARTIAL
		.set sp_offset, \offset + (16*8)
	.else
		.set type, UNWIND_HINT_TYPE_REGS
	.endif

	UNWIND_HINT sp_reg=sp_reg sp_offset=sp_offset type=type
.endm

/* bench 24169.2.0 8b6c1f27544d */
/* bench 24169.2.1 99d423237d1c */
.endm

.macro UNWIND_HINT_FUNC
	UNWIND_HINT sp_reg=ORC_REG_SP sp_offset=8 type=UNWIND_HINT_TYPE_FUNC
.endm

#endif /* __ASSEMBLY__ */

#endif /* _ASM_X86_UNWIND_HINTS_H */
