// Seed: 2627978792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial assume (1);
  assign module_1.id_13 = 0;
endmodule
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 id_9
    , id_32,
    output wire id_10,
    output wand id_11
    , id_33,
    input supply0 id_12,
    input tri0 id_13,
    input wand id_14,
    input uwire id_15,
    input uwire id_16,
    input wand id_17,
    output supply0 id_18,
    output tri1 id_19,
    input tri id_20,
    input wor id_21,
    input tri1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input uwire id_25,
    input supply1 id_26,
    input tri1 module_1,
    output tri1 id_28,
    output tri id_29,
    output supply0 id_30
);
  reg id_34;
  always @(posedge 1'b0) begin : LABEL_0
    $unsigned(98);
    ;
    if (1'h0 | -1'h0) id_34 <= -1;
  end
  module_0 modCall_1 (
      id_32,
      id_33,
      id_33,
      id_32
  );
  assign id_18 = 1;
  always @(posedge -1'b0) begin : LABEL_1
    id_34#(
        .id_26(-1),
        .id_5 (1),
        .id_27(1),
        .id_24(1),
        .id_20(1)
    ) <= id_23;
  end
  always @(negedge -1'h0) begin : LABEL_2
    wait (-1);
  end
endmodule
