###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Aug 16 11:30:40 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q      (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.718
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.046 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.029 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.012 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |    0.031 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.111 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.179 | 
     | scan_clk__L6_I1              | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.314 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.343 | 
     | U3_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.438 | 
     | UART_TX_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.513 | 
     | U0_PULSE_GEN/rcv_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.159 |   0.718 |    0.672 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.718 |    0.672 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.046 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.063 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.081 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.216 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.069 |   0.239 |    0.285 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.285 |    0.331 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.337 |    0.384 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.363 |    0.409 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.411 |    0.457 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.458 |    0.504 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.506 |    0.552 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.553 |    0.599 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.604 |    0.650 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.027 | 0.026 |   0.630 |    0.676 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.632 |    0.678 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_ClkDiv/\count_reg[0] /CK 
Endpoint:   U1_ClkDiv/\count_reg[0] /SI     (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.736
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.065 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.048 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.030 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |    0.013 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.092 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.160 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.224 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.351 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.403 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.476 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.084 | 0.195 |   0.736 |    0.671 | 
     | U1_ClkDiv/\count_reg[0]      | SI ^        | SDFFRQX2M  | 0.084 | 0.000 |   0.736 |    0.671 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.065 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.082 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.099 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.235 | 
     | UART_SCAN_CLK__L1_I0    | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.069 |   0.239 |    0.304 | 
     | UART_SCAN_CLK__L2_I0    | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.285 |    0.350 | 
     | UART_SCAN_CLK__L3_I0    | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.337 |    0.402 | 
     | UART_SCAN_CLK__L4_I0    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.363 |    0.428 | 
     | UART_SCAN_CLK__L5_I1    | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.411 |    0.476 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.458 |    0.523 | 
     | UART_SCAN_CLK__L7_I0    | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.506 |    0.571 | 
     | UART_SCAN_CLK__L8_I0    | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.553 |    0.618 | 
     | UART_SCAN_CLK__L9_I0    | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.604 |    0.669 | 
     | UART_SCAN_CLK__L10_I0   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.026 |   0.630 |    0.694 | 
     | U1_ClkDiv/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.004 |   0.633 |    0.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.732
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.058 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |   -0.042 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.087 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.173 |   0.336 |    0.260 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.052 | 0.079 |   0.415 |    0.339 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.415 |    0.339 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.508 |    0.432 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.583 |    0.508 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.034 | 0.149 |   0.732 |    0.657 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.034 | 0.000 |   0.732 |    0.657 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.093 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |    0.109 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.238 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.069 |   0.232 |    0.307 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.278 |    0.353 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.405 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.356 |    0.431 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.373 |    0.448 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.066 |   0.439 |    0.514 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.439 |    0.514 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.532 |    0.607 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.607 |    0.682 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.055 | 0.002 |   0.609 |    0.684 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.733
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.059 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |   -0.043 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.086 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.173 |   0.336 |    0.259 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.052 | 0.079 |   0.415 |    0.338 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.415 |    0.338 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.508 |    0.431 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.583 |    0.506 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.150 |   0.733 |    0.657 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.733 |    0.657 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.094 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |    0.110 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.239 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.069 |   0.232 |    0.308 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.278 |    0.354 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.407 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.356 |    0.432 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.373 |    0.449 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.066 |   0.439 |    0.515 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.439 |    0.515 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.532 |    0.608 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.607 |    0.683 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.055 | 0.002 |   0.609 |    0.685 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.734
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.059 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |   -0.043 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.086 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.173 |   0.336 |    0.259 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.052 | 0.079 |   0.415 |    0.338 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.415 |    0.338 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.508 |    0.431 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.583 |    0.506 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.150 |   0.734 |    0.657 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.734 |    0.657 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.095 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |    0.110 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.240 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.069 |   0.232 |    0.309 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.278 |    0.354 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.407 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.356 |    0.432 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.373 |    0.449 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.066 |   0.439 |    0.515 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.439 |    0.515 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.532 |    0.608 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.607 |    0.684 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.055 | 0.002 |   0.609 |    0.686 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.608
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.734
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.060 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |   -0.044 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.085 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.173 |   0.336 |    0.258 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.052 | 0.079 |   0.415 |    0.337 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.415 |    0.337 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.508 |    0.430 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.583 |    0.506 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.150 |   0.733 |    0.656 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.734 |    0.656 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.095 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |    0.111 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.240 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.069 |   0.232 |    0.309 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.278 |    0.355 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.407 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.356 |    0.433 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.373 |    0.450 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.066 |   0.439 |    0.516 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.439 |    0.516 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.532 |    0.609 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.607 |    0.684 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.055 | 0.002 |   0.608 |    0.686 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.630
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.767
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.085 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.068 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.051 | 
     | U1_mux2X1/U1                             | B ^ -> Y ^  | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.085 | 
     | U0_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.173 |   0.343 |    0.258 | 
     | U0_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.080 | 0.075 |   0.418 |    0.333 | 
     | U0_ClkDiv/FE_PHC8_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.052 | 0.349 |   0.767 |    0.682 | 
     | U0_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSQX2M  | 0.052 | 0.000 |   0.767 |    0.682 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.085 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.102 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.120 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.255 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.069 |   0.239 |    0.324 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.285 |    0.370 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.337 |    0.423 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.363 |    0.448 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.411 |    0.496 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.458 |    0.543 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.506 |    0.591 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.553 |    0.638 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.604 |    0.689 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.027 | 0.026 |   0.630 |    0.715 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.027 | 0.001 |   0.630 |    0.716 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.742
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.068 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |   -0.053 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.077 | 
     | U0_ClkDiv/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.173 |   0.336 |    0.250 | 
     | U0_ClkDiv/U15             | B ^ -> Y ^  | MX2X2M        | 0.052 | 0.079 |   0.415 |    0.329 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.415 |    0.329 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.508 |    0.422 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.583 |    0.497 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.049 | 0.159 |   0.742 |    0.656 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M     | 0.049 | 0.000 |   0.742 |    0.656 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.104 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |    0.120 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.249 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.069 |   0.232 |    0.318 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.278 |    0.364 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.416 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.356 |    0.442 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.373 |    0.459 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.066 |   0.439 |    0.525 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.439 |    0.525 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.532 |    0.618 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.607 |    0.693 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M     | 0.055 | 0.002 |   0.609 |    0.695 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.773
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.088 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.071 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.054 | 
     | U1_mux2X1/U1                             | B ^ -> Y ^  | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.082 | 
     | U1_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.173 |   0.343 |    0.255 | 
     | U1_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.085 | 0.078 |   0.421 |    0.333 | 
     | U1_ClkDiv/FE_PHC7_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.056 | 0.352 |   0.773 |    0.684 | 
     | U1_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSQX1M  | 0.056 | 0.000 |   0.773 |    0.684 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.088 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.105 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.123 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.258 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.069 |   0.239 |    0.327 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.285 |    0.373 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.337 |    0.426 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.363 |    0.451 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.411 |    0.499 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.458 |    0.546 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.506 |    0.594 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.553 |    0.641 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.604 |    0.692 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.027 | 0.026 |   0.630 |    0.718 | 
     | U1_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.027 | 0.003 |   0.633 |    0.721 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.583
  Arrival Time                  0.680
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.097 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.265 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.575 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] | RN ^       | SDFFRQX2M | 0.480 | 0.008 |   0.680 |    0.583 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.114 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.131 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.174 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.254 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.322 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.386 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.513 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.565 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.638 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] | CK ^       | SDFFRQX2M  | 0.099 | 0.004 |   0.545 |    0.642 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.770
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.080 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.033 |   -0.064 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^  | MX2X2M     | 0.167 | 0.130 |   0.163 |    0.066 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.069 |   0.232 |    0.134 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.278 |    0.180 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.052 |   0.330 |    0.233 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.026 |   0.356 |    0.258 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.404 |    0.306 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.020 | 0.047 |   0.451 |    0.353 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.499 |    0.401 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.546 |    0.448 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.597 |    0.499 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.027 | 0.026 |   0.622 |    0.525 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.147 |   0.770 |    0.672 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.770 |    0.672 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.115 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.033 |    0.131 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.167 | 0.130 |   0.163 |    0.260 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.069 |   0.232 |    0.329 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.278 |    0.375 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.330 |    0.427 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.356 |    0.453 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.404 |    0.501 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.450 |    0.548 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.499 |    0.596 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.546 |    0.643 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.597 |    0.694 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.027 | 0.026 |   0.622 |    0.720 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.027 | 0.002 |   0.625 |    0.722 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.560
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.700
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.101 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.262 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.571 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 0.512 | 0.028 |   0.700 |    0.599 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.117 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.135 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.178 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.258 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.325 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.389 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.516 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.569 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.642 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M  | 0.110 | 0.019 |   0.560 |    0.661 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.559
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.598
  Arrival Time                  0.700
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.101 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.261 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.570 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | RN ^       | SDFFRQX2M | 0.512 | 0.028 |   0.700 |    0.598 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.118 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.135 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.178 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.258 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.326 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.390 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.517 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.569 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.642 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | CK ^       | SDFFRQX2M  | 0.110 | 0.018 |   0.559 |    0.661 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.673
  Arrival Time                  0.777
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.088 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.070 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.065 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.069 |   0.239 |    0.134 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.285 |    0.180 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.052 |   0.337 |    0.233 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.026 |   0.363 |    0.258 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.411 |    0.306 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.020 | 0.047 |   0.458 |    0.353 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.506 |    0.402 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.553 |    0.448 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.604 |    0.499 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.027 | 0.026 |   0.630 |    0.525 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.147 |   0.777 |    0.672 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.777 |    0.673 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.121 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.139 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.167 | 0.136 |   0.170 |    0.275 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.069 |   0.239 |    0.344 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.285 |    0.390 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.337 |    0.442 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.363 |    0.468 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.411 |    0.516 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.458 |    0.562 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.506 |    0.611 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.553 |    0.658 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.604 |    0.709 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.027 | 0.026 |   0.630 |    0.734 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.027 | 0.002 |   0.632 |    0.737 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /Q   (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.562
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.713
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.088 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.071 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.052 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.120 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.184 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.311 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.363 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.436 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.171 |   0.713 |    0.608 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.056 | 0.000 |   0.713 |    0.608 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.139 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.182 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.262 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.330 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.465 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.494 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.589 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.664 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.562 |    0.667 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.583
  Arrival Time                  0.688
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.105 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.257 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.567 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] | RN ^       | SDFFRQX2M | 0.492 | 0.017 |   0.688 |    0.583 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.139 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.182 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.262 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.330 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.394 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.521 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.573 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.646 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.099 | 0.004 |   0.545 |    0.650 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.594
  Arrival Time                  0.700
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.105 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.257 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.566 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | RN ^       | SDFFRQX2M | 0.512 | 0.028 |   0.700 |    0.594 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.140 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.183 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.262 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.330 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.394 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.521 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.573 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.646 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | CK ^       | SDFFRQX2M  | 0.109 | 0.014 |   0.555 |    0.661 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.555
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.594
  Arrival Time                  0.699
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.105 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.257 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.566 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | RN ^       | SDFFRQX2M | 0.512 | 0.028 |   0.699 |    0.594 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.140 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.183 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.262 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.330 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.394 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.521 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.574 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.647 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | CK ^       | SDFFRQX2M  | 0.109 | 0.014 |   0.555 |    0.660 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.325
  Arrival Time                  0.431
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.016 |   0.016 |   -0.089 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.030 |   -0.075 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.041 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.094 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.167 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.159 |   0.431 |    0.325 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.431 |    0.325 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.016 |   0.016 |    0.122 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.014 |   0.030 |    0.136 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.252 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.305 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.378 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.100 | 0.005 |   0.277 |    0.383 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.543
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.581
  Arrival Time                  0.687
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.106 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.257 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.566 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | RN ^       | SDFFRQX2M | 0.489 | 0.015 |   0.687 |    0.581 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.140 | 
     | scan_clk__L3_I0                      | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.183 | 
     | scan_clk__L4_I0                      | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.263 | 
     | scan_clk__L5_I0                      | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.330 | 
     | scan_clk__L6_I0                      | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.394 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.521 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.574 | 
     | REF_SCAN_CLK__L2_I1                  | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.647 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.098 | 0.002 |   0.543 |    0.649 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.543
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.581
  Arrival Time                  0.687
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.106 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.257 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.566 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | RN ^       | SDFFRQX2M | 0.489 | 0.016 |   0.687 |    0.581 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.140 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.183 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.263 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.331 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.394 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.521 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.574 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.647 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.098 | 0.002 |   0.543 |    0.649 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.554
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.593
  Arrival Time                  0.699
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.106 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.256 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.565 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | RN ^       | SDFFRQX2M | 0.512 | 0.028 |   0.699 |    0.593 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.140 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.183 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.263 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.331 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.395 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.522 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.574 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.647 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | CK ^       | SDFFRQX2M  | 0.109 | 0.013 |   0.554 |    0.660 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.279
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.327
  Arrival Time                  0.433
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.016 |   0.016 |   -0.090 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.030 |   -0.076 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.040 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.093 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.166 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.161 |   0.433 |    0.327 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.433 |    0.327 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.016 |   0.016 |    0.123 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.014 |   0.030 |    0.137 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.253 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.305 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.378 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.102 | 0.007 |   0.279 |    0.385 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.278
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.326
  Arrival Time                  0.433
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.016 |   0.016 |   -0.090 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.030 |   -0.076 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.040 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.093 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.166 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.160 |   0.433 |    0.326 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.433 |    0.326 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.016 |   0.016 |    0.123 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.014 |   0.030 |    0.137 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.253 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.305 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.378 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.101 | 0.006 |   0.278 |    0.385 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.561
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.602
  Arrival Time                  0.709
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.072 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.029 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.051 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.118 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.253 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.283 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.377 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.453 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.149 |   0.709 |    0.602 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.709 |    0.602 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.141 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.184 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.264 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.331 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.466 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.496 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.591 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.666 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.561 |    0.668 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.581
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.619
  Arrival Time                  0.726
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.072 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.029 | 
     | scan_clk__L4_I0                                    | A v -> Y ^   | INVXLM     | 0.110 | 0.080 |   0.157 |    0.050 | 
     | scan_clk__L5_I0                                    | A ^ -> Y v   | INVXLM     | 0.086 | 0.068 |   0.225 |    0.118 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.253 | 
     | scan_clk__L7_I0                                    | A v -> Y ^   | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.283 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.118 | 0.112 |   0.501 |    0.395 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^   | CLKBUFX40M | 0.041 | 0.076 |   0.577 |    0.471 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_ | CK ^ -> QN ^ | SDFFRX1M   | 0.082 | 0.149 |   0.726 |    0.619 | 
     | reg[3]                                             |              |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | SI ^         | SDFFRQX2M  | 0.082 | 0.000 |   0.726 |    0.619 | 
     | _reg[0]                                            |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.141 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.184 | 
     | scan_clk__L4_I0                                    | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.264 | 
     | scan_clk__L5_I0                                    | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.331 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.466 | 
     | scan_clk__L7_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.496 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.118 | 0.112 |   0.501 |    0.608 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.041 | 0.076 |   0.577 |    0.684 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | CK ^       | SDFFRQX2M  | 0.041 | 0.004 |   0.581 |    0.688 | 
     | _reg[0]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.277
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.325
  Arrival Time                  0.432
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.016 |   0.016 |   -0.090 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.030 |   -0.077 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.040 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.092 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.165 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.159 |   0.432 |    0.325 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.432 |    0.325 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.016 |   0.016 |    0.123 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.014 |   0.030 |    0.137 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.134 | 0.116 |   0.147 |    0.254 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.199 |    0.306 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.272 |    0.379 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.100 | 0.005 |   0.277 |    0.384 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.561
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.602
  Arrival Time                  0.710
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.091 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.073 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.030 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.049 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.117 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.252 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.282 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.376 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.452 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   0.710 |    0.602 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.710 |    0.602 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.142 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.185 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.265 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.332 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.467 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.497 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.592 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.667 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.561 |    0.669 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /Q   (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.561
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.607
  Arrival Time                  0.715
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.091 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.073 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.031 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.049 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.117 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.181 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.308 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.360 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.433 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.061 | 0.173 |   0.714 |    0.607 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.061 | 0.000 |   0.715 |    0.607 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.142 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.185 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.265 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.333 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.468 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.497 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.592 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.667 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.561 |    0.669 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.562
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.602
  Arrival Time                  0.710
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.091 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.074 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.031 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.049 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.117 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.252 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.281 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.376 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.451 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   0.710 |    0.602 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.710 |    0.602 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.142 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.185 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.265 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.333 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.468 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.497 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.592 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.667 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.562 |    0.670 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.561
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.601
  Arrival Time                  0.710
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.074 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.031 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.049 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.116 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.251 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.281 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.376 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.451 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.150 |   0.710 |    0.601 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.710 |    0.601 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.143 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.186 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.266 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.333 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.468 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.498 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.593 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.668 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.561 |    0.669 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.589
  Arrival Time                  0.698
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.074 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.031 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.048 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.116 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.180 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.307 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.359 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.432 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.157 |   0.698 |    0.589 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.034 | 0.000 |   0.698 |    0.589 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.126 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.143 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.186 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.266 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.334 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.397 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.525 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.577 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.650 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.099 | 0.004 |   0.545 |    0.654 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/D          (^) checked with  leading edge 
of 'UART_TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (^) triggered by  leading edge 
of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  0.763
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                    |             |               |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.109 | 
     | UART_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.091 | 
     | UART_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |   -0.076 | 
     | U1_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.054 | 
     | U0_ClkDiv/div_clk_reg              | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.173 |   0.336 |    0.227 | 
     | U0_ClkDiv/U15                      | B ^ -> Y ^  | MX2X2M        | 0.052 | 0.079 |   0.415 |    0.306 | 
     | U0_ClkDiv                          | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.415 |    0.306 | 
     | U3_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.508 |    0.399 | 
     | UART_TX_SCAN_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.583 |    0.474 | 
     | U0_UART/U0_UART_TX/U0_fsm/busy_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.071 | 0.180 |   0.763 |    0.654 | 
     | U0_PULSE_GEN/rcv_flop_reg          | D ^         | SDFFRQX2M     | 0.071 | 0.000 |   0.763 |    0.654 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.109 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.127 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.033 |    0.142 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.167 | 0.130 |   0.163 |    0.272 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.069 |   0.232 |    0.341 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.278 |    0.387 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.439 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.356 |    0.465 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.373 |    0.482 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.066 |   0.439 |    0.548 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.439 |    0.548 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.087 | 0.093 |   0.532 |    0.641 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.055 | 0.075 |   0.607 |    0.716 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^        | SDFFRQX2M     | 0.055 | 0.002 |   0.609 |    0.718 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.547
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.591
  Arrival Time                  0.701
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.093 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.075 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.032 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.048 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.115 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.179 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.306 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.359 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.432 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.160 |   0.701 |    0.591 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.701 |    0.591 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.126 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.144 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.187 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.267 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.334 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.398 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.525 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.578 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.651 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.101 | 0.006 |   0.547 |    0.657 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.589
  Arrival Time                  0.699
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.110 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.252 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.561 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | RN ^       | SDFFRQX2M | 0.511 | 0.027 |   0.699 |    0.589 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.127 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.145 | 
     | scan_clk__L3_I0                      | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.188 | 
     | scan_clk__L4_I0                      | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.267 | 
     | scan_clk__L5_I0                      | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.335 | 
     | scan_clk__L6_I0                      | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.399 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.526 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.578 | 
     | REF_SCAN_CLK__L2_I1                  | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.651 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.106 | 0.009 |   0.550 |    0.660 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /Q   (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.561
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.607
  Arrival Time                  0.718
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.094 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.077 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.034 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.046 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.114 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.178 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.305 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.357 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.430 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.064 | 0.177 |   0.718 |    0.607 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.064 | 0.000 |   0.718 |    0.607 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.128 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.145 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.188 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.268 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.336 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.471 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.500 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.595 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.670 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.561 |    0.672 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.554
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.594
  Arrival Time                  0.705
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.112 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.250 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.560 | 
     | U0_RegFile/\regArr_reg[3][0] | RN ^       | SDFFRQX2M | 0.520 | 0.034 |   0.705 |    0.594 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.129 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.146 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.189 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.269 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.337 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.400 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.528 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.580 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.653 | 
     | U0_RegFile/\regArr_reg[3][0] | CK ^       | SDFFRQX2M  | 0.107 | 0.013 |   0.554 |    0.666 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.546
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.697
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.112 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.250 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.560 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] | RN ^       | SDFFRQX2M | 0.507 | 0.025 |   0.697 |    0.585 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.129 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.146 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.189 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.269 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.337 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.400 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.528 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.580 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.653 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.100 | 0.005 |   0.546 |    0.658 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.546
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.587
  Arrival Time                  0.700
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.096 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.078 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.036 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.044 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.112 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.176 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.303 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.355 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.428 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.159 |   0.700 |    0.587 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.700 |    0.587 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.130 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.147 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.190 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.270 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.338 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.401 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.529 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.581 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.654 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.100 | 0.005 |   0.546 |    0.659 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_RegFile/RdData_VLD_reg/CK 
Endpoint:   U0_RegFile/RdData_VLD_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.552
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.591
  Arrival Time                  0.704
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.113 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.249 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.558 | 
     | U0_RegFile/RdData_VLD_reg  | RN ^       | SDFFRQX2M | 0.519 | 0.033 |   0.704 |    0.591 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.130 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.147 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.190 | 
     | scan_clk__L4_I0           | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.270 | 
     | scan_clk__L5_I0           | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.338 | 
     | scan_clk__L6_I0           | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.402 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.529 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.581 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.654 | 
     | U0_RegFile/RdData_VLD_reg | CK ^       | SDFFRQX2M  | 0.106 | 0.011 |   0.552 |    0.665 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.561
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.600
  Arrival Time                  0.714
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.097 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.079 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.036 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.044 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.175 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.302 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.355 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.428 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.173 |   0.714 |    0.600 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.714 |    0.600 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.130 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.148 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.191 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.271 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.338 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.473 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.503 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.598 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.673 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.561 |    0.674 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.548
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.589
  Arrival Time                  0.702
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.097 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.079 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.036 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.044 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.175 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.302 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.355 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.428 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.161 |   0.702 |    0.588 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.702 |    0.589 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.130 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.148 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.191 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.271 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.338 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.402 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.529 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.582 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.655 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.102 | 0.007 |   0.548 |    0.662 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /Q   (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.562
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.607
  Arrival Time                  0.721
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.097 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.079 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.036 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.044 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.175 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.302 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.355 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.428 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.179 |   0.720 |    0.607 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.066 | 0.001 |   0.721 |    0.607 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.130 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.148 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.191 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.271 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.338 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.473 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.503 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.598 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.673 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.562 |    0.675 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.547
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.588
  Arrival Time                  0.702
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.097 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.079 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.036 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.043 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.175 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.302 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.354 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.427 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.160 |   0.702 |    0.588 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.702 |    0.588 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.131 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.148 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.191 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.271 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.339 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.402 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.530 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.582 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.655 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.101 | 0.006 |   0.547 |    0.661 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.546
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.699
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.114 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.078 | 0.362 |   0.362 |    0.248 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.479 | 0.309 |   0.672 |    0.557 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | RN ^       | SDFFRQX2M | 0.511 | 0.027 |   0.699 |    0.585 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.131 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.149 | 
     | scan_clk__L3_I0                      | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.191 | 
     | scan_clk__L4_I0                      | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.271 | 
     | scan_clk__L5_I0                      | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.339 | 
     | scan_clk__L6_I0                      | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.403 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.530 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.582 | 
     | REF_SCAN_CLK__L2_I1                  | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.655 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.101 | 0.005 |   0.546 |    0.660 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.546
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.586
  Arrival Time                  0.701
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.097 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.080 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.037 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.043 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.174 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.302 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.354 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.427 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.159 |   0.701 |    0.586 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.701 |    0.586 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.131 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.149 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.191 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.271 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.339 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.403 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.530 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.582 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.655 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.100 | 0.005 |   0.546 |    0.660 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/enable_flop_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.548
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.588
  Arrival Time                  0.703
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.081 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.038 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.042 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.110 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.070 | 0.064 |   0.289 |    0.174 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.301 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.353 | 
     | REF_SCAN_CLK__L2_I1            | A v -> Y ^  | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.426 | 
     | U0_ref_sync/enable_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.162 |   0.703 |    0.588 | 
     | U0_ref_sync/enable_pulse_d_reg | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.703 |    0.588 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.149 | 
     | scan_clk__L3_I0                | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.192 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.272 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.340 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVXLM     | 0.070 | 0.064 |   0.289 |    0.404 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.134 | 0.127 |   0.416 |    0.531 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.051 | 0.052 |   0.468 |    0.583 | 
     | REF_SCAN_CLK__L2_I1            | A v -> Y ^ | CLKINVX40M | 0.098 | 0.073 |   0.541 |    0.656 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.102 | 0.007 |   0.548 |    0.663 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.561
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.601
  Arrival Time                  0.717
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.081 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.039 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.041 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.109 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.244 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.274 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.368 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.444 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.158 |   0.717 |    0.601 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.717 |    0.601 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.150 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.193 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.273 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.341 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.476 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.505 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.600 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.675 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.561 |    0.677 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.562
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.601
  Arrival Time                  0.717
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.081 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.039 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.041 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.109 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.244 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.274 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.368 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.443 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.158 |   0.717 |    0.601 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.717 |    0.601 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.150 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.193 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.273 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.341 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.476 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.505 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.600 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.675 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.562 |    0.677 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.562
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.601
  Arrival Time                  0.717
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.034 |   -0.082 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.064 | 0.043 |   0.077 |   -0.039 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.110 | 0.080 |   0.157 |    0.041 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.086 | 0.068 |   0.225 |    0.109 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.244 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.274 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.368 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.443 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.158 |   0.717 |    0.601 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.717 |    0.601 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.034 |    0.150 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.064 | 0.043 |   0.077 |    0.193 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.110 | 0.080 |   0.157 |    0.273 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.225 |    0.341 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.109 | 0.135 |   0.360 |    0.476 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.389 |    0.505 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.484 |    0.600 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.055 | 0.075 |   0.559 |    0.675 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.002 |   0.562 |    0.678 | 
     +------------------------------------------------------------------------------------------------------------+ 

