read -sv run_verilog_mid/adder_32b_19_72_f6b77ba7298027c38b3745ab35ba4f12.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_72_f6b77ba7298027c38b3745ab35ba4f12_yosys.v
