library verilog;
use verilog.vl_types.all;
entity gtwizard_ultrascale_0_example_top_sim is
end gtwizard_ultrascale_0_example_top_sim;
