$comment
	File created using the following command:
		vcd file p06.msim.vcd -direction
$end
$date
	Fri Jun 03 11:52:16 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module p06_vlg_vec_tst $end
$var reg 2 ! ADR [1:0] $end
$var reg 1 " button1 $end
$var reg 1 # button2 $end
$var reg 1 $ button3 $end
$var reg 1 % CLK $end
$var reg 8 & w0 [7:0] $end
$var reg 8 ' w1 [7:0] $end
$var reg 8 ( w2 [7:0] $end
$var reg 8 ) w3 [7:0] $end
$var wire 1 * cyfry [3] $end
$var wire 1 + cyfry [2] $end
$var wire 1 , cyfry [1] $end
$var wire 1 - cyfry [0] $end
$var wire 1 . empty $end
$var wire 1 / full $end
$var wire 1 0 jed [7] $end
$var wire 1 1 jed [6] $end
$var wire 1 2 jed [5] $end
$var wire 1 3 jed [4] $end
$var wire 1 4 jed [3] $end
$var wire 1 5 jed [2] $end
$var wire 1 6 jed [1] $end
$var wire 1 7 jed [0] $end
$var wire 1 8 wy [7] $end
$var wire 1 9 wy [6] $end
$var wire 1 : wy [5] $end
$var wire 1 ; wy [4] $end
$var wire 1 < wy [3] $end
$var wire 1 = wy [2] $end
$var wire 1 > wy [1] $end
$var wire 1 ? wy [0] $end
$var wire 1 @ sampler $end
$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var tri1 1 D devclrn $end
$var tri1 1 E devpor $end
$var tri1 1 F devoe $end
$var wire 1 G full~output_o $end
$var wire 1 H empty~output_o $end
$var wire 1 I cyfry[3]~output_o $end
$var wire 1 J cyfry[2]~output_o $end
$var wire 1 K cyfry[1]~output_o $end
$var wire 1 L cyfry[0]~output_o $end
$var wire 1 M jed[7]~output_o $end
$var wire 1 N jed[6]~output_o $end
$var wire 1 O jed[5]~output_o $end
$var wire 1 P jed[4]~output_o $end
$var wire 1 Q jed[3]~output_o $end
$var wire 1 R jed[2]~output_o $end
$var wire 1 S jed[1]~output_o $end
$var wire 1 T jed[0]~output_o $end
$var wire 1 U wy[7]~output_o $end
$var wire 1 V wy[6]~output_o $end
$var wire 1 W wy[5]~output_o $end
$var wire 1 X wy[4]~output_o $end
$var wire 1 Y wy[3]~output_o $end
$var wire 1 Z wy[2]~output_o $end
$var wire 1 [ wy[1]~output_o $end
$var wire 1 \ wy[0]~output_o $end
$var wire 1 ] button1~input_o $end
$var wire 1 ^ button1~inputclkctrl_outclk $end
$var wire 1 _ button3~input_o $end
$var wire 1 ` button2~input_o $end
$var wire 1 a inst2|count[0]~5_combout $end
$var wire 1 b button2~inputclkctrl_outclk $end
$var wire 1 c inst2|Add1~0_combout $end
$var wire 1 d inst2|count~0_combout $end
$var wire 1 e inst2|count~1_combout $end
$var wire 1 f inst2|count~3_combout $end
$var wire 1 g inst2|count~4_combout $end
$var wire 1 h inst|Equal0~0_combout $end
$var wire 1 i inst2|count~2_combout $end
$var wire 1 j inst2|Equal0~0_combout $end
$var wire 1 k inst2|f_full~0_combout $end
$var wire 1 l inst2|f_full~q $end
$var wire 1 m inst2|f_empt~0_combout $end
$var wire 1 n inst2|f_empt~q $end
$var wire 1 o CLK~input_o $end
$var wire 1 p CLK~inputclkctrl_outclk $end
$var wire 1 q inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 r ~GND~combout $end
$var wire 1 s inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4_combout $end
$var wire 1 t inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~2_combout $end
$var wire 1 u inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3_combout $end
$var wire 1 v inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout $end
$var wire 1 w inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~5_combout $end
$var wire 1 x inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 y inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita18~COUT $end
$var wire 1 z inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita18~0_combout $end
$var wire 1 { inst10|LPM_COUNTER_component|auto_generated|cout_actual~combout $end
$var wire 1 | inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 } inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 ~ inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 !! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 "! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 #! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 $! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 %! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 &! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 '! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 (! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 )! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 *! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 +! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout $end
$var wire 1 ,! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 -! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout $end
$var wire 1 .! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 /! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout $end
$var wire 1 0! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 1! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout $end
$var wire 1 2! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 3! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout $end
$var wire 1 4! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT $end
$var wire 1 5! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout $end
$var wire 1 6! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT $end
$var wire 1 7! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita13~combout $end
$var wire 1 8! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT $end
$var wire 1 9! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita14~combout $end
$var wire 1 :! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT $end
$var wire 1 ;! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita15~combout $end
$var wire 1 <! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita15~COUT $end
$var wire 1 =! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita16~combout $end
$var wire 1 >! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita16~COUT $end
$var wire 1 ?! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita17~combout $end
$var wire 1 @! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita17~COUT $end
$var wire 1 A! inst10|LPM_COUNTER_component|auto_generated|counter_comb_bita18~combout $end
$var wire 1 B! inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]~clkctrl_outclk $end
$var wire 1 C! inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 D! inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 E! inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 F! inst7|Mux2~0_combout $end
$var wire 1 G! inst7|Mux2~1_combout $end
$var wire 1 H! inst7|Mux2~2_combout $end
$var wire 1 I! inst5|LPM_MUX_component|auto_generated|result_node[2]~4_combout $end
$var wire 1 J! inst|Equal0~1_combout $end
$var wire 1 K! inst5|LPM_MUX_component|auto_generated|result_node[6]~5_combout $end
$var wire 1 L! inst|Equal7~0_combout $end
$var wire 1 M! inst5|LPM_MUX_component|auto_generated|result_node[6]~6_combout $end
$var wire 1 N! inst5|LPM_MUX_component|auto_generated|result_node[5]~7_combout $end
$var wire 1 O! inst5|LPM_MUX_component|auto_generated|result_node[5]~8_combout $end
$var wire 1 P! inst5|LPM_MUX_component|auto_generated|result_node[4]~9_combout $end
$var wire 1 Q! inst5|LPM_MUX_component|auto_generated|result_node[4]~15_combout $end
$var wire 1 R! inst|Equal7~1_combout $end
$var wire 1 S! inst5|LPM_MUX_component|auto_generated|result_node[3]~10_combout $end
$var wire 1 T! inst5|LPM_MUX_component|auto_generated|result_node[2]~11_combout $end
$var wire 1 U! inst5|LPM_MUX_component|auto_generated|result_node[2]~16_combout $end
$var wire 1 V! inst5|LPM_MUX_component|auto_generated|result_node[1]~12_combout $end
$var wire 1 W! inst5|LPM_MUX_component|auto_generated|result_node[1]~13_combout $end
$var wire 1 X! inst5|LPM_MUX_component|auto_generated|result_node[0]~14_combout $end
$var wire 1 Y! ADR[0]~input_o $end
$var wire 1 Z! ADR[1]~input_o $end
$var wire 1 [! w2[7]~input_o $end
$var wire 1 \! w0[7]~input_o $end
$var wire 1 ]! inst8|LPM_MUX_component|auto_generated|result_node[7]~0_combout $end
$var wire 1 ^! w1[7]~input_o $end
$var wire 1 _! w3[7]~input_o $end
$var wire 1 `! inst8|LPM_MUX_component|auto_generated|result_node[7]~1_combout $end
$var wire 1 a! w2[6]~input_o $end
$var wire 1 b! w3[6]~input_o $end
$var wire 1 c! w0[6]~input_o $end
$var wire 1 d! w1[6]~input_o $end
$var wire 1 e! inst8|LPM_MUX_component|auto_generated|result_node[6]~2_combout $end
$var wire 1 f! inst8|LPM_MUX_component|auto_generated|result_node[6]~3_combout $end
$var wire 1 g! w3[5]~input_o $end
$var wire 1 h! w2[5]~input_o $end
$var wire 1 i! w0[5]~input_o $end
$var wire 1 j! inst8|LPM_MUX_component|auto_generated|result_node[5]~4_combout $end
$var wire 1 k! w1[5]~input_o $end
$var wire 1 l! inst8|LPM_MUX_component|auto_generated|result_node[5]~5_combout $end
$var wire 1 m! w2[4]~input_o $end
$var wire 1 n! w3[4]~input_o $end
$var wire 1 o! w0[4]~input_o $end
$var wire 1 p! w1[4]~input_o $end
$var wire 1 q! inst8|LPM_MUX_component|auto_generated|result_node[4]~6_combout $end
$var wire 1 r! inst8|LPM_MUX_component|auto_generated|result_node[4]~7_combout $end
$var wire 1 s! w0[3]~input_o $end
$var wire 1 t! w2[3]~input_o $end
$var wire 1 u! inst8|LPM_MUX_component|auto_generated|result_node[3]~8_combout $end
$var wire 1 v! w1[3]~input_o $end
$var wire 1 w! w3[3]~input_o $end
$var wire 1 x! inst8|LPM_MUX_component|auto_generated|result_node[3]~9_combout $end
$var wire 1 y! w3[2]~input_o $end
$var wire 1 z! w0[2]~input_o $end
$var wire 1 {! w1[2]~input_o $end
$var wire 1 |! inst8|LPM_MUX_component|auto_generated|result_node[2]~10_combout $end
$var wire 1 }! w2[2]~input_o $end
$var wire 1 ~! inst8|LPM_MUX_component|auto_generated|result_node[2]~11_combout $end
$var wire 1 !" w3[1]~input_o $end
$var wire 1 "" w1[1]~input_o $end
$var wire 1 #" w2[1]~input_o $end
$var wire 1 $" w0[1]~input_o $end
$var wire 1 %" inst8|LPM_MUX_component|auto_generated|result_node[1]~12_combout $end
$var wire 1 &" inst8|LPM_MUX_component|auto_generated|result_node[1]~13_combout $end
$var wire 1 '" w2[0]~input_o $end
$var wire 1 (" w0[0]~input_o $end
$var wire 1 )" w1[0]~input_o $end
$var wire 1 *" inst8|LPM_MUX_component|auto_generated|result_node[0]~14_combout $end
$var wire 1 +" w3[0]~input_o $end
$var wire 1 ," inst8|LPM_MUX_component|auto_generated|result_node[0]~15_combout $end
$var wire 1 -" inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 ." inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 /" inst2|count [3] $end
$var wire 1 0" inst2|count [2] $end
$var wire 1 1" inst2|count [1] $end
$var wire 1 2" inst2|count [0] $end
$var wire 1 3" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [18] $end
$var wire 1 4" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [17] $end
$var wire 1 5" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [16] $end
$var wire 1 6" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [15] $end
$var wire 1 7" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [14] $end
$var wire 1 8" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [13] $end
$var wire 1 9" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] $end
$var wire 1 :" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] $end
$var wire 1 ;" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] $end
$var wire 1 <" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] $end
$var wire 1 =" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] $end
$var wire 1 >" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 ?" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 @" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 A" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 B" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 C" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 D" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 E" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x"
x#
x$
x%
b1 &
b10 '
b100 (
b1000 )
1a
xb
0c
xd
0e
0f
xg
1h
0i
0j
xk
0l
0m
0n
xo
xp
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
10!
01!
02!
03!
14!
05!
06!
07!
18!
09!
0:!
0;!
1<!
0=!
0>!
0-
1,
1+
1*
0.
0/
07
06
05
04
03
02
11
10
1?
0>
0=
0<
0;
0:
09
08
x@
0A
1B
xC
1D
1E
1F
0G
0H
1I
1J
1K
0L
1M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
x]
x^
x_
x`
0?!
1@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
1I!
1J!
1K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
1w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
1("
0)"
1*"
0+"
1,"
0."
0-"
02"
01"
00"
0/"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
$end
#200000
b1 !
1Y!
0@
0*"
1&"
1[
1>
0,"
0\
0?
#400000
b11 !
b10 !
0Y!
1Z!
1@
0&"
1~!
0[
1Z
0>
1=
#600000
b11 !
1Y!
0@
1*"
1%"
1|!
1u!
1q!
1j!
1e!
1]!
1&"
1[
1>
0&"
0~!
1x!
0[
0Z
1Y
0>
0=
1<
#800000
b1 !
b0 !
0Y!
0Z!
1@
0%"
0|!
0u!
0q!
0j!
0e!
0]!
1&"
1l!
1`!
1,"
1~!
1r!
1f!
1[
1W
1U
1\
1Z
1X
1V
1>
1:
18
1?
1=
1;
19
0&"
0~!
0x!
0r!
0l!
0f!
0`!
0[
0Z
0Y
0X
0W
0V
0U
0>
0=
0<
0;
0:
09
08
#1000000
