Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 23 14:53:25 2025
| Host         : LAPTOP-TSMU9UUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (12)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clkdiv_inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.130        0.000                      0                   41        0.210        0.000                      0                   41        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                6.130        0.000                      0                   41        0.210        0.000                      0                   41        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        GCLK                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.890ns (26.319%)  route 2.492ns (73.681%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.799     9.009    clkdiv_inst/p_0_in
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[5]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y89        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.890ns (26.319%)  route 2.492ns (73.681%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.799     9.009    clkdiv_inst/p_0_in
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[6]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y89        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.890ns (26.319%)  route 2.492ns (73.681%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.799     9.009    clkdiv_inst/p_0_in
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[7]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y89        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.890ns (26.319%)  route 2.492ns (73.681%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.799     9.009    clkdiv_inst/p_0_in
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[8]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y89        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.890ns (27.586%)  route 2.336ns (72.414%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.644     8.854    clkdiv_inst/p_0_in
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.686    15.168    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
                         clock pessimism              0.459    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X112Y88        FDRE (Setup_fdre_C_R)       -0.524    15.068    clkdiv_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.890ns (27.510%)  route 2.345ns (72.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.653     8.863    clkdiv_inst/p_0_in
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[10]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y90        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.890ns (27.510%)  route 2.345ns (72.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.653     8.863    clkdiv_inst/p_0_in
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[11]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y90        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.890ns (27.510%)  route 2.345ns (72.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.653     8.863    clkdiv_inst/p_0_in
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[12]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y90        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.890ns (27.510%)  route 2.345ns (72.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.653     8.863    clkdiv_inst/p_0_in
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.687    15.169    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[9]/C
                         clock pessimism              0.434    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X111Y90        FDRE (Setup_fdre_C_R)       -0.429    15.139    clkdiv_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.890ns (28.099%)  route 2.277ns (71.901%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.865     5.627    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     6.145 r  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.977     7.122    clkdiv_inst/counter[0]
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  clkdiv_inst/counter[15]_i_3/O
                         net (fo=1, routed)           0.300     7.546    clkdiv_inst/counter[15]_i_3_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clkdiv_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.416     8.086    clkdiv_inst/counter[15]_i_2_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.124     8.210 r  clkdiv_inst/counter[15]_i_1/O
                         net (fo=17, routed)          0.585     8.795    clkdiv_inst/p_0_in
    SLICE_X111Y91        FDRE                                         r  clkdiv_inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.688    15.170    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y91        FDRE                                         r  clkdiv_inst/counter_reg[13]/C
                         clock pessimism              0.434    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X111Y91        FDRE (Setup_fdre_C_R)       -0.429    15.140    clkdiv_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.633     1.580    u_pwm/GCLK
    SLICE_X108Y86        FDRE                                         r  u_pwm/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164     1.744 r  u_pwm/counter_reg[2]/Q
                         net (fo=7, routed)           0.106     1.850    u_pwm/Q[2]
    SLICE_X109Y86        LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  u_pwm/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.895    u_pwm/plusOp[5]
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.902     2.096    u_pwm/GCLK
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[5]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X109Y86        FDRE (Hold_fdre_C_D)         0.092     1.685    u_pwm/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.633     1.580    u_pwm/GCLK
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  u_pwm/counter_reg[6]/Q
                         net (fo=4, routed)           0.168     1.889    u_pwm/Q[6]
    SLICE_X109Y86        LUT4 (Prop_lut4_I3_O)        0.042     1.931 r  u_pwm/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u_pwm/plusOp[7]
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.902     2.096    u_pwm/GCLK
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[7]/C
                         clock pessimism             -0.516     1.580    
    SLICE_X109Y86        FDRE (Hold_fdre_C_D)         0.107     1.687    u_pwm/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.634     1.581    u_pwm/GCLK
    SLICE_X108Y87        FDRE                                         r  u_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     1.745 r  u_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.185     1.929    u_pwm/Q[0]
    SLICE_X108Y86        LUT4 (Prop_lut4_I1_O)        0.048     1.977 r  u_pwm/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u_pwm/plusOp[3]
    SLICE_X108Y86        FDRE                                         r  u_pwm/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.902     2.096    u_pwm/GCLK
    SLICE_X108Y86        FDRE                                         r  u_pwm/counter_reg[3]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.131     1.726    u_pwm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.634     1.581    u_pwm/GCLK
    SLICE_X108Y87        FDRE                                         r  u_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     1.745 r  u_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.185     1.929    u_pwm/Q[0]
    SLICE_X108Y86        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  u_pwm/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.974    u_pwm/plusOp[2]
    SLICE_X108Y86        FDRE                                         r  u_pwm/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.902     2.096    u_pwm/GCLK
    SLICE_X108Y86        FDRE                                         r  u_pwm/counter_reg[2]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.120     1.715    u_pwm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.636     1.583    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.841    clkdiv_inst/counter[8]
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.949 r  clkdiv_inst/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.949    clkdiv_inst/p_1_in[8]
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.908     2.102    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y89        FDRE                                         r  clkdiv_inst/counter_reg[8]/C
                         clock pessimism             -0.519     1.583    
    SLICE_X111Y89        FDRE (Hold_fdre_C_D)         0.105     1.688    clkdiv_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.637     1.584    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  clkdiv_inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.842    clkdiv_inst/counter[12]
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.950 r  clkdiv_inst/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.950    clkdiv_inst/p_1_in[12]
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.909     2.103    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[12]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.105     1.689    clkdiv_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_pwm/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.633     1.580    u_pwm/GCLK
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  u_pwm/counter_reg[6]/Q
                         net (fo=4, routed)           0.168     1.889    u_pwm/Q[6]
    SLICE_X109Y86        LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  u_pwm/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.934    u_pwm/plusOp[6]
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.902     2.096    u_pwm/GCLK
    SLICE_X109Y86        FDRE                                         r  u_pwm/counter_reg[6]/C
                         clock pessimism             -0.516     1.580    
    SLICE_X109Y86        FDRE (Hold_fdre_C_D)         0.091     1.671    u_pwm/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.636     1.583    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y88        FDRE                                         r  clkdiv_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  clkdiv_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.843    clkdiv_inst/counter[4]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  clkdiv_inst/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.951    clkdiv_inst/p_1_in[4]
    SLICE_X111Y88        FDRE                                         r  clkdiv_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.908     2.102    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y88        FDRE                                         r  clkdiv_inst/counter_reg[4]/C
                         clock pessimism             -0.519     1.583    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.105     1.688    clkdiv_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.636     1.583    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164     1.747 f  clkdiv_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.922    clkdiv_inst/counter[0]
    SLICE_X112Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.967 r  clkdiv_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.967    clkdiv_inst/p_1_in[0]
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.908     2.102    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X112Y88        FDRE                                         r  clkdiv_inst/counter_reg[0]/C
                         clock pessimism             -0.519     1.583    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.120     1.703    clkdiv_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.637     1.584    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  clkdiv_inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.845    clkdiv_inst/counter[11]
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.956 r  clkdiv_inst/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.956    clkdiv_inst/p_1_in[11]
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.909     2.103    clkdiv_inst/GCLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  clkdiv_inst/counter_reg[11]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.105     1.689    clkdiv_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y89  clkdiv_inst/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y88  clkdiv_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y90  clkdiv_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y90  clkdiv_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y90  clkdiv_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y91  clkdiv_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y91  clkdiv_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y91  clkdiv_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y88  clkdiv_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y89  clkdiv_inst/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y89  clkdiv_inst/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y88  clkdiv_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y88  clkdiv_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y89  clkdiv_inst/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y89  clkdiv_inst/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y88  clkdiv_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y88  clkdiv_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y90  clkdiv_inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 4.789ns (52.818%)  route 4.278ns (47.182%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE                         0.000     0.000 r  u_counter/count_reg[3]/C
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/count_reg[3]/Q
                         net (fo=7, routed)           0.864     1.283    u_counter/Q[3]
    SLICE_X109Y87        LUT4 (Prop_lut4_I0_O)        0.299     1.582 r  u_counter/pwm_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.582    u_pwm/S[1]
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.132 r  u_pwm/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           3.414     5.546    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.521     9.068 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     9.068    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.102ns  (logic 1.749ns (34.275%)  route 3.354ns (65.725%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  BTND_IBUF_inst/O
                         net (fo=7, routed)           2.689     4.161    u_counter/BTND_IBUF
    SLICE_X109Y89        LUT5 (Prop_lut5_I0_O)        0.124     4.285 r  u_counter/count[3]_i_2/O
                         net (fo=1, routed)           0.665     4.950    u_counter/count[3]_i_2_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.152     5.102 r  u_counter/count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.102    u_counter/count[3]_i_1_n_0
    SLICE_X109Y89        FDCE                                         r  u_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_counter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.639ns  (logic 1.749ns (37.697%)  route 2.890ns (62.303%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  BTND_IBUF_inst/O
                         net (fo=7, routed)           2.216     3.689    u_counter/BTND_IBUF
    SLICE_X110Y88        LUT5 (Prop_lut5_I3_O)        0.124     3.813 r  u_counter/count[7]_i_2/O
                         net (fo=1, routed)           0.674     4.487    u_counter/count[7]_i_2_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.152     4.639 r  u_counter/count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.639    u_counter/count[7]_i_1_n_0
    SLICE_X110Y88        FDCE                                         r  u_counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u_counter/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 1.578ns (34.053%)  route 3.056ns (65.947%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           3.056     4.511    u_counter/SW_IBUF[6]
    SLICE_X110Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.635 r  u_counter/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.635    u_counter/count[6]_i_1_n_0
    SLICE_X110Y88        FDCE                                         r  u_counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_counter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.605ns  (logic 1.721ns (37.366%)  route 2.884ns (62.634%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  BTND_IBUF_inst/O
                         net (fo=7, routed)           2.292     3.765    u_counter/BTND_IBUF
    SLICE_X109Y88        LUT6 (Prop_lut6_I5_O)        0.124     3.889 r  u_counter/count[4]_i_2/O
                         net (fo=1, routed)           0.592     4.481    u_counter/count[4]_i_2_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.124     4.605 r  u_counter/count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.605    u_counter/count[4]_i_1_n_0
    SLICE_X110Y88        FDCE                                         r  u_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_counter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.600ns  (logic 1.721ns (37.410%)  route 2.879ns (62.590%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  BTND_IBUF_inst/O
                         net (fo=7, routed)           2.457     3.930    u_counter/BTND_IBUF
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.124     4.054 r  u_counter/count[5]_i_2/O
                         net (fo=1, routed)           0.422     4.476    u_counter/count[5]_i_2_n_0
    SLICE_X110Y87        LUT4 (Prop_lut4_I3_O)        0.124     4.600 r  u_counter/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.600    u_counter/count[5]_i_1_n_0
    SLICE_X110Y87        FDCE                                         r  u_counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.280ns  (logic 1.597ns (37.305%)  route 2.684ns (62.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  BTND_IBUF_inst/O
                         net (fo=7, routed)           2.684     4.156    u_counter/BTND_IBUF
    SLICE_X109Y89        LUT6 (Prop_lut6_I2_O)        0.124     4.280 r  u_counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.280    u_counter/count[2]_i_1_n_0
    SLICE_X109Y89        FDCE                                         r  u_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 1.597ns (40.169%)  route 2.378ns (59.831%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  BTND_IBUF_inst/O
                         net (fo=7, routed)           2.378     3.851    u_counter/BTND_IBUF
    SLICE_X109Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.975 r  u_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.975    u_counter/count[1]_i_1_n_0
    SLICE_X109Y89        FDCE                                         r  u_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            u_counter/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 1.459ns (40.157%)  route 2.175ns (59.843%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTNR_IBUF_inst/O
                         net (fo=8, routed)           2.175     3.634    u_counter/BTNR_IBUF
    SLICE_X109Y89        FDCE                                         f  u_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            u_counter/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 1.459ns (40.157%)  route 2.175ns (59.843%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTNR_IBUF_inst/O
                         net (fo=8, routed)           2.175     3.634    u_counter/BTNR_IBUF
    SLICE_X109Y89        FDCE                                         f  u_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE                         0.000     0.000 r  u_counter/count_reg[1]/C
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/count_reg[1]/Q
                         net (fo=9, routed)           0.158     0.299    u_counter/Q[1]
    SLICE_X109Y89        LUT5 (Prop_lut5_I3_O)        0.045     0.344 r  u_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    u_counter/count[1]_i_1_n_0
    SLICE_X109Y89        FDCE                                         r  u_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.171%)  route 0.177ns (48.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE                         0.000     0.000 r  u_counter/count_reg[0]/C
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/count_reg[0]/Q
                         net (fo=10, routed)          0.177     0.318    u_counter/Q[0]
    SLICE_X109Y89        LUT6 (Prop_lut6_I5_O)        0.045     0.363 r  u_counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    u_counter/count[2]_i_1_n_0
    SLICE_X109Y89        FDCE                                         r  u_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE                         0.000     0.000 r  u_counter/count_reg[0]/C
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_counter/count_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    u_counter/Q[0]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  u_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_counter/count[0]_i_1_n_0
    SLICE_X109Y89        FDCE                                         r  u_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE                         0.000     0.000 r  u_counter/count_reg[5]/C
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/count_reg[5]/Q
                         net (fo=5, routed)           0.185     0.326    u_counter/Q[5]
    SLICE_X110Y87        LUT4 (Prop_lut4_I2_O)        0.045     0.371 r  u_counter/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    u_counter/count[5]_i_1_n_0
    SLICE_X110Y87        FDCE                                         r  u_counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.891%)  route 0.248ns (57.109%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  u_counter/count_reg[6]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/count_reg[6]/Q
                         net (fo=4, routed)           0.248     0.389    u_counter/Q[6]
    SLICE_X110Y88        LUT6 (Prop_lut6_I2_O)        0.045     0.434 r  u_counter/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.434    u_counter/count[6]_i_1_n_0
    SLICE_X110Y88        FDCE                                         r  u_counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.230ns (36.599%)  route 0.398ns (63.401%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE                         0.000     0.000 r  u_counter/count_reg[0]/C
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/count_reg[0]/Q
                         net (fo=10, routed)          0.177     0.318    u_counter/Q[0]
    SLICE_X109Y89        LUT5 (Prop_lut5_I2_O)        0.045     0.363 r  u_counter/count[3]_i_2/O
                         net (fo=1, routed)           0.221     0.584    u_counter/count[3]_i_2_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.044     0.628 r  u_counter/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.628    u_counter/count[3]_i_1_n_0
    SLICE_X109Y89        FDCE                                         r  u_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.231ns (35.626%)  route 0.417ns (64.374%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  u_counter/count_reg[4]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/count_reg[4]/Q
                         net (fo=6, routed)           0.211     0.352    u_counter/Q[4]
    SLICE_X109Y88        LUT6 (Prop_lut6_I0_O)        0.045     0.397 r  u_counter/count[4]_i_2/O
                         net (fo=1, routed)           0.206     0.603    u_counter/count[4]_i_2_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045     0.648 r  u_counter/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.648    u_counter/count[4]_i_1_n_0
    SLICE_X110Y88        FDCE                                         r  u_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.271ns (41.222%)  route 0.386ns (58.778%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE                         0.000     0.000 r  u_counter/count_reg[7]/C
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_counter/count_reg[7]/Q
                         net (fo=3, routed)           0.156     0.284    u_counter/Q[7]
    SLICE_X110Y88        LUT5 (Prop_lut5_I0_O)        0.099     0.383 r  u_counter/count[7]_i_2/O
                         net (fo=1, routed)           0.230     0.613    u_counter/count[7]_i_2_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.044     0.657 r  u_counter/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.657    u_counter/count[7]_i_1_n_0
    SLICE_X110Y88        FDCE                                         r  u_counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            u_counter/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.237ns (25.688%)  route 0.687ns (74.312%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.687     0.924    u_counter/E[0]
    SLICE_X110Y87        FDCE                                         r  u_counter/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            u_counter/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.227ns (22.945%)  route 0.764ns (77.055%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  BTNR_IBUF_inst/O
                         net (fo=8, routed)           0.764     0.991    u_counter/BTNR_IBUF
    SLICE_X110Y87        FDCE                                         f  u_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pwm/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 4.826ns (52.802%)  route 4.314ns (47.198%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.862     5.624    u_pwm/GCLK
    SLICE_X108Y87        FDRE                                         r  u_pwm/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     6.102 r  u_pwm/counter_reg[1]/Q
                         net (fo=8, routed)           0.900     7.002    u_counter/pwm_out0_carry[1]
    SLICE_X109Y87        LUT4 (Prop_lut4_I1_O)        0.295     7.297 r  u_counter/pwm_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.297    u_pwm/S[0]
    SLICE_X109Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.829 r  u_pwm/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           3.414    11.244    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.521    14.765 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    14.765    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.566ns (56.998%)  route 1.182ns (43.002%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.634     1.581    u_pwm/GCLK
    SLICE_X108Y87        FDRE                                         r  u_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     1.745 f  u_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.117     1.862    u_pwm/Q[0]
    SLICE_X109Y87        LUT4 (Prop_lut4_I3_O)        0.048     1.910 r  u_pwm/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.910    u_pwm/pwm_out0_carry_i_4_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.042 r  u_pwm/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           1.064     3.107    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.222     4.329 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.329    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





