
Turbo_Sat_3000_CSB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc58  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800cde8  0800cde8  0001cde8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf74  0800cf74  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf74  0800cf74  0001cf74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf7c  0800cf7c  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf7c  0800cf7c  0001cf7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf80  0800cf80  0001cf80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800cf84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a0  2**0
                  CONTENTS
 10 .bss          000049c8  200000a0  200000a0  000200a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004a68  20004a68  000200a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a06d  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a27  00000000  00000000  0004a13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002058  00000000  00000000  0004fb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001e38  00000000  00000000  00051bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000292a5  00000000  00000000  000539f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000297be  00000000  00000000  0007cc9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ec35a  00000000  00000000  000a645b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001927b5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008be4  00000000  00000000  00192808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cdd0 	.word	0x0800cdd0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	0800cdd0 	.word	0x0800cdd0

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <ajoute>:

static uint8_t tableauPixel[32];
static uint8_t indiceSommet=-1;

void ajoute(uint8_t nvPixel)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]
    if(indiceSommet != 31)
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <ajoute+0x38>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b1f      	cmp	r3, #31
 80004e4:	d00b      	beq.n	80004fe <ajoute+0x2a>
    {
        indiceSommet+=1;
 80004e6:	4b09      	ldr	r3, [pc, #36]	; (800050c <ajoute+0x38>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	3301      	adds	r3, #1
 80004ec:	b2da      	uxtb	r2, r3
 80004ee:	4b07      	ldr	r3, [pc, #28]	; (800050c <ajoute+0x38>)
 80004f0:	701a      	strb	r2, [r3, #0]
        tableauPixel[indiceSommet]=nvPixel;
 80004f2:	4b06      	ldr	r3, [pc, #24]	; (800050c <ajoute+0x38>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	4619      	mov	r1, r3
 80004f8:	4a05      	ldr	r2, [pc, #20]	; (8000510 <ajoute+0x3c>)
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	5453      	strb	r3, [r2, r1]
    }
}
 80004fe:	bf00      	nop
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000000 	.word	0x20000000
 8000510:	200000bc 	.word	0x200000bc

08000514 <fileDataAvailable>:
    }
    return retPixel;
}

uint8_t fileDataAvailable()
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
	uint8_t retint=0;
 800051a:	2300      	movs	r3, #0
 800051c:	71fb      	strb	r3, [r7, #7]
    if(indiceSommet!=-1)
    {
    	retint=1;
 800051e:	2301      	movs	r3, #1
 8000520:	71fb      	strb	r3, [r7, #7]
        return retint;
 8000522:	79fb      	ldrb	r3, [r7, #7]
    }
    else
    {
        return retint;
    }
}
 8000524:	4618      	mov	r0, r3
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	60f8      	str	r0, [r7, #12]
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	4a07      	ldr	r2, [pc, #28]	; (800055c <vApplicationGetIdleTaskMemory+0x2c>)
 8000540:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000542:	68bb      	ldr	r3, [r7, #8]
 8000544:	4a06      	ldr	r2, [pc, #24]	; (8000560 <vApplicationGetIdleTaskMemory+0x30>)
 8000546:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2280      	movs	r2, #128	; 0x80
 800054c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800054e:	bf00      	nop
 8000550:	3714      	adds	r7, #20
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	200000dc 	.word	0x200000dc
 8000560:	20000190 	.word	0x20000190

08000564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000564:	b5b0      	push	{r4, r5, r7, lr}
 8000566:	b0a4      	sub	sp, #144	; 0x90
 8000568:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056a:	f001 f93d 	bl	80017e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056e:	f000 f887 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000572:	f000 fa87 	bl	8000a84 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000576:	f000 f991 	bl	800089c <MX_I2C1_Init>
  MX_I2S3_Init();
 800057a:	f000 f9bd 	bl	80008f8 <MX_I2S3_Init>
  MX_SPI1_Init();
 800057e:	f000 f9eb 	bl	8000958 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000582:	f000 f8e7 	bl	8000754 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000586:	f000 fa1d 	bl	80009c4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800058a:	f000 fa51 	bl	8000a30 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 800058e:	f000 f933 	bl	80007f8 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  nrf24_Init();
 8000592:	f000 fcdf 	bl	8000f54 <nrf24_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task_Idle */
  osThreadDef(Task_Idle, Idle_App, osPriorityIdle, 0, 128);
 8000596:	4b30      	ldr	r3, [pc, #192]	; (8000658 <main+0xf4>)
 8000598:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800059c:	461d      	mov	r5, r3
 800059e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_IdleHandle = osThreadCreate(osThread(Task_Idle), NULL);
 80005aa:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80005ae:	2100      	movs	r1, #0
 80005b0:	4618      	mov	r0, r3
 80005b2:	f009 fcea 	bl	8009f8a <osThreadCreate>
 80005b6:	4603      	mov	r3, r0
 80005b8:	4a28      	ldr	r2, [pc, #160]	; (800065c <main+0xf8>)
 80005ba:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_SPI_Rx */
  osThreadDef(Task_SPI_Rx, SPI_Rx_App, osPriorityNormal, 0, 256);
 80005bc:	4b28      	ldr	r3, [pc, #160]	; (8000660 <main+0xfc>)
 80005be:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80005c2:	461d      	mov	r5, r3
 80005c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_SPI_RxHandle = osThreadCreate(osThread(Task_SPI_Rx), NULL);
 80005d0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f009 fcd7 	bl	8009f8a <osThreadCreate>
 80005dc:	4603      	mov	r3, r0
 80005de:	4a21      	ldr	r2, [pc, #132]	; (8000664 <main+0x100>)
 80005e0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_UART_Send */
  osThreadDef(Task_UART_Send, UART_Send_App, osPriorityNormal, 0, 256);
 80005e2:	4b21      	ldr	r3, [pc, #132]	; (8000668 <main+0x104>)
 80005e4:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80005e8:	461d      	mov	r5, r3
 80005ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_UART_SendHandle = osThreadCreate(osThread(Task_UART_Send), NULL);
 80005f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80005fa:	2100      	movs	r1, #0
 80005fc:	4618      	mov	r0, r3
 80005fe:	f009 fcc4 	bl	8009f8a <osThreadCreate>
 8000602:	4603      	mov	r3, r0
 8000604:	4a19      	ldr	r2, [pc, #100]	; (800066c <main+0x108>)
 8000606:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_UART_Recie */
  osThreadDef(Task_UART_Recie, UART_Recie_App, osPriorityAboveNormal, 0, 128);
 8000608:	4b19      	ldr	r3, [pc, #100]	; (8000670 <main+0x10c>)
 800060a:	f107 0420 	add.w	r4, r7, #32
 800060e:	461d      	mov	r5, r3
 8000610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000614:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000618:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_UART_RecieHandle = osThreadCreate(osThread(Task_UART_Recie), NULL);
 800061c:	f107 0320 	add.w	r3, r7, #32
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f009 fcb1 	bl	8009f8a <osThreadCreate>
 8000628:	4603      	mov	r3, r0
 800062a:	4a12      	ldr	r2, [pc, #72]	; (8000674 <main+0x110>)
 800062c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_SPI_Tx */
  osThreadDef(Task_SPI_Tx, SPI_Tx_App, osPriorityAboveNormal, 0, 128);
 800062e:	4b12      	ldr	r3, [pc, #72]	; (8000678 <main+0x114>)
 8000630:	1d3c      	adds	r4, r7, #4
 8000632:	461d      	mov	r5, r3
 8000634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000638:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800063c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_SPI_TxHandle = osThreadCreate(osThread(Task_SPI_Tx), NULL);
 8000640:	1d3b      	adds	r3, r7, #4
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f009 fca0 	bl	8009f8a <osThreadCreate>
 800064a:	4603      	mov	r3, r0
 800064c:	4a0b      	ldr	r2, [pc, #44]	; (800067c <main+0x118>)
 800064e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000650:	f009 fc94 	bl	8009f7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000654:	e7fe      	b.n	8000654 <main+0xf0>
 8000656:	bf00      	nop
 8000658:	0800ce2c 	.word	0x0800ce2c
 800065c:	200005b0 	.word	0x200005b0
 8000660:	0800ce48 	.word	0x0800ce48
 8000664:	200005b4 	.word	0x200005b4
 8000668:	0800ce64 	.word	0x0800ce64
 800066c:	200005b8 	.word	0x200005b8
 8000670:	0800ce80 	.word	0x0800ce80
 8000674:	200005bc 	.word	0x200005bc
 8000678:	0800ce9c 	.word	0x0800ce9c
 800067c:	200005c0 	.word	0x200005c0

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	; 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	; 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f00c fa30 	bl	800caf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b28      	ldr	r3, [pc, #160]	; (800074c <SystemClock_Config+0xcc>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	4a27      	ldr	r2, [pc, #156]	; (800074c <SystemClock_Config+0xcc>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	; 0x40
 80006b4:	4b25      	ldr	r3, [pc, #148]	; (800074c <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b22      	ldr	r3, [pc, #136]	; (8000750 <SystemClock_Config+0xd0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a21      	ldr	r2, [pc, #132]	; (8000750 <SystemClock_Config+0xd0>)
 80006ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006dc:	2301      	movs	r3, #1
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e6:	2302      	movs	r3, #2
 80006e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006f0:	2308      	movs	r3, #8
 80006f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006fa:	2302      	movs	r3, #2
 80006fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006fe:	2307      	movs	r3, #7
 8000700:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000702:	f107 0320 	add.w	r3, r7, #32
 8000706:	4618      	mov	r0, r3
 8000708:	f003 ffbc 	bl	8004684 <HAL_RCC_OscConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000712:	f000 fb6d 	bl	8000df0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000716:	230f      	movs	r3, #15
 8000718:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	2302      	movs	r3, #2
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000722:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000728:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800072c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	2105      	movs	r1, #5
 8000734:	4618      	mov	r0, r3
 8000736:	f004 fa1d 	bl	8004b74 <HAL_RCC_ClockConfig>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000740:	f000 fb56 	bl	8000df0 <Error_Handler>
  }
}
 8000744:	bf00      	nop
 8000746:	3750      	adds	r7, #80	; 0x50
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800075a:	463b      	mov	r3, r7
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000766:	4b21      	ldr	r3, [pc, #132]	; (80007ec <MX_ADC1_Init+0x98>)
 8000768:	4a21      	ldr	r2, [pc, #132]	; (80007f0 <MX_ADC1_Init+0x9c>)
 800076a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800076c:	4b1f      	ldr	r3, [pc, #124]	; (80007ec <MX_ADC1_Init+0x98>)
 800076e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000772:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <MX_ADC1_Init+0x98>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800077a:	4b1c      	ldr	r3, [pc, #112]	; (80007ec <MX_ADC1_Init+0x98>)
 800077c:	2200      	movs	r2, #0
 800077e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <MX_ADC1_Init+0x98>)
 8000782:	2200      	movs	r2, #0
 8000784:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000786:	4b19      	ldr	r3, [pc, #100]	; (80007ec <MX_ADC1_Init+0x98>)
 8000788:	2200      	movs	r2, #0
 800078a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800078e:	4b17      	ldr	r3, [pc, #92]	; (80007ec <MX_ADC1_Init+0x98>)
 8000790:	2200      	movs	r2, #0
 8000792:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000794:	4b15      	ldr	r3, [pc, #84]	; (80007ec <MX_ADC1_Init+0x98>)
 8000796:	4a17      	ldr	r2, [pc, #92]	; (80007f4 <MX_ADC1_Init+0xa0>)
 8000798:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079a:	4b14      	ldr	r3, [pc, #80]	; (80007ec <MX_ADC1_Init+0x98>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007a0:	4b12      	ldr	r3, [pc, #72]	; (80007ec <MX_ADC1_Init+0x98>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007a6:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_ADC1_Init+0x98>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ae:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <MX_ADC1_Init+0x98>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007b4:	480d      	ldr	r0, [pc, #52]	; (80007ec <MX_ADC1_Init+0x98>)
 80007b6:	f001 f87d 	bl	80018b4 <HAL_ADC_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80007c0:	f000 fb16 	bl	8000df0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80007c4:	2309      	movs	r3, #9
 80007c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007c8:	2301      	movs	r3, #1
 80007ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007cc:	2300      	movs	r3, #0
 80007ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d0:	463b      	mov	r3, r7
 80007d2:	4619      	mov	r1, r3
 80007d4:	4805      	ldr	r0, [pc, #20]	; (80007ec <MX_ADC1_Init+0x98>)
 80007d6:	f001 f8b1 	bl	800193c <HAL_ADC_ConfigChannel>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80007e0:	f000 fb06 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007e4:	bf00      	nop
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20000390 	.word	0x20000390
 80007f0:	40012000 	.word	0x40012000
 80007f4:	0f000001 	.word	0x0f000001

080007f8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007fe:	463b      	mov	r3, r7
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800080a:	4b21      	ldr	r3, [pc, #132]	; (8000890 <MX_ADC2_Init+0x98>)
 800080c:	4a21      	ldr	r2, [pc, #132]	; (8000894 <MX_ADC2_Init+0x9c>)
 800080e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000810:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <MX_ADC2_Init+0x98>)
 8000812:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000816:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000818:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <MX_ADC2_Init+0x98>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800081e:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <MX_ADC2_Init+0x98>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000824:	4b1a      	ldr	r3, [pc, #104]	; (8000890 <MX_ADC2_Init+0x98>)
 8000826:	2200      	movs	r2, #0
 8000828:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800082a:	4b19      	ldr	r3, [pc, #100]	; (8000890 <MX_ADC2_Init+0x98>)
 800082c:	2200      	movs	r2, #0
 800082e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000832:	4b17      	ldr	r3, [pc, #92]	; (8000890 <MX_ADC2_Init+0x98>)
 8000834:	2200      	movs	r2, #0
 8000836:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_ADC2_Init+0x98>)
 800083a:	4a17      	ldr	r2, [pc, #92]	; (8000898 <MX_ADC2_Init+0xa0>)
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800083e:	4b14      	ldr	r3, [pc, #80]	; (8000890 <MX_ADC2_Init+0x98>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000844:	4b12      	ldr	r3, [pc, #72]	; (8000890 <MX_ADC2_Init+0x98>)
 8000846:	2201      	movs	r2, #1
 8000848:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <MX_ADC2_Init+0x98>)
 800084c:	2200      	movs	r2, #0
 800084e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <MX_ADC2_Init+0x98>)
 8000854:	2201      	movs	r2, #1
 8000856:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000858:	480d      	ldr	r0, [pc, #52]	; (8000890 <MX_ADC2_Init+0x98>)
 800085a:	f001 f82b 	bl	80018b4 <HAL_ADC_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8000864:	f000 fac4 	bl	8000df0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000868:	2308      	movs	r3, #8
 800086a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800086c:	2301      	movs	r3, #1
 800086e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000870:	2300      	movs	r3, #0
 8000872:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000874:	463b      	mov	r3, r7
 8000876:	4619      	mov	r1, r3
 8000878:	4805      	ldr	r0, [pc, #20]	; (8000890 <MX_ADC2_Init+0x98>)
 800087a:	f001 f85f 	bl	800193c <HAL_ADC_ConfigChannel>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8000884:	f000 fab4 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	200003d8 	.word	0x200003d8
 8000894:	40012100 	.word	0x40012100
 8000898:	0f000001 	.word	0x0f000001

0800089c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <MX_I2C1_Init+0x50>)
 80008a2:	4a13      	ldr	r2, [pc, #76]	; (80008f0 <MX_I2C1_Init+0x54>)
 80008a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <MX_I2C1_Init+0x50>)
 80008a8:	4a12      	ldr	r2, [pc, #72]	; (80008f4 <MX_I2C1_Init+0x58>)
 80008aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008ac:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <MX_I2C1_Init+0x50>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <MX_I2C1_Init+0x50>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008b8:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <MX_I2C1_Init+0x50>)
 80008ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008c0:	4b0a      	ldr	r3, [pc, #40]	; (80008ec <MX_I2C1_Init+0x50>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008c6:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_I2C1_Init+0x50>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008cc:	4b07      	ldr	r3, [pc, #28]	; (80008ec <MX_I2C1_Init+0x50>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008d2:	4b06      	ldr	r3, [pc, #24]	; (80008ec <MX_I2C1_Init+0x50>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008d8:	4804      	ldr	r0, [pc, #16]	; (80008ec <MX_I2C1_Init+0x50>)
 80008da:	f003 f8ef 	bl	8003abc <HAL_I2C_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008e4:	f000 fa84 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000420 	.word	0x20000420
 80008f0:	40005400 	.word	0x40005400
 80008f4:	000186a0 	.word	0x000186a0

080008f8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008fc:	4b13      	ldr	r3, [pc, #76]	; (800094c <MX_I2S3_Init+0x54>)
 80008fe:	4a14      	ldr	r2, [pc, #80]	; (8000950 <MX_I2S3_Init+0x58>)
 8000900:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000902:	4b12      	ldr	r3, [pc, #72]	; (800094c <MX_I2S3_Init+0x54>)
 8000904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000908:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800090a:	4b10      	ldr	r3, [pc, #64]	; (800094c <MX_I2S3_Init+0x54>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000910:	4b0e      	ldr	r3, [pc, #56]	; (800094c <MX_I2S3_Init+0x54>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000916:	4b0d      	ldr	r3, [pc, #52]	; (800094c <MX_I2S3_Init+0x54>)
 8000918:	f44f 7200 	mov.w	r2, #512	; 0x200
 800091c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800091e:	4b0b      	ldr	r3, [pc, #44]	; (800094c <MX_I2S3_Init+0x54>)
 8000920:	4a0c      	ldr	r2, [pc, #48]	; (8000954 <MX_I2S3_Init+0x5c>)
 8000922:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000924:	4b09      	ldr	r3, [pc, #36]	; (800094c <MX_I2S3_Init+0x54>)
 8000926:	2200      	movs	r2, #0
 8000928:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800092a:	4b08      	ldr	r3, [pc, #32]	; (800094c <MX_I2S3_Init+0x54>)
 800092c:	2200      	movs	r2, #0
 800092e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000930:	4b06      	ldr	r3, [pc, #24]	; (800094c <MX_I2S3_Init+0x54>)
 8000932:	2200      	movs	r2, #0
 8000934:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	; (800094c <MX_I2S3_Init+0x54>)
 8000938:	f003 fa04 	bl	8003d44 <HAL_I2S_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000942:	f000 fa55 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000474 	.word	0x20000474
 8000950:	40003c00 	.word	0x40003c00
 8000954:	00017700 	.word	0x00017700

08000958 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800095c:	4b17      	ldr	r3, [pc, #92]	; (80009bc <MX_SPI1_Init+0x64>)
 800095e:	4a18      	ldr	r2, [pc, #96]	; (80009c0 <MX_SPI1_Init+0x68>)
 8000960:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000962:	4b16      	ldr	r3, [pc, #88]	; (80009bc <MX_SPI1_Init+0x64>)
 8000964:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000968:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800096a:	4b14      	ldr	r3, [pc, #80]	; (80009bc <MX_SPI1_Init+0x64>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000970:	4b12      	ldr	r3, [pc, #72]	; (80009bc <MX_SPI1_Init+0x64>)
 8000972:	2200      	movs	r2, #0
 8000974:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000976:	4b11      	ldr	r3, [pc, #68]	; (80009bc <MX_SPI1_Init+0x64>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800097c:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <MX_SPI1_Init+0x64>)
 800097e:	2200      	movs	r2, #0
 8000980:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <MX_SPI1_Init+0x64>)
 8000984:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000988:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800098a:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <MX_SPI1_Init+0x64>)
 800098c:	2200      	movs	r2, #0
 800098e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000990:	4b0a      	ldr	r3, [pc, #40]	; (80009bc <MX_SPI1_Init+0x64>)
 8000992:	2200      	movs	r2, #0
 8000994:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <MX_SPI1_Init+0x64>)
 8000998:	2200      	movs	r2, #0
 800099a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800099c:	4b07      	ldr	r3, [pc, #28]	; (80009bc <MX_SPI1_Init+0x64>)
 800099e:	2200      	movs	r2, #0
 80009a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <MX_SPI1_Init+0x64>)
 80009a4:	220a      	movs	r2, #10
 80009a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009a8:	4804      	ldr	r0, [pc, #16]	; (80009bc <MX_SPI1_Init+0x64>)
 80009aa:	f004 fc75 	bl	8005298 <HAL_SPI_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80009b4:	f000 fa1c 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	200004bc 	.word	0x200004bc
 80009c0:	40013000 	.word	0x40013000

080009c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80009c8:	4b17      	ldr	r3, [pc, #92]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009ca:	4a18      	ldr	r2, [pc, #96]	; (8000a2c <MX_SPI2_Init+0x68>)
 80009cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009ce:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009d6:	4b14      	ldr	r3, [pc, #80]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009dc:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009e2:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009f8:	2220      	movs	r2, #32
 80009fa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009fc:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <MX_SPI2_Init+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a02:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <MX_SPI2_Init+0x64>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a08:	4b07      	ldr	r3, [pc, #28]	; (8000a28 <MX_SPI2_Init+0x64>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <MX_SPI2_Init+0x64>)
 8000a10:	220a      	movs	r2, #10
 8000a12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	; (8000a28 <MX_SPI2_Init+0x64>)
 8000a16:	f004 fc3f 	bl	8005298 <HAL_SPI_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000a20:	f000 f9e6 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000514 	.word	0x20000514
 8000a2c:	40003800 	.word	0x40003800

08000a30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a34:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	; (8000a80 <MX_USART2_UART_Init+0x50>)
 8000a38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a3c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a54:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a56:	220c      	movs	r2, #12
 8000a58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a66:	4805      	ldr	r0, [pc, #20]	; (8000a7c <MX_USART2_UART_Init+0x4c>)
 8000a68:	f005 fc6c 	bl	8006344 <HAL_UART_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a72:	f000 f9bd 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	2000056c 	.word	0x2000056c
 8000a80:	40004400 	.word	0x40004400

08000a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08c      	sub	sp, #48	; 0x30
 8000a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8a:	f107 031c 	add.w	r3, r7, #28
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
 8000a98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61bb      	str	r3, [r7, #24]
 8000a9e:	4b82      	ldr	r3, [pc, #520]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	4a81      	ldr	r2, [pc, #516]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000aa4:	f043 0310 	orr.w	r3, r3, #16
 8000aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aaa:	4b7f      	ldr	r3, [pc, #508]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	f003 0310 	and.w	r3, r3, #16
 8000ab2:	61bb      	str	r3, [r7, #24]
 8000ab4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
 8000aba:	4b7b      	ldr	r3, [pc, #492]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	4a7a      	ldr	r2, [pc, #488]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b78      	ldr	r3, [pc, #480]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0304 	and.w	r3, r3, #4
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	4b74      	ldr	r3, [pc, #464]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a73      	ldr	r2, [pc, #460]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b71      	ldr	r3, [pc, #452]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	4b6d      	ldr	r3, [pc, #436]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a6c      	ldr	r2, [pc, #432]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b6a      	ldr	r3, [pc, #424]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
 8000b0e:	4b66      	ldr	r3, [pc, #408]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a65      	ldr	r2, [pc, #404]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000b14:	f043 0302 	orr.w	r3, r3, #2
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b63      	ldr	r3, [pc, #396]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0302 	and.w	r3, r3, #2
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	607b      	str	r3, [r7, #4]
 8000b2a:	4b5f      	ldr	r3, [pc, #380]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2e:	4a5e      	ldr	r2, [pc, #376]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000b30:	f043 0308 	orr.w	r3, r3, #8
 8000b34:	6313      	str	r3, [r2, #48]	; 0x30
 8000b36:	4b5c      	ldr	r3, [pc, #368]	; (8000ca8 <MX_GPIO_Init+0x224>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	f003 0308 	and.w	r3, r3, #8
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2108      	movs	r1, #8
 8000b46:	4859      	ldr	r0, [pc, #356]	; (8000cac <MX_GPIO_Init+0x228>)
 8000b48:	f001 fb94 	bl	8002274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	2101      	movs	r1, #1
 8000b50:	4857      	ldr	r0, [pc, #348]	; (8000cb0 <MX_GPIO_Init+0x22c>)
 8000b52:	f001 fb8f 	bl	8002274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CE_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000b5c:	4855      	ldr	r0, [pc, #340]	; (8000cb4 <MX_GPIO_Init+0x230>)
 8000b5e:	f001 fb89 	bl	8002274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000b62:	2200      	movs	r2, #0
 8000b64:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000b68:	4853      	ldr	r0, [pc, #332]	; (8000cb8 <MX_GPIO_Init+0x234>)
 8000b6a:	f001 fb83 	bl	8002274 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000b6e:	2308      	movs	r3, #8
 8000b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b72:	2301      	movs	r3, #1
 8000b74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000b7e:	f107 031c 	add.w	r3, r7, #28
 8000b82:	4619      	mov	r1, r3
 8000b84:	4849      	ldr	r0, [pc, #292]	; (8000cac <MX_GPIO_Init+0x228>)
 8000b86:	f001 f9d9 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b9a:	f107 031c 	add.w	r3, r7, #28
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4843      	ldr	r0, [pc, #268]	; (8000cb0 <MX_GPIO_Init+0x22c>)
 8000ba2:	f001 f9cb 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000ba6:	2308      	movs	r3, #8
 8000ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000baa:	2302      	movs	r3, #2
 8000bac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bb6:	2305      	movs	r3, #5
 8000bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	483b      	ldr	r0, [pc, #236]	; (8000cb0 <MX_GPIO_Init+0x22c>)
 8000bc2:	f001 f9bb 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000bca:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000bce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bd4:	f107 031c 	add.w	r3, r7, #28
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4838      	ldr	r0, [pc, #224]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000bdc:	f001 f9ae 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000be0:	2320      	movs	r3, #32
 8000be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be4:	2300      	movs	r3, #0
 8000be6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	482f      	ldr	r0, [pc, #188]	; (8000cb0 <MX_GPIO_Init+0x22c>)
 8000bf4:	f001 f9a2 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	482a      	ldr	r0, [pc, #168]	; (8000cb4 <MX_GPIO_Init+0x230>)
 8000c0c:	f001 f996 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000c10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c16:	2302      	movs	r3, #2
 8000c18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c22:	2305      	movs	r3, #5
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4821      	ldr	r0, [pc, #132]	; (8000cb4 <MX_GPIO_Init+0x230>)
 8000c2e:	f001 f985 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CE_Pin SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CE_Pin|SPI2_CS_Pin;
 8000c32:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000c36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2300      	movs	r3, #0
 8000c42:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c44:	f107 031c 	add.w	r3, r7, #28
 8000c48:	4619      	mov	r1, r3
 8000c4a:	481a      	ldr	r0, [pc, #104]	; (8000cb4 <MX_GPIO_Init+0x230>)
 8000c4c:	f001 f976 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c50:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000c54:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c62:	f107 031c 	add.w	r3, r7, #28
 8000c66:	4619      	mov	r1, r3
 8000c68:	4813      	ldr	r0, [pc, #76]	; (8000cb8 <MX_GPIO_Init+0x234>)
 8000c6a:	f001 f967 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000c6e:	2320      	movs	r3, #32
 8000c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c72:	2300      	movs	r3, #0
 8000c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c7a:	f107 031c 	add.w	r3, r7, #28
 8000c7e:	4619      	mov	r1, r3
 8000c80:	480d      	ldr	r0, [pc, #52]	; (8000cb8 <MX_GPIO_Init+0x234>)
 8000c82:	f001 f95b 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000c86:	2302      	movs	r3, #2
 8000c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c8a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000c94:	f107 031c 	add.w	r3, r7, #28
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4804      	ldr	r0, [pc, #16]	; (8000cac <MX_GPIO_Init+0x228>)
 8000c9c:	f001 f94e 	bl	8001f3c <HAL_GPIO_Init>

}
 8000ca0:	bf00      	nop
 8000ca2:	3730      	adds	r7, #48	; 0x30
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40023800 	.word	0x40023800
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	40020800 	.word	0x40020800
 8000cb4:	40020400 	.word	0x40020400
 8000cb8:	40020c00 	.word	0x40020c00
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <Idle_App>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Idle_App */
void Idle_App(void const * argument)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8000cc8:	f00b fbc8 	bl	800c45c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f009 f9a8 	bl	800a022 <osDelay>
 8000cd2:	e7fb      	b.n	8000ccc <Idle_App+0xc>

08000cd4 <SPI_Rx_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SPI_Rx_App */
void SPI_Rx_App(void const * argument)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI_Rx_App */
  /* Infinite loop */
  for(;;)
  {
	if(SPI_Mode==RX)
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <SPI_Rx_App+0x50>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d11a      	bne.n	8000d1a <SPI_Rx_App+0x46>
	{
		if(init==1)
 8000ce4:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <SPI_Rx_App+0x54>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d106      	bne.n	8000cfa <SPI_Rx_App+0x26>
		{
		nrf24_RxMode(Address, 10);
 8000cec:	210a      	movs	r1, #10
 8000cee:	480f      	ldr	r0, [pc, #60]	; (8000d2c <SPI_Rx_App+0x58>)
 8000cf0:	f000 f9b4 	bl	800105c <nrf24_RxMode>
		init=0;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <SPI_Rx_App+0x54>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
		}
		if(isDataAvailable(1))
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	f000 f9e6 	bl	80010cc <isDataAvailable>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d009      	beq.n	8000d1a <SPI_Rx_App+0x46>
		{
			nrf24_Receive(SPI_Buffer);
 8000d06:	4b0a      	ldr	r3, [pc, #40]	; (8000d30 <SPI_Rx_App+0x5c>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 f9fe 	bl	800110c <nrf24_Receive>
			ajoute(SPI_Buffer);
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <SPI_Rx_App+0x5c>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fbdd 	bl	80004d4 <ajoute>
		}
	}
    vTaskDelay(10);
 8000d1a:	200a      	movs	r0, #10
 8000d1c:	f00a fa14 	bl	800b148 <vTaskDelay>
	if(SPI_Mode==RX)
 8000d20:	e7dc      	b.n	8000cdc <SPI_Rx_App+0x8>
 8000d22:	bf00      	nop
 8000d24:	20000009 	.word	0x20000009
 8000d28:	200005c6 	.word	0x200005c6
 8000d2c:	20000004 	.word	0x20000004
 8000d30:	200005c4 	.word	0x200005c4

08000d34 <UART_Send_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Send_App */
void UART_Send_App(void const * argument)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_Send_App */
  /* Infinite loop */
  for(;;)
  {
	if(UART_Mode==TX)
 8000d3c:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <UART_Send_App+0x34>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d10c      	bne.n	8000d5e <UART_Send_App+0x2a>
	{
		if(fileDataAvailable())
 8000d44:	f7ff fbe6 	bl	8000514 <fileDataAvailable>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d007      	beq.n	8000d5e <UART_Send_App+0x2a>
		{
			HAL_UART_Transmit(&huart2, UART_Buffer, 1, 5);
 8000d4e:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <UART_Send_App+0x38>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4619      	mov	r1, r3
 8000d54:	2305      	movs	r3, #5
 8000d56:	2201      	movs	r2, #1
 8000d58:	4805      	ldr	r0, [pc, #20]	; (8000d70 <UART_Send_App+0x3c>)
 8000d5a:	f005 fb40 	bl	80063de <HAL_UART_Transmit>
			//UART_STATUS=0;
		}
	}
    vTaskDelay(100);
 8000d5e:	2064      	movs	r0, #100	; 0x64
 8000d60:	f00a f9f2 	bl	800b148 <vTaskDelay>
	if(UART_Mode==TX)
 8000d64:	e7ea      	b.n	8000d3c <UART_Send_App+0x8>
 8000d66:	bf00      	nop
 8000d68:	2000000a 	.word	0x2000000a
 8000d6c:	200005c5 	.word	0x200005c5
 8000d70:	2000056c 	.word	0x2000056c

08000d74 <UART_Recie_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Recie_App */
void UART_Recie_App(void const * argument)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_Recie_App */
  /* Infinite loop */
  for(;;)
  {
	vTaskDelay(10);
 8000d7c:	200a      	movs	r0, #10
 8000d7e:	f00a f9e3 	bl	800b148 <vTaskDelay>
 8000d82:	e7fb      	b.n	8000d7c <UART_Recie_App+0x8>

08000d84 <SPI_Tx_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SPI_Tx_App */
void SPI_Tx_App(void const * argument)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI_Tx_App */
  /* Infinite loop */
  for(;;)
  {
	  if(SPI_Mode==TX)
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <SPI_Tx_App+0x38>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d10f      	bne.n	8000db4 <SPI_Tx_App+0x30>
	  {
		  if(init==1)
 8000d94:	4b0a      	ldr	r3, [pc, #40]	; (8000dc0 <SPI_Tx_App+0x3c>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d106      	bne.n	8000daa <SPI_Tx_App+0x26>
		  {
			  nrf24_TxMode(Address, 10);
 8000d9c:	210a      	movs	r1, #10
 8000d9e:	4809      	ldr	r0, [pc, #36]	; (8000dc4 <SPI_Tx_App+0x40>)
 8000da0:	f000 f8fc 	bl	8000f9c <nrf24_TxMode>
			  init=0;
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <SPI_Tx_App+0x3c>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	701a      	strb	r2, [r3, #0]
		  }
		  if(nrf24_Transmit(SPI_Buffer)==1)
 8000daa:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <SPI_Tx_App+0x44>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f91a 	bl	8000fe8 <nrf24_Transmit>
		  {
			  //indique que l'info s'est bien envoye
		  }
	  }
	  vTaskDelay(10);
 8000db4:	200a      	movs	r0, #10
 8000db6:	f00a f9c7 	bl	800b148 <vTaskDelay>
	  if(SPI_Mode==TX)
 8000dba:	e7e7      	b.n	8000d8c <SPI_Tx_App+0x8>
 8000dbc:	20000009 	.word	0x20000009
 8000dc0:	200005c6 	.word	0x200005c6
 8000dc4:	20000004 	.word	0x20000004
 8000dc8:	200005c4 	.word	0x200005c4

08000dcc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a04      	ldr	r2, [pc, #16]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d101      	bne.n	8000de2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000dde:	f000 fd25 	bl	800182c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40001000 	.word	0x40001000

08000df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df4:	b672      	cpsid	i
}
 8000df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df8:	e7fe      	b.n	8000df8 <Error_Handler+0x8>
	...

08000dfc <selectCS>:
#define SPI_CS_PIN			GPIO_PIN_12

/**
 * @brief met le pin CS a 0
 */
void selectCS(void){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000e00:	2200      	movs	r2, #0
 8000e02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e06:	4802      	ldr	r0, [pc, #8]	; (8000e10 <selectCS+0x14>)
 8000e08:	f001 fa34 	bl	8002274 <HAL_GPIO_WritePin>
}
 8000e0c:	bf00      	nop
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40020400 	.word	0x40020400

08000e14 <unselectCS>:

/**
 * @brief met le pin CS a 1
 */
void unselectCS(void){
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e1e:	4802      	ldr	r0, [pc, #8]	; (8000e28 <unselectCS+0x14>)
 8000e20:	f001 fa28 	bl	8002274 <HAL_GPIO_WritePin>
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40020400 	.word	0x40020400

08000e2c <enableCE>:

/**
 * @brief met le pin CE a 1
 */
void enableCE(void){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e36:	4802      	ldr	r0, [pc, #8]	; (8000e40 <enableCE+0x14>)
 8000e38:	f001 fa1c 	bl	8002274 <HAL_GPIO_WritePin>
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40020400 	.word	0x40020400

08000e44 <disableCE>:

/**
 * @brief met le pin CE a 0
 */
void disableCE(void){
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e4e:	4802      	ldr	r0, [pc, #8]	; (8000e58 <disableCE+0x14>)
 8000e50:	f001 fa10 	bl	8002274 <HAL_GPIO_WritePin>
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40020400 	.word	0x40020400

08000e5c <nrf24_WriteReg>:
 * @brief Ecrit une valeur dans un registre du module
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	460a      	mov	r2, r1
 8000e66:	71fb      	strb	r3, [r7, #7]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f043 0320 	orr.w	r3, r3, #32
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	733b      	strb	r3, [r7, #12]
	buf[1]=Data;
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	737b      	strb	r3, [r7, #13]

	selectCS();
 8000e7a:	f7ff ffbf 	bl	8000dfc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, buf, 2, 100);
 8000e7e:	f107 010c 	add.w	r1, r7, #12
 8000e82:	2364      	movs	r3, #100	; 0x64
 8000e84:	2202      	movs	r2, #2
 8000e86:	4804      	ldr	r0, [pc, #16]	; (8000e98 <nrf24_WriteReg+0x3c>)
 8000e88:	f004 fa8f 	bl	80053aa <HAL_SPI_Transmit>
	unselectCS();
 8000e8c:	f7ff ffc2 	bl	8000e14 <unselectCS>
}
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20000514 	.word	0x20000514

08000e9c <nrf24_WriteRegMulti>:
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 * @param size : Taille de la donnee (en octets)
 */
void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *Data, uint8_t size){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	f043 0320 	orr.w	r3, r3, #32
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	733b      	strb	r3, [r7, #12]
	//buf[1]=Data;

	selectCS();
 8000eb6:	f7ff ffa1 	bl	8000dfc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &buf[0], 1, 100);
 8000eba:	f107 010c 	add.w	r1, r7, #12
 8000ebe:	2364      	movs	r3, #100	; 0x64
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	4808      	ldr	r0, [pc, #32]	; (8000ee4 <nrf24_WriteRegMulti+0x48>)
 8000ec4:	f004 fa71 	bl	80053aa <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_PROTO, Data, size, 100);
 8000ec8:	79bb      	ldrb	r3, [r7, #6]
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	2364      	movs	r3, #100	; 0x64
 8000ece:	6839      	ldr	r1, [r7, #0]
 8000ed0:	4804      	ldr	r0, [pc, #16]	; (8000ee4 <nrf24_WriteRegMulti+0x48>)
 8000ed2:	f004 fa6a 	bl	80053aa <HAL_SPI_Transmit>

	unselectCS();
 8000ed6:	f7ff ff9d 	bl	8000e14 <unselectCS>
}
 8000eda:	bf00      	nop
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000514 	.word	0x20000514

08000ee8 <nrf24_ReadReg>:
 * @brief lit la valeur d'un registre du module
 *
 * @param Reg : Registre ou l'on veut lire la valeur
 * @return la valeur du registre
 */
uint8_t nrf24_ReadReg(uint8_t Reg){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	73fb      	strb	r3, [r7, #15]
	selectCS();
 8000ef6:	f7ff ff81 	bl	8000dfc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &Reg, 1, 100);
 8000efa:	1df9      	adds	r1, r7, #7
 8000efc:	2364      	movs	r3, #100	; 0x64
 8000efe:	2201      	movs	r2, #1
 8000f00:	4808      	ldr	r0, [pc, #32]	; (8000f24 <nrf24_ReadReg+0x3c>)
 8000f02:	f004 fa52 	bl	80053aa <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_PROTO, &data, 1, 100);
 8000f06:	f107 010f 	add.w	r1, r7, #15
 8000f0a:	2364      	movs	r3, #100	; 0x64
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	4805      	ldr	r0, [pc, #20]	; (8000f24 <nrf24_ReadReg+0x3c>)
 8000f10:	f004 fb87 	bl	8005622 <HAL_SPI_Receive>
	unselectCS();
 8000f14:	f7ff ff7e 	bl	8000e14 <unselectCS>
	return data;
 8000f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	20000514 	.word	0x20000514

08000f28 <nrfsendcmd>:
/**
 * @brief Envoie une commande au module
 *
 * @param cmd : Commande a envoyer (voir datasheet module pour liste des commandes)
 */
void nrfsendcmd(uint8_t cmd){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
	selectCS();
 8000f32:	f7ff ff63 	bl	8000dfc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &cmd, 1, 100);
 8000f36:	1df9      	adds	r1, r7, #7
 8000f38:	2364      	movs	r3, #100	; 0x64
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	4804      	ldr	r0, [pc, #16]	; (8000f50 <nrfsendcmd+0x28>)
 8000f3e:	f004 fa34 	bl	80053aa <HAL_SPI_Transmit>
	unselectCS();
 8000f42:	f7ff ff67 	bl	8000e14 <unselectCS>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000514 	.word	0x20000514

08000f54 <nrf24_Init>:

/**
 * @brief Initialise les diffrents registre du module
 */
void nrf24_Init(void){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	disableCE();
 8000f58:	f7ff ff74 	bl	8000e44 <disableCE>
	nrf24_WriteReg(CONFIG, 0);
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f7ff ff7c 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0);
 8000f64:	2100      	movs	r1, #0
 8000f66:	2001      	movs	r0, #1
 8000f68:	f7ff ff78 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0);
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	2002      	movs	r0, #2
 8000f70:	f7ff ff74 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8000f74:	2103      	movs	r1, #3
 8000f76:	2003      	movs	r0, #3
 8000f78:	f7ff ff70 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0);
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	2004      	movs	r0, #4
 8000f80:	f7ff ff6c 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0);
 8000f84:	2100      	movs	r1, #0
 8000f86:	2005      	movs	r0, #5
 8000f88:	f7ff ff68 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 8000f8c:	210e      	movs	r1, #14
 8000f8e:	2006      	movs	r0, #6
 8000f90:	f7ff ff64 	bl	8000e5c <nrf24_WriteReg>
	enableCE();
 8000f94:	f7ff ff4a 	bl	8000e2c <enableCE>
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <nrf24_TxMode>:
 * @brief initialise le module en mode Tx (envoi de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre a 10)
 */
void nrf24_TxMode(uint8_t *Address, uint8_t channel){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	70fb      	strb	r3, [r7, #3]
	disableCE();
 8000fa8:	f7ff ff4c 	bl	8000e44 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 8000fac:	78fb      	ldrb	r3, [r7, #3]
 8000fae:	4619      	mov	r1, r3
 8000fb0:	2005      	movs	r0, #5
 8000fb2:	f7ff ff53 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 8000fb6:	2205      	movs	r2, #5
 8000fb8:	6879      	ldr	r1, [r7, #4]
 8000fba:	2010      	movs	r0, #16
 8000fbc:	f7ff ff6e 	bl	8000e9c <nrf24_WriteRegMulti>

	//power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f7ff ff91 	bl	8000ee8 <nrf24_ReadReg>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]
	config=config | (1<<1);
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	f043 0302 	orr.w	r3, r3, #2
 8000fd0:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(CONFIG, config);
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f7ff ff40 	bl	8000e5c <nrf24_WriteReg>
	enableCE();
 8000fdc:	f7ff ff26 	bl	8000e2c <enableCE>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <nrf24_Transmit>:
 * @brief envoie une donnee et confirme son envoi
 *
 * @param data : pointeur vers la donnee a envoyer (32 bits)
 * @return true : donnee bien envoyee; false : donnee non envoyee
 */
uint8_t nrf24_Transmit(uint8_t *data){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	73bb      	strb	r3, [r7, #14]
	selectCS();
 8000ff4:	f7ff ff02 	bl	8000dfc <selectCS>

	cmdtosend=W_TX_PAYLOAD;
 8000ff8:	23a0      	movs	r3, #160	; 0xa0
 8000ffa:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 8000ffc:	f107 010e 	add.w	r1, r7, #14
 8001000:	2364      	movs	r3, #100	; 0x64
 8001002:	2201      	movs	r2, #1
 8001004:	4814      	ldr	r0, [pc, #80]	; (8001058 <nrf24_Transmit+0x70>)
 8001006:	f004 f9d0 	bl	80053aa <HAL_SPI_Transmit>

	HAL_SPI_Transmit(SPI_PROTO, data, 32, 100);
 800100a:	2364      	movs	r3, #100	; 0x64
 800100c:	2220      	movs	r2, #32
 800100e:	6879      	ldr	r1, [r7, #4]
 8001010:	4811      	ldr	r0, [pc, #68]	; (8001058 <nrf24_Transmit+0x70>)
 8001012:	f004 f9ca 	bl	80053aa <HAL_SPI_Transmit>

	unselectCS();
 8001016:	f7ff fefd 	bl	8000e14 <unselectCS>

	HAL_Delay(1);
 800101a:	2001      	movs	r0, #1
 800101c:	f000 fc26 	bl	800186c <HAL_Delay>

	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 8001020:	2017      	movs	r0, #23
 8001022:	f7ff ff61 	bl	8000ee8 <nrf24_ReadReg>
 8001026:	4603      	mov	r3, r0
 8001028:	73fb      	strb	r3, [r7, #15]

	if((fifostatus&(1<<4)) && !(fifostatus&(1<<3))){
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	f003 0310 	and.w	r3, r3, #16
 8001030:	2b00      	cmp	r3, #0
 8001032:	d00c      	beq.n	800104e <nrf24_Transmit+0x66>
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	f003 0308 	and.w	r3, r3, #8
 800103a:	2b00      	cmp	r3, #0
 800103c:	d107      	bne.n	800104e <nrf24_Transmit+0x66>
		cmdtosend = FLUSH_TX;
 800103e:	23e1      	movs	r3, #225	; 0xe1
 8001040:	73bb      	strb	r3, [r7, #14]
		nrfsendcmd(cmdtosend);
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff6f 	bl	8000f28 <nrfsendcmd>

		return 1;
 800104a:	2301      	movs	r3, #1
 800104c:	e000      	b.n	8001050 <nrf24_Transmit+0x68>
	}
	else
		return 0;
 800104e:	2300      	movs	r3, #0


}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000514 	.word	0x20000514

0800105c <nrf24_RxMode>:
 * @brief initialise le module en mode Rx (reception de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre 10)
 */
void nrf24_RxMode(uint8_t *Address, uint8_t channel){
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
	disableCE();
 8001068:	f7ff feec 	bl	8000e44 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 800106c:	78fb      	ldrb	r3, [r7, #3]
 800106e:	4619      	mov	r1, r3
 8001070:	2005      	movs	r0, #5
 8001072:	f7ff fef3 	bl	8000e5c <nrf24_WriteReg>

	uint8_t en_rxaddr=nrf24_ReadReg(EN_RXADDR);
 8001076:	2002      	movs	r0, #2
 8001078:	f7ff ff36 	bl	8000ee8 <nrf24_ReadReg>
 800107c:	4603      	mov	r3, r0
 800107e:	73fb      	strb	r3, [r7, #15]
	en_rxaddr=en_rxaddr | (1<<1);
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	f043 0302 	orr.w	r3, r3, #2
 8001086:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(EN_RXADDR, en_rxaddr);
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	4619      	mov	r1, r3
 800108c:	2002      	movs	r0, #2
 800108e:	f7ff fee5 	bl	8000e5c <nrf24_WriteReg>
	nrf24_WriteRegMulti(RX_ADDR_P1, Address, 5);
 8001092:	2205      	movs	r2, #5
 8001094:	6879      	ldr	r1, [r7, #4]
 8001096:	200b      	movs	r0, #11
 8001098:	f7ff ff00 	bl	8000e9c <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P1, 32); //Set up la taille maximale de la donnee a recuperer
 800109c:	2120      	movs	r1, #32
 800109e:	2012      	movs	r0, #18
 80010a0:	f7ff fedc 	bl	8000e5c <nrf24_WriteReg>

	//power up the device in RX mode
	uint8_t config = nrf24_ReadReg(CONFIG);
 80010a4:	2000      	movs	r0, #0
 80010a6:	f7ff ff1f 	bl	8000ee8 <nrf24_ReadReg>
 80010aa:	4603      	mov	r3, r0
 80010ac:	73bb      	strb	r3, [r7, #14]
	config=config | (1<<1) | (1<<0);
 80010ae:	7bbb      	ldrb	r3, [r7, #14]
 80010b0:	f043 0303 	orr.w	r3, r3, #3
 80010b4:	73bb      	strb	r3, [r7, #14]
	nrf24_WriteReg(CONFIG, config);
 80010b6:	7bbb      	ldrb	r3, [r7, #14]
 80010b8:	4619      	mov	r1, r3
 80010ba:	2000      	movs	r0, #0
 80010bc:	f7ff fece 	bl	8000e5c <nrf24_WriteReg>
	enableCE();
 80010c0:	f7ff feb4 	bl	8000e2c <enableCE>
}
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <isDataAvailable>:
 * @brief observe si une donnee est arrivee dans la pipe
 *
 * @param pipenum : pipe a scuter
 * @return true : donnee disponible; false : pas de donnee
 */
uint8_t isDataAvailable(uint8_t pipenum){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	71fb      	strb	r3, [r7, #7]
	uint8_t status = nrf24_ReadReg(STATUS);
 80010d6:	2007      	movs	r0, #7
 80010d8:	f7ff ff06 	bl	8000ee8 <nrf24_ReadReg>
 80010dc:	4603      	mov	r3, r0
 80010de:	73fb      	strb	r3, [r7, #15]

	if((status&(1<<6)) && (status&(pipenum<<1))){
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d00b      	beq.n	8001102 <isDataAvailable+0x36>
 80010ea:	7bfa      	ldrb	r2, [r7, #15]
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4013      	ands	r3, r2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d005      	beq.n	8001102 <isDataAvailable+0x36>
		nrf24_WriteReg(STATUS, (1<<6));
 80010f6:	2140      	movs	r1, #64	; 0x40
 80010f8:	2007      	movs	r0, #7
 80010fa:	f7ff feaf 	bl	8000e5c <nrf24_WriteReg>
		return 1;
 80010fe:	2301      	movs	r3, #1
 8001100:	e000      	b.n	8001104 <isDataAvailable+0x38>
	}
	else
		return 0;
 8001102:	2300      	movs	r3, #0
}
 8001104:	4618      	mov	r0, r3
 8001106:	3710      	adds	r7, #16
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <nrf24_Receive>:
/**
 * @brief recupere la donnee dans la pipe 1
 *
 * @param data pointeur vers la ou l'on veut stocker la donnee (32 bits)
 */
void nrf24_Receive(uint8_t *data){
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	73fb      	strb	r3, [r7, #15]
	selectCS();
 8001118:	f7ff fe70 	bl	8000dfc <selectCS>

	cmdtosend=R_RX_PAYLOAD;
 800111c:	2361      	movs	r3, #97	; 0x61
 800111e:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 8001120:	f107 010f 	add.w	r1, r7, #15
 8001124:	2364      	movs	r3, #100	; 0x64
 8001126:	2201      	movs	r2, #1
 8001128:	480b      	ldr	r0, [pc, #44]	; (8001158 <nrf24_Receive+0x4c>)
 800112a:	f004 f93e 	bl	80053aa <HAL_SPI_Transmit>

	HAL_SPI_Receive(SPI_PROTO, data, 1, 5);
 800112e:	2305      	movs	r3, #5
 8001130:	2201      	movs	r2, #1
 8001132:	6879      	ldr	r1, [r7, #4]
 8001134:	4808      	ldr	r0, [pc, #32]	; (8001158 <nrf24_Receive+0x4c>)
 8001136:	f004 fa74 	bl	8005622 <HAL_SPI_Receive>

	unselectCS();
 800113a:	f7ff fe6b 	bl	8000e14 <unselectCS>

	HAL_Delay(1);
 800113e:	2001      	movs	r0, #1
 8001140:	f000 fb94 	bl	800186c <HAL_Delay>

	cmdtosend=FLUSH_RX;
 8001144:	23e2      	movs	r3, #226	; 0xe2
 8001146:	73fb      	strb	r3, [r7, #15]
	nrfsendcmd(cmdtosend);
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff feec 	bl	8000f28 <nrfsendcmd>
}
 8001150:	bf00      	nop
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000514 	.word	0x20000514

0800115c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <HAL_MspInit+0x54>)
 8001168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116a:	4a11      	ldr	r2, [pc, #68]	; (80011b0 <HAL_MspInit+0x54>)
 800116c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001170:	6453      	str	r3, [r2, #68]	; 0x44
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_MspInit+0x54>)
 8001174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	603b      	str	r3, [r7, #0]
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_MspInit+0x54>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_MspInit+0x54>)
 8001188:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800118c:	6413      	str	r3, [r2, #64]	; 0x40
 800118e:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <HAL_MspInit+0x54>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001196:	603b      	str	r3, [r7, #0]
 8001198:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	210f      	movs	r1, #15
 800119e:	f06f 0001 	mvn.w	r0, #1
 80011a2:	f000 fea1 	bl	8001ee8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800

080011b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08c      	sub	sp, #48	; 0x30
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 031c 	add.w	r3, r7, #28
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a2e      	ldr	r2, [pc, #184]	; (800128c <HAL_ADC_MspInit+0xd8>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d128      	bne.n	8001228 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
 80011da:	4b2d      	ldr	r3, [pc, #180]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011de:	4a2c      	ldr	r2, [pc, #176]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 80011e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011e4:	6453      	str	r3, [r2, #68]	; 0x44
 80011e6:	4b2a      	ldr	r3, [pc, #168]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 80011e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ee:	61bb      	str	r3, [r7, #24]
 80011f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	4b26      	ldr	r3, [pc, #152]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a25      	ldr	r2, [pc, #148]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b23      	ldr	r3, [pc, #140]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800120e:	2303      	movs	r3, #3
 8001210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001212:	2303      	movs	r3, #3
 8001214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121a:	f107 031c 	add.w	r3, r7, #28
 800121e:	4619      	mov	r1, r3
 8001220:	481c      	ldr	r0, [pc, #112]	; (8001294 <HAL_ADC_MspInit+0xe0>)
 8001222:	f000 fe8b 	bl	8001f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001226:	e02c      	b.n	8001282 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1a      	ldr	r2, [pc, #104]	; (8001298 <HAL_ADC_MspInit+0xe4>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d127      	bne.n	8001282 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	4b16      	ldr	r3, [pc, #88]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	4a15      	ldr	r2, [pc, #84]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 800123c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001240:	6453      	str	r3, [r2, #68]	; 0x44
 8001242:	4b13      	ldr	r3, [pc, #76]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001246:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	4a0e      	ldr	r2, [pc, #56]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 8001258:	f043 0302 	orr.w	r3, r3, #2
 800125c:	6313      	str	r3, [r2, #48]	; 0x30
 800125e:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <HAL_ADC_MspInit+0xdc>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800126a:	2301      	movs	r3, #1
 800126c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800126e:	2303      	movs	r3, #3
 8001270:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001276:	f107 031c 	add.w	r3, r7, #28
 800127a:	4619      	mov	r1, r3
 800127c:	4805      	ldr	r0, [pc, #20]	; (8001294 <HAL_ADC_MspInit+0xe0>)
 800127e:	f000 fe5d 	bl	8001f3c <HAL_GPIO_Init>
}
 8001282:	bf00      	nop
 8001284:	3730      	adds	r7, #48	; 0x30
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40012000 	.word	0x40012000
 8001290:	40023800 	.word	0x40023800
 8001294:	40020400 	.word	0x40020400
 8001298:	40012100 	.word	0x40012100

0800129c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08a      	sub	sp, #40	; 0x28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a19      	ldr	r2, [pc, #100]	; (8001320 <HAL_I2C_MspInit+0x84>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d12c      	bne.n	8001318 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	613b      	str	r3, [r7, #16]
 80012c2:	4b18      	ldr	r3, [pc, #96]	; (8001324 <HAL_I2C_MspInit+0x88>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	4a17      	ldr	r2, [pc, #92]	; (8001324 <HAL_I2C_MspInit+0x88>)
 80012c8:	f043 0302 	orr.w	r3, r3, #2
 80012cc:	6313      	str	r3, [r2, #48]	; 0x30
 80012ce:	4b15      	ldr	r3, [pc, #84]	; (8001324 <HAL_I2C_MspInit+0x88>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80012da:	f44f 7310 	mov.w	r3, #576	; 0x240
 80012de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012e0:	2312      	movs	r3, #18
 80012e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e4:	2301      	movs	r3, #1
 80012e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e8:	2300      	movs	r3, #0
 80012ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012ec:	2304      	movs	r3, #4
 80012ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4619      	mov	r1, r3
 80012f6:	480c      	ldr	r0, [pc, #48]	; (8001328 <HAL_I2C_MspInit+0x8c>)
 80012f8:	f000 fe20 	bl	8001f3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <HAL_I2C_MspInit+0x88>)
 8001302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001304:	4a07      	ldr	r2, [pc, #28]	; (8001324 <HAL_I2C_MspInit+0x88>)
 8001306:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800130a:	6413      	str	r3, [r2, #64]	; 0x40
 800130c:	4b05      	ldr	r3, [pc, #20]	; (8001324 <HAL_I2C_MspInit+0x88>)
 800130e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001310:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001318:	bf00      	nop
 800131a:	3728      	adds	r7, #40	; 0x28
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40005400 	.word	0x40005400
 8001324:	40023800 	.word	0x40023800
 8001328:	40020400 	.word	0x40020400

0800132c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08e      	sub	sp, #56	; 0x38
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a31      	ldr	r2, [pc, #196]	; (800141c <HAL_I2S_MspInit+0xf0>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d15a      	bne.n	8001412 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800135c:	2301      	movs	r3, #1
 800135e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001360:	23c0      	movs	r3, #192	; 0xc0
 8001362:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001364:	2302      	movs	r3, #2
 8001366:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	4618      	mov	r0, r3
 800136e:	f003 fe53 	bl	8005018 <HAL_RCCEx_PeriphCLKConfig>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001378:	f7ff fd3a 	bl	8000df0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800137c:	2300      	movs	r3, #0
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	4b27      	ldr	r3, [pc, #156]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	4a26      	ldr	r2, [pc, #152]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 8001386:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800138a:	6413      	str	r3, [r2, #64]	; 0x40
 800138c:	4b24      	ldr	r3, [pc, #144]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 800138e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001390:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001398:	2300      	movs	r3, #0
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	4b20      	ldr	r3, [pc, #128]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 800139e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a0:	4a1f      	ldr	r2, [pc, #124]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 80013a2:	f043 0301 	orr.w	r3, r3, #1
 80013a6:	6313      	str	r3, [r2, #48]	; 0x30
 80013a8:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 80013aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b4:	2300      	movs	r3, #0
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	4b19      	ldr	r3, [pc, #100]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 80013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013bc:	4a18      	ldr	r2, [pc, #96]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 80013be:	f043 0304 	orr.w	r3, r3, #4
 80013c2:	6313      	str	r3, [r2, #48]	; 0x30
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <HAL_I2S_MspInit+0xf4>)
 80013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80013d0:	2310      	movs	r3, #16
 80013d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013e0:	2306      	movs	r3, #6
 80013e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e8:	4619      	mov	r1, r3
 80013ea:	480e      	ldr	r0, [pc, #56]	; (8001424 <HAL_I2S_MspInit+0xf8>)
 80013ec:	f000 fda6 	bl	8001f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80013f0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	2300      	movs	r3, #0
 8001400:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001402:	2306      	movs	r3, #6
 8001404:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001406:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800140a:	4619      	mov	r1, r3
 800140c:	4806      	ldr	r0, [pc, #24]	; (8001428 <HAL_I2S_MspInit+0xfc>)
 800140e:	f000 fd95 	bl	8001f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001412:	bf00      	nop
 8001414:	3738      	adds	r7, #56	; 0x38
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40003c00 	.word	0x40003c00
 8001420:	40023800 	.word	0x40023800
 8001424:	40020000 	.word	0x40020000
 8001428:	40020800 	.word	0x40020800

0800142c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08c      	sub	sp, #48	; 0x30
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 031c 	add.w	r3, r7, #28
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a32      	ldr	r2, [pc, #200]	; (8001514 <HAL_SPI_MspInit+0xe8>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d12c      	bne.n	80014a8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
 8001452:	4b31      	ldr	r3, [pc, #196]	; (8001518 <HAL_SPI_MspInit+0xec>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001456:	4a30      	ldr	r2, [pc, #192]	; (8001518 <HAL_SPI_MspInit+0xec>)
 8001458:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800145c:	6453      	str	r3, [r2, #68]	; 0x44
 800145e:	4b2e      	ldr	r3, [pc, #184]	; (8001518 <HAL_SPI_MspInit+0xec>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001462:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001466:	61bb      	str	r3, [r7, #24]
 8001468:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
 800146e:	4b2a      	ldr	r3, [pc, #168]	; (8001518 <HAL_SPI_MspInit+0xec>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	4a29      	ldr	r2, [pc, #164]	; (8001518 <HAL_SPI_MspInit+0xec>)
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	6313      	str	r3, [r2, #48]	; 0x30
 800147a:	4b27      	ldr	r3, [pc, #156]	; (8001518 <HAL_SPI_MspInit+0xec>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001486:	23e0      	movs	r3, #224	; 0xe0
 8001488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	2300      	movs	r3, #0
 8001494:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001496:	2305      	movs	r3, #5
 8001498:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	4619      	mov	r1, r3
 80014a0:	481e      	ldr	r0, [pc, #120]	; (800151c <HAL_SPI_MspInit+0xf0>)
 80014a2:	f000 fd4b 	bl	8001f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014a6:	e031      	b.n	800150c <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a1c      	ldr	r2, [pc, #112]	; (8001520 <HAL_SPI_MspInit+0xf4>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d12c      	bne.n	800150c <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	4b18      	ldr	r3, [pc, #96]	; (8001518 <HAL_SPI_MspInit+0xec>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ba:	4a17      	ldr	r2, [pc, #92]	; (8001518 <HAL_SPI_MspInit+0xec>)
 80014bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014c0:	6413      	str	r3, [r2, #64]	; 0x40
 80014c2:	4b15      	ldr	r3, [pc, #84]	; (8001518 <HAL_SPI_MspInit+0xec>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	4b11      	ldr	r3, [pc, #68]	; (8001518 <HAL_SPI_MspInit+0xec>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a10      	ldr	r2, [pc, #64]	; (8001518 <HAL_SPI_MspInit+0xec>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <HAL_SPI_MspInit+0xec>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014ea:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80014ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014fc:	2305      	movs	r3, #5
 80014fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001500:	f107 031c 	add.w	r3, r7, #28
 8001504:	4619      	mov	r1, r3
 8001506:	4807      	ldr	r0, [pc, #28]	; (8001524 <HAL_SPI_MspInit+0xf8>)
 8001508:	f000 fd18 	bl	8001f3c <HAL_GPIO_Init>
}
 800150c:	bf00      	nop
 800150e:	3730      	adds	r7, #48	; 0x30
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40013000 	.word	0x40013000
 8001518:	40023800 	.word	0x40023800
 800151c:	40020000 	.word	0x40020000
 8001520:	40003800 	.word	0x40003800
 8001524:	40020400 	.word	0x40020400

08001528 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08a      	sub	sp, #40	; 0x28
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a19      	ldr	r2, [pc, #100]	; (80015ac <HAL_UART_MspInit+0x84>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d12b      	bne.n	80015a2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	4a17      	ldr	r2, [pc, #92]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001558:	6413      	str	r3, [r2, #64]	; 0x40
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <HAL_UART_MspInit+0x88>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <HAL_UART_MspInit+0x88>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a10      	ldr	r2, [pc, #64]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001570:	f043 0301 	orr.w	r3, r3, #1
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001582:	230c      	movs	r3, #12
 8001584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2302      	movs	r3, #2
 8001588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158e:	2303      	movs	r3, #3
 8001590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001592:	2307      	movs	r3, #7
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	; (80015b4 <HAL_UART_MspInit+0x8c>)
 800159e:	f000 fccd 	bl	8001f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015a2:	bf00      	nop
 80015a4:	3728      	adds	r7, #40	; 0x28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40004400 	.word	0x40004400
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020000 	.word	0x40020000

080015b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08e      	sub	sp, #56	; 0x38
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	4b33      	ldr	r3, [pc, #204]	; (800169c <HAL_InitTick+0xe4>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	4a32      	ldr	r2, [pc, #200]	; (800169c <HAL_InitTick+0xe4>)
 80015d2:	f043 0310 	orr.w	r3, r3, #16
 80015d6:	6413      	str	r3, [r2, #64]	; 0x40
 80015d8:	4b30      	ldr	r3, [pc, #192]	; (800169c <HAL_InitTick+0xe4>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015dc:	f003 0310 	and.w	r3, r3, #16
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015e4:	f107 0210 	add.w	r2, r7, #16
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	4611      	mov	r1, r2
 80015ee:	4618      	mov	r0, r3
 80015f0:	f003 fce0 	bl	8004fb4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015f4:	6a3b      	ldr	r3, [r7, #32]
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d103      	bne.n	8001606 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015fe:	f003 fcb1 	bl	8004f64 <HAL_RCC_GetPCLK1Freq>
 8001602:	6378      	str	r0, [r7, #52]	; 0x34
 8001604:	e004      	b.n	8001610 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001606:	f003 fcad 	bl	8004f64 <HAL_RCC_GetPCLK1Freq>
 800160a:	4603      	mov	r3, r0
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001612:	4a23      	ldr	r2, [pc, #140]	; (80016a0 <HAL_InitTick+0xe8>)
 8001614:	fba2 2303 	umull	r2, r3, r2, r3
 8001618:	0c9b      	lsrs	r3, r3, #18
 800161a:	3b01      	subs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800161e:	4b21      	ldr	r3, [pc, #132]	; (80016a4 <HAL_InitTick+0xec>)
 8001620:	4a21      	ldr	r2, [pc, #132]	; (80016a8 <HAL_InitTick+0xf0>)
 8001622:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001624:	4b1f      	ldr	r3, [pc, #124]	; (80016a4 <HAL_InitTick+0xec>)
 8001626:	f240 32e7 	movw	r2, #999	; 0x3e7
 800162a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800162c:	4a1d      	ldr	r2, [pc, #116]	; (80016a4 <HAL_InitTick+0xec>)
 800162e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001630:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001632:	4b1c      	ldr	r3, [pc, #112]	; (80016a4 <HAL_InitTick+0xec>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001638:	4b1a      	ldr	r3, [pc, #104]	; (80016a4 <HAL_InitTick+0xec>)
 800163a:	2200      	movs	r2, #0
 800163c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800163e:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <HAL_InitTick+0xec>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001644:	4817      	ldr	r0, [pc, #92]	; (80016a4 <HAL_InitTick+0xec>)
 8001646:	f004 fbcf 	bl	8005de8 <HAL_TIM_Base_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001650:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001654:	2b00      	cmp	r3, #0
 8001656:	d11b      	bne.n	8001690 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001658:	4812      	ldr	r0, [pc, #72]	; (80016a4 <HAL_InitTick+0xec>)
 800165a:	f004 fc1f 	bl	8005e9c <HAL_TIM_Base_Start_IT>
 800165e:	4603      	mov	r3, r0
 8001660:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001664:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001668:	2b00      	cmp	r3, #0
 800166a:	d111      	bne.n	8001690 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800166c:	2036      	movs	r0, #54	; 0x36
 800166e:	f000 fc57 	bl	8001f20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b0f      	cmp	r3, #15
 8001676:	d808      	bhi.n	800168a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001678:	2200      	movs	r2, #0
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	2036      	movs	r0, #54	; 0x36
 800167e:	f000 fc33 	bl	8001ee8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001682:	4a0a      	ldr	r2, [pc, #40]	; (80016ac <HAL_InitTick+0xf4>)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	e002      	b.n	8001690 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001690:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001694:	4618      	mov	r0, r3
 8001696:	3738      	adds	r7, #56	; 0x38
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40023800 	.word	0x40023800
 80016a0:	431bde83 	.word	0x431bde83
 80016a4:	200005c8 	.word	0x200005c8
 80016a8:	40001000 	.word	0x40001000
 80016ac:	20000010 	.word	0x20000010

080016b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016b4:	e7fe      	b.n	80016b4 <NMI_Handler+0x4>

080016b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ba:	e7fe      	b.n	80016ba <HardFault_Handler+0x4>

080016bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <MemManage_Handler+0x4>

080016c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <BusFault_Handler+0x4>

080016c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016cc:	e7fe      	b.n	80016cc <UsageFault_Handler+0x4>

080016ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ce:	b480      	push	{r7}
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <TIM6_DAC_IRQHandler+0x10>)
 80016e2:	f004 fc4b 	bl	8005f7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200005c8 	.word	0x200005c8

080016f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80016f4:	4802      	ldr	r0, [pc, #8]	; (8001700 <OTG_FS_IRQHandler+0x10>)
 80016f6:	f001 f841 	bl	800277c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20004754 	.word	0x20004754

08001704 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800170c:	4a14      	ldr	r2, [pc, #80]	; (8001760 <_sbrk+0x5c>)
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <_sbrk+0x60>)
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001718:	4b13      	ldr	r3, [pc, #76]	; (8001768 <_sbrk+0x64>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d102      	bne.n	8001726 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001720:	4b11      	ldr	r3, [pc, #68]	; (8001768 <_sbrk+0x64>)
 8001722:	4a12      	ldr	r2, [pc, #72]	; (800176c <_sbrk+0x68>)
 8001724:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001726:	4b10      	ldr	r3, [pc, #64]	; (8001768 <_sbrk+0x64>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	429a      	cmp	r2, r3
 8001732:	d207      	bcs.n	8001744 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001734:	f00b f994 	bl	800ca60 <__errno>
 8001738:	4603      	mov	r3, r0
 800173a:	220c      	movs	r2, #12
 800173c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	e009      	b.n	8001758 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001744:	4b08      	ldr	r3, [pc, #32]	; (8001768 <_sbrk+0x64>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800174a:	4b07      	ldr	r3, [pc, #28]	; (8001768 <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	4a05      	ldr	r2, [pc, #20]	; (8001768 <_sbrk+0x64>)
 8001754:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001756:	68fb      	ldr	r3, [r7, #12]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3718      	adds	r7, #24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20020000 	.word	0x20020000
 8001764:	00000400 	.word	0x00000400
 8001768:	20000610 	.word	0x20000610
 800176c:	20004a68 	.word	0x20004a68

08001770 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <SystemInit+0x20>)
 8001776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800177a:	4a05      	ldr	r2, [pc, #20]	; (8001790 <SystemInit+0x20>)
 800177c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001780:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001794:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001798:	480d      	ldr	r0, [pc, #52]	; (80017d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800179a:	490e      	ldr	r1, [pc, #56]	; (80017d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800179c:	4a0e      	ldr	r2, [pc, #56]	; (80017d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a0:	e002      	b.n	80017a8 <LoopCopyDataInit>

080017a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a6:	3304      	adds	r3, #4

080017a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ac:	d3f9      	bcc.n	80017a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ae:	4a0b      	ldr	r2, [pc, #44]	; (80017dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017b0:	4c0b      	ldr	r4, [pc, #44]	; (80017e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b4:	e001      	b.n	80017ba <LoopFillZerobss>

080017b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b8:	3204      	adds	r2, #4

080017ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017bc:	d3fb      	bcc.n	80017b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017be:	f7ff ffd7 	bl	8001770 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017c2:	f00b f953 	bl	800ca6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017c6:	f7fe fecd 	bl	8000564 <main>
  bx  lr    
 80017ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80017cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80017d8:	0800cf84 	.word	0x0800cf84
  ldr r2, =_sbss
 80017dc:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80017e0:	20004a68 	.word	0x20004a68

080017e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017e4:	e7fe      	b.n	80017e4 <ADC_IRQHandler>
	...

080017e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017ec:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <HAL_Init+0x40>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a0d      	ldr	r2, [pc, #52]	; (8001828 <HAL_Init+0x40>)
 80017f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017f8:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <HAL_Init+0x40>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a0a      	ldr	r2, [pc, #40]	; (8001828 <HAL_Init+0x40>)
 80017fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001802:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001804:	4b08      	ldr	r3, [pc, #32]	; (8001828 <HAL_Init+0x40>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a07      	ldr	r2, [pc, #28]	; (8001828 <HAL_Init+0x40>)
 800180a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800180e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001810:	2003      	movs	r0, #3
 8001812:	f000 fb5e 	bl	8001ed2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001816:	200f      	movs	r0, #15
 8001818:	f7ff fece 	bl	80015b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800181c:	f7ff fc9e 	bl	800115c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40023c00 	.word	0x40023c00

0800182c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001830:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_IncTick+0x20>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	461a      	mov	r2, r3
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <HAL_IncTick+0x24>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4413      	add	r3, r2
 800183c:	4a04      	ldr	r2, [pc, #16]	; (8001850 <HAL_IncTick+0x24>)
 800183e:	6013      	str	r3, [r2, #0]
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000014 	.word	0x20000014
 8001850:	20000614 	.word	0x20000614

08001854 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return uwTick;
 8001858:	4b03      	ldr	r3, [pc, #12]	; (8001868 <HAL_GetTick+0x14>)
 800185a:	681b      	ldr	r3, [r3, #0]
}
 800185c:	4618      	mov	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000614 	.word	0x20000614

0800186c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001874:	f7ff ffee 	bl	8001854 <HAL_GetTick>
 8001878:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001884:	d005      	beq.n	8001892 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001886:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <HAL_Delay+0x44>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	461a      	mov	r2, r3
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	4413      	add	r3, r2
 8001890:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001892:	bf00      	nop
 8001894:	f7ff ffde 	bl	8001854 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d8f7      	bhi.n	8001894 <HAL_Delay+0x28>
  {
  }
}
 80018a4:	bf00      	nop
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000014 	.word	0x20000014

080018b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018bc:	2300      	movs	r3, #0
 80018be:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e033      	b.n	8001932 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d109      	bne.n	80018e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f7ff fc6e 	bl	80011b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ea:	f003 0310 	and.w	r3, r3, #16
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d118      	bne.n	8001924 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018fa:	f023 0302 	bic.w	r3, r3, #2
 80018fe:	f043 0202 	orr.w	r2, r3, #2
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 f93a 	bl	8001b80 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f023 0303 	bic.w	r3, r3, #3
 800191a:	f043 0201 	orr.w	r2, r3, #1
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	641a      	str	r2, [r3, #64]	; 0x40
 8001922:	e001      	b.n	8001928 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001930:	7bfb      	ldrb	r3, [r7, #15]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
	...

0800193c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_ADC_ConfigChannel+0x1c>
 8001954:	2302      	movs	r3, #2
 8001956:	e105      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x228>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b09      	cmp	r3, #9
 8001966:	d925      	bls.n	80019b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	68d9      	ldr	r1, [r3, #12]
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	b29b      	uxth	r3, r3
 8001974:	461a      	mov	r2, r3
 8001976:	4613      	mov	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	3b1e      	subs	r3, #30
 800197e:	2207      	movs	r2, #7
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43da      	mvns	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	400a      	ands	r2, r1
 800198c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68d9      	ldr	r1, [r3, #12]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	b29b      	uxth	r3, r3
 800199e:	4618      	mov	r0, r3
 80019a0:	4603      	mov	r3, r0
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	4403      	add	r3, r0
 80019a6:	3b1e      	subs	r3, #30
 80019a8:	409a      	lsls	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	430a      	orrs	r2, r1
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	e022      	b.n	80019fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6919      	ldr	r1, [r3, #16]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	461a      	mov	r2, r3
 80019c2:	4613      	mov	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	2207      	movs	r2, #7
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43da      	mvns	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	400a      	ands	r2, r1
 80019d6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6919      	ldr	r1, [r3, #16]
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	689a      	ldr	r2, [r3, #8]
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	4618      	mov	r0, r3
 80019ea:	4603      	mov	r3, r0
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	4403      	add	r3, r0
 80019f0:	409a      	lsls	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	430a      	orrs	r2, r1
 80019f8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b06      	cmp	r3, #6
 8001a00:	d824      	bhi.n	8001a4c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685a      	ldr	r2, [r3, #4]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	4413      	add	r3, r2
 8001a12:	3b05      	subs	r3, #5
 8001a14:	221f      	movs	r2, #31
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	400a      	ands	r2, r1
 8001a22:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	4618      	mov	r0, r3
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4413      	add	r3, r2
 8001a3c:	3b05      	subs	r3, #5
 8001a3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	635a      	str	r2, [r3, #52]	; 0x34
 8001a4a:	e04c      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b0c      	cmp	r3, #12
 8001a52:	d824      	bhi.n	8001a9e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4413      	add	r3, r2
 8001a64:	3b23      	subs	r3, #35	; 0x23
 8001a66:	221f      	movs	r2, #31
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43da      	mvns	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	400a      	ands	r2, r1
 8001a74:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685a      	ldr	r2, [r3, #4]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	4413      	add	r3, r2
 8001a8e:	3b23      	subs	r3, #35	; 0x23
 8001a90:	fa00 f203 	lsl.w	r2, r0, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	430a      	orrs	r2, r1
 8001a9a:	631a      	str	r2, [r3, #48]	; 0x30
 8001a9c:	e023      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	3b41      	subs	r3, #65	; 0x41
 8001ab0:	221f      	movs	r2, #31
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43da      	mvns	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	400a      	ands	r2, r1
 8001abe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	4618      	mov	r0, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	3b41      	subs	r3, #65	; 0x41
 8001ada:	fa00 f203 	lsl.w	r2, r0, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ae6:	4b22      	ldr	r3, [pc, #136]	; (8001b70 <HAL_ADC_ConfigChannel+0x234>)
 8001ae8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a21      	ldr	r2, [pc, #132]	; (8001b74 <HAL_ADC_ConfigChannel+0x238>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d109      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x1cc>
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b12      	cmp	r3, #18
 8001afa:	d105      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a19      	ldr	r2, [pc, #100]	; (8001b74 <HAL_ADC_ConfigChannel+0x238>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d123      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x21e>
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2b10      	cmp	r3, #16
 8001b18:	d003      	beq.n	8001b22 <HAL_ADC_ConfigChannel+0x1e6>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2b11      	cmp	r3, #17
 8001b20:	d11b      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2b10      	cmp	r3, #16
 8001b34:	d111      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <HAL_ADC_ConfigChannel+0x23c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a10      	ldr	r2, [pc, #64]	; (8001b7c <HAL_ADC_ConfigChannel+0x240>)
 8001b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b40:	0c9a      	lsrs	r2, r3, #18
 8001b42:	4613      	mov	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001b4c:	e002      	b.n	8001b54 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	3b01      	subs	r3, #1
 8001b52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1f9      	bne.n	8001b4e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	40012300 	.word	0x40012300
 8001b74:	40012000 	.word	0x40012000
 8001b78:	2000000c 	.word	0x2000000c
 8001b7c:	431bde83 	.word	0x431bde83

08001b80 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b88:	4b79      	ldr	r3, [pc, #484]	; (8001d70 <ADC_Init+0x1f0>)
 8001b8a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	431a      	orrs	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001bb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	6859      	ldr	r1, [r3, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	691b      	ldr	r3, [r3, #16]
 8001bc0:	021a      	lsls	r2, r3, #8
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	685a      	ldr	r2, [r3, #4]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001bd8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6859      	ldr	r1, [r3, #4]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689a      	ldr	r2, [r3, #8]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	430a      	orrs	r2, r1
 8001bea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001bfa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6899      	ldr	r1, [r3, #8]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	68da      	ldr	r2, [r3, #12]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c12:	4a58      	ldr	r2, [pc, #352]	; (8001d74 <ADC_Init+0x1f4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d022      	beq.n	8001c5e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	689a      	ldr	r2, [r3, #8]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c26:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6899      	ldr	r1, [r3, #8]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6899      	ldr	r1, [r3, #8]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	e00f      	b.n	8001c7e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c7c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f022 0202 	bic.w	r2, r2, #2
 8001c8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6899      	ldr	r1, [r3, #8]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	7e1b      	ldrb	r3, [r3, #24]
 8001c98:	005a      	lsls	r2, r3, #1
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d01b      	beq.n	8001ce4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001cca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6859      	ldr	r1, [r3, #4]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	035a      	lsls	r2, r3, #13
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	e007      	b.n	8001cf4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cf2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001d02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	051a      	lsls	r2, r3, #20
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001d28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6899      	ldr	r1, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001d36:	025a      	lsls	r2, r3, #9
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6899      	ldr	r1, [r3, #8]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	029a      	lsls	r2, r3, #10
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	430a      	orrs	r2, r1
 8001d62:	609a      	str	r2, [r3, #8]
}
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	40012300 	.word	0x40012300
 8001d74:	0f000001 	.word	0x0f000001

08001d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d88:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <__NVIC_SetPriorityGrouping+0x44>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d94:	4013      	ands	r3, r2
 8001d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001da0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001da4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001daa:	4a04      	ldr	r2, [pc, #16]	; (8001dbc <__NVIC_SetPriorityGrouping+0x44>)
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	60d3      	str	r3, [r2, #12]
}
 8001db0:	bf00      	nop
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dc4:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	0a1b      	lsrs	r3, r3, #8
 8001dca:	f003 0307 	and.w	r3, r3, #7
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	db0b      	blt.n	8001e06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	f003 021f 	and.w	r2, r3, #31
 8001df4:	4907      	ldr	r1, [pc, #28]	; (8001e14 <__NVIC_EnableIRQ+0x38>)
 8001df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfa:	095b      	lsrs	r3, r3, #5
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8001e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000e100 	.word	0xe000e100

08001e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	6039      	str	r1, [r7, #0]
 8001e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	db0a      	blt.n	8001e42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	490c      	ldr	r1, [pc, #48]	; (8001e64 <__NVIC_SetPriority+0x4c>)
 8001e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e36:	0112      	lsls	r2, r2, #4
 8001e38:	b2d2      	uxtb	r2, r2
 8001e3a:	440b      	add	r3, r1
 8001e3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e40:	e00a      	b.n	8001e58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	4908      	ldr	r1, [pc, #32]	; (8001e68 <__NVIC_SetPriority+0x50>)
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	3b04      	subs	r3, #4
 8001e50:	0112      	lsls	r2, r2, #4
 8001e52:	b2d2      	uxtb	r2, r2
 8001e54:	440b      	add	r3, r1
 8001e56:	761a      	strb	r2, [r3, #24]
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr
 8001e64:	e000e100 	.word	0xe000e100
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b089      	sub	sp, #36	; 0x24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f1c3 0307 	rsb	r3, r3, #7
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	bf28      	it	cs
 8001e8a:	2304      	movcs	r3, #4
 8001e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	3304      	adds	r3, #4
 8001e92:	2b06      	cmp	r3, #6
 8001e94:	d902      	bls.n	8001e9c <NVIC_EncodePriority+0x30>
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3b03      	subs	r3, #3
 8001e9a:	e000      	b.n	8001e9e <NVIC_EncodePriority+0x32>
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43da      	mvns	r2, r3
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	401a      	ands	r2, r3
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	fa01 f303 	lsl.w	r3, r1, r3
 8001ebe:	43d9      	mvns	r1, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec4:	4313      	orrs	r3, r2
         );
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3724      	adds	r7, #36	; 0x24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7ff ff4c 	bl	8001d78 <__NVIC_SetPriorityGrouping>
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
 8001ef4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001efa:	f7ff ff61 	bl	8001dc0 <__NVIC_GetPriorityGrouping>
 8001efe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	68b9      	ldr	r1, [r7, #8]
 8001f04:	6978      	ldr	r0, [r7, #20]
 8001f06:	f7ff ffb1 	bl	8001e6c <NVIC_EncodePriority>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f10:	4611      	mov	r1, r2
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff ff80 	bl	8001e18 <__NVIC_SetPriority>
}
 8001f18:	bf00      	nop
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff ff54 	bl	8001ddc <__NVIC_EnableIRQ>
}
 8001f34:	bf00      	nop
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b089      	sub	sp, #36	; 0x24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
 8001f56:	e16b      	b.n	8002230 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f58:	2201      	movs	r2, #1
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	f040 815a 	bne.w	800222a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d005      	beq.n	8001f8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d130      	bne.n	8001ff0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	2203      	movs	r2, #3
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	091b      	lsrs	r3, r3, #4
 8001fda:	f003 0201 	and.w	r2, r3, #1
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	d017      	beq.n	800202c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	2203      	movs	r2, #3
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d123      	bne.n	8002080 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	08da      	lsrs	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3208      	adds	r2, #8
 8002040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002044:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	220f      	movs	r2, #15
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	4013      	ands	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	691a      	ldr	r2, [r3, #16]
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4313      	orrs	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	08da      	lsrs	r2, r3, #3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3208      	adds	r2, #8
 800207a:	69b9      	ldr	r1, [r7, #24]
 800207c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	2203      	movs	r2, #3
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f003 0203 	and.w	r2, r3, #3
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 80b4 	beq.w	800222a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	4b60      	ldr	r3, [pc, #384]	; (8002248 <HAL_GPIO_Init+0x30c>)
 80020c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ca:	4a5f      	ldr	r2, [pc, #380]	; (8002248 <HAL_GPIO_Init+0x30c>)
 80020cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020d0:	6453      	str	r3, [r2, #68]	; 0x44
 80020d2:	4b5d      	ldr	r3, [pc, #372]	; (8002248 <HAL_GPIO_Init+0x30c>)
 80020d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020de:	4a5b      	ldr	r2, [pc, #364]	; (800224c <HAL_GPIO_Init+0x310>)
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	089b      	lsrs	r3, r3, #2
 80020e4:	3302      	adds	r3, #2
 80020e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	f003 0303 	and.w	r3, r3, #3
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	220f      	movs	r2, #15
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43db      	mvns	r3, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4013      	ands	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a52      	ldr	r2, [pc, #328]	; (8002250 <HAL_GPIO_Init+0x314>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d02b      	beq.n	8002162 <HAL_GPIO_Init+0x226>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a51      	ldr	r2, [pc, #324]	; (8002254 <HAL_GPIO_Init+0x318>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d025      	beq.n	800215e <HAL_GPIO_Init+0x222>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a50      	ldr	r2, [pc, #320]	; (8002258 <HAL_GPIO_Init+0x31c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d01f      	beq.n	800215a <HAL_GPIO_Init+0x21e>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a4f      	ldr	r2, [pc, #316]	; (800225c <HAL_GPIO_Init+0x320>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d019      	beq.n	8002156 <HAL_GPIO_Init+0x21a>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a4e      	ldr	r2, [pc, #312]	; (8002260 <HAL_GPIO_Init+0x324>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d013      	beq.n	8002152 <HAL_GPIO_Init+0x216>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a4d      	ldr	r2, [pc, #308]	; (8002264 <HAL_GPIO_Init+0x328>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d00d      	beq.n	800214e <HAL_GPIO_Init+0x212>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a4c      	ldr	r2, [pc, #304]	; (8002268 <HAL_GPIO_Init+0x32c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d007      	beq.n	800214a <HAL_GPIO_Init+0x20e>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a4b      	ldr	r2, [pc, #300]	; (800226c <HAL_GPIO_Init+0x330>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d101      	bne.n	8002146 <HAL_GPIO_Init+0x20a>
 8002142:	2307      	movs	r3, #7
 8002144:	e00e      	b.n	8002164 <HAL_GPIO_Init+0x228>
 8002146:	2308      	movs	r3, #8
 8002148:	e00c      	b.n	8002164 <HAL_GPIO_Init+0x228>
 800214a:	2306      	movs	r3, #6
 800214c:	e00a      	b.n	8002164 <HAL_GPIO_Init+0x228>
 800214e:	2305      	movs	r3, #5
 8002150:	e008      	b.n	8002164 <HAL_GPIO_Init+0x228>
 8002152:	2304      	movs	r3, #4
 8002154:	e006      	b.n	8002164 <HAL_GPIO_Init+0x228>
 8002156:	2303      	movs	r3, #3
 8002158:	e004      	b.n	8002164 <HAL_GPIO_Init+0x228>
 800215a:	2302      	movs	r3, #2
 800215c:	e002      	b.n	8002164 <HAL_GPIO_Init+0x228>
 800215e:	2301      	movs	r3, #1
 8002160:	e000      	b.n	8002164 <HAL_GPIO_Init+0x228>
 8002162:	2300      	movs	r3, #0
 8002164:	69fa      	ldr	r2, [r7, #28]
 8002166:	f002 0203 	and.w	r2, r2, #3
 800216a:	0092      	lsls	r2, r2, #2
 800216c:	4093      	lsls	r3, r2
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002174:	4935      	ldr	r1, [pc, #212]	; (800224c <HAL_GPIO_Init+0x310>)
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	089b      	lsrs	r3, r3, #2
 800217a:	3302      	adds	r3, #2
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002182:	4b3b      	ldr	r3, [pc, #236]	; (8002270 <HAL_GPIO_Init+0x334>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	43db      	mvns	r3, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4013      	ands	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021a6:	4a32      	ldr	r2, [pc, #200]	; (8002270 <HAL_GPIO_Init+0x334>)
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021ac:	4b30      	ldr	r3, [pc, #192]	; (8002270 <HAL_GPIO_Init+0x334>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	43db      	mvns	r3, r3
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4013      	ands	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d003      	beq.n	80021d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021d0:	4a27      	ldr	r2, [pc, #156]	; (8002270 <HAL_GPIO_Init+0x334>)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021d6:	4b26      	ldr	r3, [pc, #152]	; (8002270 <HAL_GPIO_Init+0x334>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	43db      	mvns	r3, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021fa:	4a1d      	ldr	r2, [pc, #116]	; (8002270 <HAL_GPIO_Init+0x334>)
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <HAL_GPIO_Init+0x334>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d003      	beq.n	8002224 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	4313      	orrs	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002224:	4a12      	ldr	r2, [pc, #72]	; (8002270 <HAL_GPIO_Init+0x334>)
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	3301      	adds	r3, #1
 800222e:	61fb      	str	r3, [r7, #28]
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	2b0f      	cmp	r3, #15
 8002234:	f67f ae90 	bls.w	8001f58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002238:	bf00      	nop
 800223a:	bf00      	nop
 800223c:	3724      	adds	r7, #36	; 0x24
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40023800 	.word	0x40023800
 800224c:	40013800 	.word	0x40013800
 8002250:	40020000 	.word	0x40020000
 8002254:	40020400 	.word	0x40020400
 8002258:	40020800 	.word	0x40020800
 800225c:	40020c00 	.word	0x40020c00
 8002260:	40021000 	.word	0x40021000
 8002264:	40021400 	.word	0x40021400
 8002268:	40021800 	.word	0x40021800
 800226c:	40021c00 	.word	0x40021c00
 8002270:	40013c00 	.word	0x40013c00

08002274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	460b      	mov	r3, r1
 800227e:	807b      	strh	r3, [r7, #2]
 8002280:	4613      	mov	r3, r2
 8002282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002284:	787b      	ldrb	r3, [r7, #1]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800228a:	887a      	ldrh	r2, [r7, #2]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002290:	e003      	b.n	800229a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002292:	887b      	ldrh	r3, [r7, #2]
 8002294:	041a      	lsls	r2, r3, #16
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	619a      	str	r2, [r3, #24]
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80022a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022a8:	b08f      	sub	sp, #60	; 0x3c
 80022aa:	af0a      	add	r7, sp, #40	; 0x28
 80022ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e054      	b.n	8002362 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d106      	bne.n	80022d8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f00a f916 	bl	800c504 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2203      	movs	r2, #3
 80022dc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d102      	bne.n	80022f2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f004 fc58 	bl	8006bac <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	603b      	str	r3, [r7, #0]
 8002302:	687e      	ldr	r6, [r7, #4]
 8002304:	466d      	mov	r5, sp
 8002306:	f106 0410 	add.w	r4, r6, #16
 800230a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800230c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800230e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002310:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002312:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002316:	e885 0003 	stmia.w	r5, {r0, r1}
 800231a:	1d33      	adds	r3, r6, #4
 800231c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800231e:	6838      	ldr	r0, [r7, #0]
 8002320:	f004 fbd2 	bl	8006ac8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2101      	movs	r1, #1
 800232a:	4618      	mov	r0, r3
 800232c:	f004 fc4f 	bl	8006bce <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	603b      	str	r3, [r7, #0]
 8002336:	687e      	ldr	r6, [r7, #4]
 8002338:	466d      	mov	r5, sp
 800233a:	f106 0410 	add.w	r4, r6, #16
 800233e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002340:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002342:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002344:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002346:	e894 0003 	ldmia.w	r4, {r0, r1}
 800234a:	e885 0003 	stmia.w	r5, {r0, r1}
 800234e:	1d33      	adds	r3, r6, #4
 8002350:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002352:	6838      	ldr	r0, [r7, #0]
 8002354:	f004 fdd8 	bl	8006f08 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800236a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800236a:	b590      	push	{r4, r7, lr}
 800236c:	b089      	sub	sp, #36	; 0x24
 800236e:	af04      	add	r7, sp, #16
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	4608      	mov	r0, r1
 8002374:	4611      	mov	r1, r2
 8002376:	461a      	mov	r2, r3
 8002378:	4603      	mov	r3, r0
 800237a:	70fb      	strb	r3, [r7, #3]
 800237c:	460b      	mov	r3, r1
 800237e:	70bb      	strb	r3, [r7, #2]
 8002380:	4613      	mov	r3, r2
 8002382:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_HCD_HC_Init+0x28>
 800238e:	2302      	movs	r3, #2
 8002390:	e076      	b.n	8002480 <HAL_HCD_HC_Init+0x116>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800239a:	78fb      	ldrb	r3, [r7, #3]
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	212c      	movs	r1, #44	; 0x2c
 80023a0:	fb01 f303 	mul.w	r3, r1, r3
 80023a4:	4413      	add	r3, r2
 80023a6:	333d      	adds	r3, #61	; 0x3d
 80023a8:	2200      	movs	r2, #0
 80023aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80023ac:	78fb      	ldrb	r3, [r7, #3]
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	212c      	movs	r1, #44	; 0x2c
 80023b2:	fb01 f303 	mul.w	r3, r1, r3
 80023b6:	4413      	add	r3, r2
 80023b8:	3338      	adds	r3, #56	; 0x38
 80023ba:	787a      	ldrb	r2, [r7, #1]
 80023bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80023be:	78fb      	ldrb	r3, [r7, #3]
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	212c      	movs	r1, #44	; 0x2c
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	4413      	add	r3, r2
 80023ca:	3340      	adds	r3, #64	; 0x40
 80023cc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80023ce:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	212c      	movs	r1, #44	; 0x2c
 80023d6:	fb01 f303 	mul.w	r3, r1, r3
 80023da:	4413      	add	r3, r2
 80023dc:	3339      	adds	r3, #57	; 0x39
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80023e2:	78fb      	ldrb	r3, [r7, #3]
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	212c      	movs	r1, #44	; 0x2c
 80023e8:	fb01 f303 	mul.w	r3, r1, r3
 80023ec:	4413      	add	r3, r2
 80023ee:	333f      	adds	r3, #63	; 0x3f
 80023f0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80023f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80023f6:	78fb      	ldrb	r3, [r7, #3]
 80023f8:	78ba      	ldrb	r2, [r7, #2]
 80023fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023fe:	b2d0      	uxtb	r0, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	212c      	movs	r1, #44	; 0x2c
 8002404:	fb01 f303 	mul.w	r3, r1, r3
 8002408:	4413      	add	r3, r2
 800240a:	333a      	adds	r3, #58	; 0x3a
 800240c:	4602      	mov	r2, r0
 800240e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002410:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002414:	2b00      	cmp	r3, #0
 8002416:	da09      	bge.n	800242c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002418:	78fb      	ldrb	r3, [r7, #3]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	212c      	movs	r1, #44	; 0x2c
 800241e:	fb01 f303 	mul.w	r3, r1, r3
 8002422:	4413      	add	r3, r2
 8002424:	333b      	adds	r3, #59	; 0x3b
 8002426:	2201      	movs	r2, #1
 8002428:	701a      	strb	r2, [r3, #0]
 800242a:	e008      	b.n	800243e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800242c:	78fb      	ldrb	r3, [r7, #3]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	212c      	movs	r1, #44	; 0x2c
 8002432:	fb01 f303 	mul.w	r3, r1, r3
 8002436:	4413      	add	r3, r2
 8002438:	333b      	adds	r3, #59	; 0x3b
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800243e:	78fb      	ldrb	r3, [r7, #3]
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	212c      	movs	r1, #44	; 0x2c
 8002444:	fb01 f303 	mul.w	r3, r1, r3
 8002448:	4413      	add	r3, r2
 800244a:	333c      	adds	r3, #60	; 0x3c
 800244c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002450:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6818      	ldr	r0, [r3, #0]
 8002456:	787c      	ldrb	r4, [r7, #1]
 8002458:	78ba      	ldrb	r2, [r7, #2]
 800245a:	78f9      	ldrb	r1, [r7, #3]
 800245c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800245e:	9302      	str	r3, [sp, #8]
 8002460:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002464:	9301      	str	r3, [sp, #4]
 8002466:	f897 3020 	ldrb.w	r3, [r7, #32]
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	4623      	mov	r3, r4
 800246e:	f004 fed1 	bl	8007214 <USB_HC_Init>
 8002472:	4603      	mov	r3, r0
 8002474:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}

08002488 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	460b      	mov	r3, r1
 8002492:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d101      	bne.n	80024a6 <HAL_HCD_HC_Halt+0x1e>
 80024a2:	2302      	movs	r3, #2
 80024a4:	e00f      	b.n	80024c6 <HAL_HCD_HC_Halt+0x3e>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	78fa      	ldrb	r2, [r7, #3]
 80024b4:	4611      	mov	r1, r2
 80024b6:	4618      	mov	r0, r3
 80024b8:	f005 f921 	bl	80076fe <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
	...

080024d0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	4608      	mov	r0, r1
 80024da:	4611      	mov	r1, r2
 80024dc:	461a      	mov	r2, r3
 80024de:	4603      	mov	r3, r0
 80024e0:	70fb      	strb	r3, [r7, #3]
 80024e2:	460b      	mov	r3, r1
 80024e4:	70bb      	strb	r3, [r7, #2]
 80024e6:	4613      	mov	r3, r2
 80024e8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80024ea:	78fb      	ldrb	r3, [r7, #3]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	212c      	movs	r1, #44	; 0x2c
 80024f0:	fb01 f303 	mul.w	r3, r1, r3
 80024f4:	4413      	add	r3, r2
 80024f6:	333b      	adds	r3, #59	; 0x3b
 80024f8:	78ba      	ldrb	r2, [r7, #2]
 80024fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80024fc:	78fb      	ldrb	r3, [r7, #3]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	212c      	movs	r1, #44	; 0x2c
 8002502:	fb01 f303 	mul.w	r3, r1, r3
 8002506:	4413      	add	r3, r2
 8002508:	333f      	adds	r3, #63	; 0x3f
 800250a:	787a      	ldrb	r2, [r7, #1]
 800250c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800250e:	7c3b      	ldrb	r3, [r7, #16]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d112      	bne.n	800253a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002514:	78fb      	ldrb	r3, [r7, #3]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	212c      	movs	r1, #44	; 0x2c
 800251a:	fb01 f303 	mul.w	r3, r1, r3
 800251e:	4413      	add	r3, r2
 8002520:	3342      	adds	r3, #66	; 0x42
 8002522:	2203      	movs	r2, #3
 8002524:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002526:	78fb      	ldrb	r3, [r7, #3]
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	212c      	movs	r1, #44	; 0x2c
 800252c:	fb01 f303 	mul.w	r3, r1, r3
 8002530:	4413      	add	r3, r2
 8002532:	333d      	adds	r3, #61	; 0x3d
 8002534:	7f3a      	ldrb	r2, [r7, #28]
 8002536:	701a      	strb	r2, [r3, #0]
 8002538:	e008      	b.n	800254c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800253a:	78fb      	ldrb	r3, [r7, #3]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	212c      	movs	r1, #44	; 0x2c
 8002540:	fb01 f303 	mul.w	r3, r1, r3
 8002544:	4413      	add	r3, r2
 8002546:	3342      	adds	r3, #66	; 0x42
 8002548:	2202      	movs	r2, #2
 800254a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800254c:	787b      	ldrb	r3, [r7, #1]
 800254e:	2b03      	cmp	r3, #3
 8002550:	f200 80c6 	bhi.w	80026e0 <HAL_HCD_HC_SubmitRequest+0x210>
 8002554:	a201      	add	r2, pc, #4	; (adr r2, 800255c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255a:	bf00      	nop
 800255c:	0800256d 	.word	0x0800256d
 8002560:	080026cd 	.word	0x080026cd
 8002564:	080025d1 	.word	0x080025d1
 8002568:	0800264f 	.word	0x0800264f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800256c:	7c3b      	ldrb	r3, [r7, #16]
 800256e:	2b01      	cmp	r3, #1
 8002570:	f040 80b8 	bne.w	80026e4 <HAL_HCD_HC_SubmitRequest+0x214>
 8002574:	78bb      	ldrb	r3, [r7, #2]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 80b4 	bne.w	80026e4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800257c:	8b3b      	ldrh	r3, [r7, #24]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d108      	bne.n	8002594 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002582:	78fb      	ldrb	r3, [r7, #3]
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	212c      	movs	r1, #44	; 0x2c
 8002588:	fb01 f303 	mul.w	r3, r1, r3
 800258c:	4413      	add	r3, r2
 800258e:	3355      	adds	r3, #85	; 0x55
 8002590:	2201      	movs	r2, #1
 8002592:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002594:	78fb      	ldrb	r3, [r7, #3]
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	212c      	movs	r1, #44	; 0x2c
 800259a:	fb01 f303 	mul.w	r3, r1, r3
 800259e:	4413      	add	r3, r2
 80025a0:	3355      	adds	r3, #85	; 0x55
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d109      	bne.n	80025bc <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80025a8:	78fb      	ldrb	r3, [r7, #3]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	212c      	movs	r1, #44	; 0x2c
 80025ae:	fb01 f303 	mul.w	r3, r1, r3
 80025b2:	4413      	add	r3, r2
 80025b4:	3342      	adds	r3, #66	; 0x42
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80025ba:	e093      	b.n	80026e4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025bc:	78fb      	ldrb	r3, [r7, #3]
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	212c      	movs	r1, #44	; 0x2c
 80025c2:	fb01 f303 	mul.w	r3, r1, r3
 80025c6:	4413      	add	r3, r2
 80025c8:	3342      	adds	r3, #66	; 0x42
 80025ca:	2202      	movs	r2, #2
 80025cc:	701a      	strb	r2, [r3, #0]
      break;
 80025ce:	e089      	b.n	80026e4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80025d0:	78bb      	ldrb	r3, [r7, #2]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d11d      	bne.n	8002612 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80025d6:	78fb      	ldrb	r3, [r7, #3]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	212c      	movs	r1, #44	; 0x2c
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	4413      	add	r3, r2
 80025e2:	3355      	adds	r3, #85	; 0x55
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d109      	bne.n	80025fe <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80025ea:	78fb      	ldrb	r3, [r7, #3]
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	212c      	movs	r1, #44	; 0x2c
 80025f0:	fb01 f303 	mul.w	r3, r1, r3
 80025f4:	4413      	add	r3, r2
 80025f6:	3342      	adds	r3, #66	; 0x42
 80025f8:	2200      	movs	r2, #0
 80025fa:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80025fc:	e073      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025fe:	78fb      	ldrb	r3, [r7, #3]
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	212c      	movs	r1, #44	; 0x2c
 8002604:	fb01 f303 	mul.w	r3, r1, r3
 8002608:	4413      	add	r3, r2
 800260a:	3342      	adds	r3, #66	; 0x42
 800260c:	2202      	movs	r2, #2
 800260e:	701a      	strb	r2, [r3, #0]
      break;
 8002610:	e069      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002612:	78fb      	ldrb	r3, [r7, #3]
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	212c      	movs	r1, #44	; 0x2c
 8002618:	fb01 f303 	mul.w	r3, r1, r3
 800261c:	4413      	add	r3, r2
 800261e:	3354      	adds	r3, #84	; 0x54
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d109      	bne.n	800263a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002626:	78fb      	ldrb	r3, [r7, #3]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	212c      	movs	r1, #44	; 0x2c
 800262c:	fb01 f303 	mul.w	r3, r1, r3
 8002630:	4413      	add	r3, r2
 8002632:	3342      	adds	r3, #66	; 0x42
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
      break;
 8002638:	e055      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800263a:	78fb      	ldrb	r3, [r7, #3]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	212c      	movs	r1, #44	; 0x2c
 8002640:	fb01 f303 	mul.w	r3, r1, r3
 8002644:	4413      	add	r3, r2
 8002646:	3342      	adds	r3, #66	; 0x42
 8002648:	2202      	movs	r2, #2
 800264a:	701a      	strb	r2, [r3, #0]
      break;
 800264c:	e04b      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800264e:	78bb      	ldrb	r3, [r7, #2]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d11d      	bne.n	8002690 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002654:	78fb      	ldrb	r3, [r7, #3]
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	212c      	movs	r1, #44	; 0x2c
 800265a:	fb01 f303 	mul.w	r3, r1, r3
 800265e:	4413      	add	r3, r2
 8002660:	3355      	adds	r3, #85	; 0x55
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d109      	bne.n	800267c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002668:	78fb      	ldrb	r3, [r7, #3]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	212c      	movs	r1, #44	; 0x2c
 800266e:	fb01 f303 	mul.w	r3, r1, r3
 8002672:	4413      	add	r3, r2
 8002674:	3342      	adds	r3, #66	; 0x42
 8002676:	2200      	movs	r2, #0
 8002678:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800267a:	e034      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	212c      	movs	r1, #44	; 0x2c
 8002682:	fb01 f303 	mul.w	r3, r1, r3
 8002686:	4413      	add	r3, r2
 8002688:	3342      	adds	r3, #66	; 0x42
 800268a:	2202      	movs	r2, #2
 800268c:	701a      	strb	r2, [r3, #0]
      break;
 800268e:	e02a      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002690:	78fb      	ldrb	r3, [r7, #3]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	212c      	movs	r1, #44	; 0x2c
 8002696:	fb01 f303 	mul.w	r3, r1, r3
 800269a:	4413      	add	r3, r2
 800269c:	3354      	adds	r3, #84	; 0x54
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d109      	bne.n	80026b8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	212c      	movs	r1, #44	; 0x2c
 80026aa:	fb01 f303 	mul.w	r3, r1, r3
 80026ae:	4413      	add	r3, r2
 80026b0:	3342      	adds	r3, #66	; 0x42
 80026b2:	2200      	movs	r2, #0
 80026b4:	701a      	strb	r2, [r3, #0]
      break;
 80026b6:	e016      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026b8:	78fb      	ldrb	r3, [r7, #3]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	212c      	movs	r1, #44	; 0x2c
 80026be:	fb01 f303 	mul.w	r3, r1, r3
 80026c2:	4413      	add	r3, r2
 80026c4:	3342      	adds	r3, #66	; 0x42
 80026c6:	2202      	movs	r2, #2
 80026c8:	701a      	strb	r2, [r3, #0]
      break;
 80026ca:	e00c      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026cc:	78fb      	ldrb	r3, [r7, #3]
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	212c      	movs	r1, #44	; 0x2c
 80026d2:	fb01 f303 	mul.w	r3, r1, r3
 80026d6:	4413      	add	r3, r2
 80026d8:	3342      	adds	r3, #66	; 0x42
 80026da:	2200      	movs	r2, #0
 80026dc:	701a      	strb	r2, [r3, #0]
      break;
 80026de:	e002      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80026e0:	bf00      	nop
 80026e2:	e000      	b.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80026e4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80026e6:	78fb      	ldrb	r3, [r7, #3]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	212c      	movs	r1, #44	; 0x2c
 80026ec:	fb01 f303 	mul.w	r3, r1, r3
 80026f0:	4413      	add	r3, r2
 80026f2:	3344      	adds	r3, #68	; 0x44
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	8b3a      	ldrh	r2, [r7, #24]
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	202c      	movs	r0, #44	; 0x2c
 8002700:	fb00 f303 	mul.w	r3, r0, r3
 8002704:	440b      	add	r3, r1
 8002706:	334c      	adds	r3, #76	; 0x4c
 8002708:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	212c      	movs	r1, #44	; 0x2c
 8002710:	fb01 f303 	mul.w	r3, r1, r3
 8002714:	4413      	add	r3, r2
 8002716:	3360      	adds	r3, #96	; 0x60
 8002718:	2200      	movs	r2, #0
 800271a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800271c:	78fb      	ldrb	r3, [r7, #3]
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	212c      	movs	r1, #44	; 0x2c
 8002722:	fb01 f303 	mul.w	r3, r1, r3
 8002726:	4413      	add	r3, r2
 8002728:	3350      	adds	r3, #80	; 0x50
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800272e:	78fb      	ldrb	r3, [r7, #3]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	212c      	movs	r1, #44	; 0x2c
 8002734:	fb01 f303 	mul.w	r3, r1, r3
 8002738:	4413      	add	r3, r2
 800273a:	3339      	adds	r3, #57	; 0x39
 800273c:	78fa      	ldrb	r2, [r7, #3]
 800273e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002740:	78fb      	ldrb	r3, [r7, #3]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	212c      	movs	r1, #44	; 0x2c
 8002746:	fb01 f303 	mul.w	r3, r1, r3
 800274a:	4413      	add	r3, r2
 800274c:	3361      	adds	r3, #97	; 0x61
 800274e:	2200      	movs	r2, #0
 8002750:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6818      	ldr	r0, [r3, #0]
 8002756:	78fb      	ldrb	r3, [r7, #3]
 8002758:	222c      	movs	r2, #44	; 0x2c
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	3338      	adds	r3, #56	; 0x38
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	18d1      	adds	r1, r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	461a      	mov	r2, r3
 800276c:	f004 fe74 	bl	8007458 <USB_HC_StartXfer>
 8002770:	4603      	mov	r3, r0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop

0800277c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f004 fb75 	bl	8006e82 <USB_GetMode>
 8002798:	4603      	mov	r3, r0
 800279a:	2b01      	cmp	r3, #1
 800279c:	f040 80f6 	bne.w	800298c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f004 fb59 	bl	8006e5c <USB_ReadInterrupts>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 80ec 	beq.w	800298a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f004 fb50 	bl	8006e5c <USB_ReadInterrupts>
 80027bc:	4603      	mov	r3, r0
 80027be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80027c6:	d104      	bne.n	80027d2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80027d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f004 fb40 	bl	8006e5c <USB_ReadInterrupts>
 80027dc:	4603      	mov	r3, r0
 80027de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027e6:	d104      	bne.n	80027f2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80027f0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f004 fb30 	bl	8006e5c <USB_ReadInterrupts>
 80027fc:	4603      	mov	r3, r0
 80027fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002802:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002806:	d104      	bne.n	8002812 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002810:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f004 fb20 	bl	8006e5c <USB_ReadInterrupts>
 800281c:	4603      	mov	r3, r0
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b02      	cmp	r3, #2
 8002824:	d103      	bne.n	800282e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2202      	movs	r2, #2
 800282c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f004 fb12 	bl	8006e5c <USB_ReadInterrupts>
 8002838:	4603      	mov	r3, r0
 800283a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800283e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002842:	d11c      	bne.n	800287e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800284c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10f      	bne.n	800287e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800285e:	2110      	movs	r1, #16
 8002860:	6938      	ldr	r0, [r7, #16]
 8002862:	f004 fa01 	bl	8006c68 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002866:	6938      	ldr	r0, [r7, #16]
 8002868:	f004 fa32 	bl	8006cd0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2101      	movs	r1, #1
 8002872:	4618      	mov	r0, r3
 8002874:	f004 fc08 	bl	8007088 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f009 fec1 	bl	800c600 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f004 faea 	bl	8006e5c <USB_ReadInterrupts>
 8002888:	4603      	mov	r3, r0
 800288a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800288e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002892:	d102      	bne.n	800289a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f001 f89e 	bl	80039d6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f004 fadc 	bl	8006e5c <USB_ReadInterrupts>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f003 0308 	and.w	r3, r3, #8
 80028aa:	2b08      	cmp	r3, #8
 80028ac:	d106      	bne.n	80028bc <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f009 fe8a 	bl	800c5c8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2208      	movs	r2, #8
 80028ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f004 facb 	bl	8006e5c <USB_ReadInterrupts>
 80028c6:	4603      	mov	r3, r0
 80028c8:	f003 0310 	and.w	r3, r3, #16
 80028cc:	2b10      	cmp	r3, #16
 80028ce:	d101      	bne.n	80028d4 <HAL_HCD_IRQHandler+0x158>
 80028d0:	2301      	movs	r3, #1
 80028d2:	e000      	b.n	80028d6 <HAL_HCD_IRQHandler+0x15a>
 80028d4:	2300      	movs	r3, #0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d012      	beq.n	8002900 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	699a      	ldr	r2, [r3, #24]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0210 	bic.w	r2, r2, #16
 80028e8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 ffa1 	bl	8003832 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699a      	ldr	r2, [r3, #24]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0210 	orr.w	r2, r2, #16
 80028fe:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f004 faa9 	bl	8006e5c <USB_ReadInterrupts>
 800290a:	4603      	mov	r3, r0
 800290c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002910:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002914:	d13a      	bne.n	800298c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f004 fede 	bl	80076dc <USB_HC_ReadInterrupt>
 8002920:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	e025      	b.n	8002974 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f003 030f 	and.w	r3, r3, #15
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	fa22 f303 	lsr.w	r3, r2, r3
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b00      	cmp	r3, #0
 800293a:	d018      	beq.n	800296e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	015a      	lsls	r2, r3, #5
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4413      	add	r3, r2
 8002944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800294e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002952:	d106      	bne.n	8002962 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	b2db      	uxtb	r3, r3
 8002958:	4619      	mov	r1, r3
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f8ab 	bl	8002ab6 <HCD_HC_IN_IRQHandler>
 8002960:	e005      	b.n	800296e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	4619      	mov	r1, r3
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 fbf9 	bl	8003160 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	3301      	adds	r3, #1
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	429a      	cmp	r2, r3
 800297c:	d3d4      	bcc.n	8002928 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002986:	615a      	str	r2, [r3, #20]
 8002988:	e000      	b.n	800298c <HAL_HCD_IRQHandler+0x210>
      return;
 800298a:	bf00      	nop
    }
  }
}
 800298c:	3718      	adds	r7, #24
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	b082      	sub	sp, #8
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_HCD_Start+0x16>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e013      	b.n	80029d0 <HAL_HCD_Start+0x3e>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2101      	movs	r1, #1
 80029b6:	4618      	mov	r0, r3
 80029b8:	f004 fbca 	bl	8007150 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f004 f8e2 	bl	8006b8a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d101      	bne.n	80029ee <HAL_HCD_Stop+0x16>
 80029ea:	2302      	movs	r3, #2
 80029ec:	e00d      	b.n	8002a0a <HAL_HCD_Stop+0x32>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f004 ffb8 	bl	8007970 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	b082      	sub	sp, #8
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f004 fb6c 	bl	80070fc <USB_ResetPort>
 8002a24:	4603      	mov	r3, r0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	460b      	mov	r3, r1
 8002a38:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002a3a:	78fb      	ldrb	r3, [r7, #3]
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	212c      	movs	r1, #44	; 0x2c
 8002a40:	fb01 f303 	mul.w	r3, r1, r3
 8002a44:	4413      	add	r3, r2
 8002a46:	3360      	adds	r3, #96	; 0x60
 8002a48:	781b      	ldrb	r3, [r3, #0]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002a56:	b480      	push	{r7}
 8002a58:	b083      	sub	sp, #12
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002a62:	78fb      	ldrb	r3, [r7, #3]
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	212c      	movs	r1, #44	; 0x2c
 8002a68:	fb01 f303 	mul.w	r3, r1, r3
 8002a6c:	4413      	add	r3, r2
 8002a6e:	3350      	adds	r3, #80	; 0x50
 8002a70:	681b      	ldr	r3, [r3, #0]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b082      	sub	sp, #8
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f004 fbb0 	bl	80071f0 <USB_GetCurrentFrame>
 8002a90:	4603      	mov	r3, r0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b082      	sub	sp, #8
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f004 fb8b 	bl	80071c2 <USB_GetHostSpeed>
 8002aac:	4603      	mov	r3, r0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b086      	sub	sp, #24
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
 8002abe:	460b      	mov	r3, r1
 8002ac0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002acc:	78fb      	ldrb	r3, [r7, #3]
 8002ace:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	015a      	lsls	r2, r3, #5
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d11a      	bne.n	8002b1c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	015a      	lsls	r2, r3, #5
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	4413      	add	r3, r2
 8002aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002af2:	461a      	mov	r2, r3
 8002af4:	2304      	movs	r3, #4
 8002af6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	212c      	movs	r1, #44	; 0x2c
 8002afe:	fb01 f303 	mul.w	r3, r1, r3
 8002b02:	4413      	add	r3, r2
 8002b04:	3361      	adds	r3, #97	; 0x61
 8002b06:	2206      	movs	r2, #6
 8002b08:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	4611      	mov	r1, r2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f004 fdf2 	bl	80076fe <USB_HC_Halt>
 8002b1a:	e0af      	b.n	8002c7c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	015a      	lsls	r2, r3, #5
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b32:	d11b      	bne.n	8002b6c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	015a      	lsls	r2, r3, #5
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b40:	461a      	mov	r2, r3
 8002b42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b46:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	212c      	movs	r1, #44	; 0x2c
 8002b4e:	fb01 f303 	mul.w	r3, r1, r3
 8002b52:	4413      	add	r3, r2
 8002b54:	3361      	adds	r3, #97	; 0x61
 8002b56:	2207      	movs	r2, #7
 8002b58:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	4611      	mov	r1, r2
 8002b64:	4618      	mov	r0, r3
 8002b66:	f004 fdca 	bl	80076fe <USB_HC_Halt>
 8002b6a:	e087      	b.n	8002c7c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	015a      	lsls	r2, r3, #5
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4413      	add	r3, r2
 8002b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	2b20      	cmp	r3, #32
 8002b80:	d109      	bne.n	8002b96 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	015a      	lsls	r2, r3, #5
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b8e:	461a      	mov	r2, r3
 8002b90:	2320      	movs	r3, #32
 8002b92:	6093      	str	r3, [r2, #8]
 8002b94:	e072      	b.n	8002c7c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	015a      	lsls	r2, r3, #5
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 0308 	and.w	r3, r3, #8
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d11a      	bne.n	8002be2 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	015a      	lsls	r2, r3, #5
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bb8:	461a      	mov	r2, r3
 8002bba:	2308      	movs	r3, #8
 8002bbc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	212c      	movs	r1, #44	; 0x2c
 8002bc4:	fb01 f303 	mul.w	r3, r1, r3
 8002bc8:	4413      	add	r3, r2
 8002bca:	3361      	adds	r3, #97	; 0x61
 8002bcc:	2205      	movs	r2, #5
 8002bce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	b2d2      	uxtb	r2, r2
 8002bd8:	4611      	mov	r1, r2
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f004 fd8f 	bl	80076fe <USB_HC_Halt>
 8002be0:	e04c      	b.n	8002c7c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	015a      	lsls	r2, r3, #5
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	4413      	add	r3, r2
 8002bea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bf8:	d11b      	bne.n	8002c32 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	015a      	lsls	r2, r3, #5
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	4413      	add	r3, r2
 8002c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c06:	461a      	mov	r2, r3
 8002c08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c0c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	212c      	movs	r1, #44	; 0x2c
 8002c14:	fb01 f303 	mul.w	r3, r1, r3
 8002c18:	4413      	add	r3, r2
 8002c1a:	3361      	adds	r3, #97	; 0x61
 8002c1c:	2208      	movs	r2, #8
 8002c1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	b2d2      	uxtb	r2, r2
 8002c28:	4611      	mov	r1, r2
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f004 fd67 	bl	80076fe <USB_HC_Halt>
 8002c30:	e024      	b.n	8002c7c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	015a      	lsls	r2, r3, #5
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4413      	add	r3, r2
 8002c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c44:	2b80      	cmp	r3, #128	; 0x80
 8002c46:	d119      	bne.n	8002c7c <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	015a      	lsls	r2, r3, #5
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	4413      	add	r3, r2
 8002c50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c54:	461a      	mov	r2, r3
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	212c      	movs	r1, #44	; 0x2c
 8002c60:	fb01 f303 	mul.w	r3, r1, r3
 8002c64:	4413      	add	r3, r2
 8002c66:	3361      	adds	r3, #97	; 0x61
 8002c68:	2206      	movs	r2, #6
 8002c6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	4611      	mov	r1, r2
 8002c76:	4618      	mov	r0, r3
 8002c78:	f004 fd41 	bl	80076fe <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	015a      	lsls	r2, r3, #5
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4413      	add	r3, r2
 8002c84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c92:	d112      	bne.n	8002cba <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f004 fd2d 	bl	80076fe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	015a      	lsls	r2, r3, #5
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	4413      	add	r3, r2
 8002cac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cb6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002cb8:	e24e      	b.n	8003158 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	015a      	lsls	r2, r3, #5
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	f040 80df 	bne.w	8002e90 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d019      	beq.n	8002d0e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	212c      	movs	r1, #44	; 0x2c
 8002ce0:	fb01 f303 	mul.w	r3, r1, r3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	3348      	adds	r3, #72	; 0x48
 8002ce8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	0159      	lsls	r1, r3, #5
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	440b      	add	r3, r1
 8002cf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002cfc:	1ad2      	subs	r2, r2, r3
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	202c      	movs	r0, #44	; 0x2c
 8002d04:	fb00 f303 	mul.w	r3, r0, r3
 8002d08:	440b      	add	r3, r1
 8002d0a:	3350      	adds	r3, #80	; 0x50
 8002d0c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	212c      	movs	r1, #44	; 0x2c
 8002d14:	fb01 f303 	mul.w	r3, r1, r3
 8002d18:	4413      	add	r3, r2
 8002d1a:	3361      	adds	r3, #97	; 0x61
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	212c      	movs	r1, #44	; 0x2c
 8002d26:	fb01 f303 	mul.w	r3, r1, r3
 8002d2a:	4413      	add	r3, r2
 8002d2c:	335c      	adds	r3, #92	; 0x5c
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	015a      	lsls	r2, r3, #5
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	4413      	add	r3, r2
 8002d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d3e:	461a      	mov	r2, r3
 8002d40:	2301      	movs	r3, #1
 8002d42:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	212c      	movs	r1, #44	; 0x2c
 8002d4a:	fb01 f303 	mul.w	r3, r1, r3
 8002d4e:	4413      	add	r3, r2
 8002d50:	333f      	adds	r3, #63	; 0x3f
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d009      	beq.n	8002d6c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	212c      	movs	r1, #44	; 0x2c
 8002d5e:	fb01 f303 	mul.w	r3, r1, r3
 8002d62:	4413      	add	r3, r2
 8002d64:	333f      	adds	r3, #63	; 0x3f
 8002d66:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d111      	bne.n	8002d90 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	4611      	mov	r1, r2
 8002d76:	4618      	mov	r0, r3
 8002d78:	f004 fcc1 	bl	80076fe <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	015a      	lsls	r2, r3, #5
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	4413      	add	r3, r2
 8002d84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d88:	461a      	mov	r2, r3
 8002d8a:	2310      	movs	r3, #16
 8002d8c:	6093      	str	r3, [r2, #8]
 8002d8e:	e03a      	b.n	8002e06 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	212c      	movs	r1, #44	; 0x2c
 8002d96:	fb01 f303 	mul.w	r3, r1, r3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	333f      	adds	r3, #63	; 0x3f
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b03      	cmp	r3, #3
 8002da2:	d009      	beq.n	8002db8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	212c      	movs	r1, #44	; 0x2c
 8002daa:	fb01 f303 	mul.w	r3, r1, r3
 8002dae:	4413      	add	r3, r2
 8002db0:	333f      	adds	r3, #63	; 0x3f
 8002db2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d126      	bne.n	8002e06 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	015a      	lsls	r2, r3, #5
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	0151      	lsls	r1, r2, #5
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	440a      	add	r2, r1
 8002dce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002dd2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002dd6:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	212c      	movs	r1, #44	; 0x2c
 8002dde:	fb01 f303 	mul.w	r3, r1, r3
 8002de2:	4413      	add	r3, r2
 8002de4:	3360      	adds	r3, #96	; 0x60
 8002de6:	2201      	movs	r2, #1
 8002de8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	b2d9      	uxtb	r1, r3
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	202c      	movs	r0, #44	; 0x2c
 8002df4:	fb00 f303 	mul.w	r3, r0, r3
 8002df8:	4413      	add	r3, r2
 8002dfa:	3360      	adds	r3, #96	; 0x60
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f009 fc0b 	bl	800c61c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d12b      	bne.n	8002e66 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	212c      	movs	r1, #44	; 0x2c
 8002e14:	fb01 f303 	mul.w	r3, r1, r3
 8002e18:	4413      	add	r3, r2
 8002e1a:	3348      	adds	r3, #72	; 0x48
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	202c      	movs	r0, #44	; 0x2c
 8002e24:	fb00 f202 	mul.w	r2, r0, r2
 8002e28:	440a      	add	r2, r1
 8002e2a:	3240      	adds	r2, #64	; 0x40
 8002e2c:	8812      	ldrh	r2, [r2, #0]
 8002e2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f000 818e 	beq.w	8003158 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	212c      	movs	r1, #44	; 0x2c
 8002e42:	fb01 f303 	mul.w	r3, r1, r3
 8002e46:	4413      	add	r3, r2
 8002e48:	3354      	adds	r3, #84	; 0x54
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	f083 0301 	eor.w	r3, r3, #1
 8002e50:	b2d8      	uxtb	r0, r3
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	212c      	movs	r1, #44	; 0x2c
 8002e58:	fb01 f303 	mul.w	r3, r1, r3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3354      	adds	r3, #84	; 0x54
 8002e60:	4602      	mov	r2, r0
 8002e62:	701a      	strb	r2, [r3, #0]
}
 8002e64:	e178      	b.n	8003158 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	212c      	movs	r1, #44	; 0x2c
 8002e6c:	fb01 f303 	mul.w	r3, r1, r3
 8002e70:	4413      	add	r3, r2
 8002e72:	3354      	adds	r3, #84	; 0x54
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	f083 0301 	eor.w	r3, r3, #1
 8002e7a:	b2d8      	uxtb	r0, r3
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	212c      	movs	r1, #44	; 0x2c
 8002e82:	fb01 f303 	mul.w	r3, r1, r3
 8002e86:	4413      	add	r3, r2
 8002e88:	3354      	adds	r3, #84	; 0x54
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	701a      	strb	r2, [r3, #0]
}
 8002e8e:	e163      	b.n	8003158 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	015a      	lsls	r2, r3, #5
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	4413      	add	r3, r2
 8002e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	f040 80f6 	bne.w	8003094 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	212c      	movs	r1, #44	; 0x2c
 8002eae:	fb01 f303 	mul.w	r3, r1, r3
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3361      	adds	r3, #97	; 0x61
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d109      	bne.n	8002ed0 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	212c      	movs	r1, #44	; 0x2c
 8002ec2:	fb01 f303 	mul.w	r3, r1, r3
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3360      	adds	r3, #96	; 0x60
 8002eca:	2201      	movs	r2, #1
 8002ecc:	701a      	strb	r2, [r3, #0]
 8002ece:	e0c9      	b.n	8003064 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	212c      	movs	r1, #44	; 0x2c
 8002ed6:	fb01 f303 	mul.w	r3, r1, r3
 8002eda:	4413      	add	r3, r2
 8002edc:	3361      	adds	r3, #97	; 0x61
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	2b05      	cmp	r3, #5
 8002ee2:	d109      	bne.n	8002ef8 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	212c      	movs	r1, #44	; 0x2c
 8002eea:	fb01 f303 	mul.w	r3, r1, r3
 8002eee:	4413      	add	r3, r2
 8002ef0:	3360      	adds	r3, #96	; 0x60
 8002ef2:	2205      	movs	r2, #5
 8002ef4:	701a      	strb	r2, [r3, #0]
 8002ef6:	e0b5      	b.n	8003064 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	212c      	movs	r1, #44	; 0x2c
 8002efe:	fb01 f303 	mul.w	r3, r1, r3
 8002f02:	4413      	add	r3, r2
 8002f04:	3361      	adds	r3, #97	; 0x61
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b06      	cmp	r3, #6
 8002f0a:	d009      	beq.n	8002f20 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	212c      	movs	r1, #44	; 0x2c
 8002f12:	fb01 f303 	mul.w	r3, r1, r3
 8002f16:	4413      	add	r3, r2
 8002f18:	3361      	adds	r3, #97	; 0x61
 8002f1a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d150      	bne.n	8002fc2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	212c      	movs	r1, #44	; 0x2c
 8002f26:	fb01 f303 	mul.w	r3, r1, r3
 8002f2a:	4413      	add	r3, r2
 8002f2c:	335c      	adds	r3, #92	; 0x5c
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	202c      	movs	r0, #44	; 0x2c
 8002f38:	fb00 f303 	mul.w	r3, r0, r3
 8002f3c:	440b      	add	r3, r1
 8002f3e:	335c      	adds	r3, #92	; 0x5c
 8002f40:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	212c      	movs	r1, #44	; 0x2c
 8002f48:	fb01 f303 	mul.w	r3, r1, r3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	335c      	adds	r3, #92	; 0x5c
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d912      	bls.n	8002f7c <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	212c      	movs	r1, #44	; 0x2c
 8002f5c:	fb01 f303 	mul.w	r3, r1, r3
 8002f60:	4413      	add	r3, r2
 8002f62:	335c      	adds	r3, #92	; 0x5c
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	212c      	movs	r1, #44	; 0x2c
 8002f6e:	fb01 f303 	mul.w	r3, r1, r3
 8002f72:	4413      	add	r3, r2
 8002f74:	3360      	adds	r3, #96	; 0x60
 8002f76:	2204      	movs	r2, #4
 8002f78:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002f7a:	e073      	b.n	8003064 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	212c      	movs	r1, #44	; 0x2c
 8002f82:	fb01 f303 	mul.w	r3, r1, r3
 8002f86:	4413      	add	r3, r2
 8002f88:	3360      	adds	r3, #96	; 0x60
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	015a      	lsls	r2, r3, #5
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	4413      	add	r3, r2
 8002f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002fa4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002fac:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	015a      	lsls	r2, r3, #5
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fba:	461a      	mov	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002fc0:	e050      	b.n	8003064 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	212c      	movs	r1, #44	; 0x2c
 8002fc8:	fb01 f303 	mul.w	r3, r1, r3
 8002fcc:	4413      	add	r3, r2
 8002fce:	3361      	adds	r3, #97	; 0x61
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b03      	cmp	r3, #3
 8002fd4:	d122      	bne.n	800301c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	212c      	movs	r1, #44	; 0x2c
 8002fdc:	fb01 f303 	mul.w	r3, r1, r3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3360      	adds	r3, #96	; 0x60
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	015a      	lsls	r2, r3, #5
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	4413      	add	r3, r2
 8002ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002ffe:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003006:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	015a      	lsls	r2, r3, #5
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	4413      	add	r3, r2
 8003010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003014:	461a      	mov	r2, r3
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	e023      	b.n	8003064 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	212c      	movs	r1, #44	; 0x2c
 8003022:	fb01 f303 	mul.w	r3, r1, r3
 8003026:	4413      	add	r3, r2
 8003028:	3361      	adds	r3, #97	; 0x61
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	2b07      	cmp	r3, #7
 800302e:	d119      	bne.n	8003064 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	212c      	movs	r1, #44	; 0x2c
 8003036:	fb01 f303 	mul.w	r3, r1, r3
 800303a:	4413      	add	r3, r2
 800303c:	335c      	adds	r3, #92	; 0x5c
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	6879      	ldr	r1, [r7, #4]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	202c      	movs	r0, #44	; 0x2c
 8003048:	fb00 f303 	mul.w	r3, r0, r3
 800304c:	440b      	add	r3, r1
 800304e:	335c      	adds	r3, #92	; 0x5c
 8003050:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	212c      	movs	r1, #44	; 0x2c
 8003058:	fb01 f303 	mul.w	r3, r1, r3
 800305c:	4413      	add	r3, r2
 800305e:	3360      	adds	r3, #96	; 0x60
 8003060:	2204      	movs	r2, #4
 8003062:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	015a      	lsls	r2, r3, #5
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	4413      	add	r3, r2
 800306c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003070:	461a      	mov	r2, r3
 8003072:	2302      	movs	r3, #2
 8003074:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	b2d9      	uxtb	r1, r3
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	202c      	movs	r0, #44	; 0x2c
 8003080:	fb00 f303 	mul.w	r3, r0, r3
 8003084:	4413      	add	r3, r2
 8003086:	3360      	adds	r3, #96	; 0x60
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	461a      	mov	r2, r3
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f009 fac5 	bl	800c61c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003092:	e061      	b.n	8003158 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	015a      	lsls	r2, r3, #5
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	4413      	add	r3, r2
 800309c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 0310 	and.w	r3, r3, #16
 80030a6:	2b10      	cmp	r3, #16
 80030a8:	d156      	bne.n	8003158 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	212c      	movs	r1, #44	; 0x2c
 80030b0:	fb01 f303 	mul.w	r3, r1, r3
 80030b4:	4413      	add	r3, r2
 80030b6:	333f      	adds	r3, #63	; 0x3f
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	d111      	bne.n	80030e2 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	212c      	movs	r1, #44	; 0x2c
 80030c4:	fb01 f303 	mul.w	r3, r1, r3
 80030c8:	4413      	add	r3, r2
 80030ca:	335c      	adds	r3, #92	; 0x5c
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	4611      	mov	r1, r2
 80030da:	4618      	mov	r0, r3
 80030dc:	f004 fb0f 	bl	80076fe <USB_HC_Halt>
 80030e0:	e031      	b.n	8003146 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	212c      	movs	r1, #44	; 0x2c
 80030e8:	fb01 f303 	mul.w	r3, r1, r3
 80030ec:	4413      	add	r3, r2
 80030ee:	333f      	adds	r3, #63	; 0x3f
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d009      	beq.n	800310a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	212c      	movs	r1, #44	; 0x2c
 80030fc:	fb01 f303 	mul.w	r3, r1, r3
 8003100:	4413      	add	r3, r2
 8003102:	333f      	adds	r3, #63	; 0x3f
 8003104:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003106:	2b02      	cmp	r3, #2
 8003108:	d11d      	bne.n	8003146 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	212c      	movs	r1, #44	; 0x2c
 8003110:	fb01 f303 	mul.w	r3, r1, r3
 8003114:	4413      	add	r3, r2
 8003116:	335c      	adds	r3, #92	; 0x5c
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d110      	bne.n	8003146 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	212c      	movs	r1, #44	; 0x2c
 800312a:	fb01 f303 	mul.w	r3, r1, r3
 800312e:	4413      	add	r3, r2
 8003130:	3361      	adds	r3, #97	; 0x61
 8003132:	2203      	movs	r2, #3
 8003134:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	4611      	mov	r1, r2
 8003140:	4618      	mov	r0, r3
 8003142:	f004 fadc 	bl	80076fe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	015a      	lsls	r2, r3, #5
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	4413      	add	r3, r2
 800314e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003152:	461a      	mov	r2, r3
 8003154:	2310      	movs	r3, #16
 8003156:	6093      	str	r3, [r2, #8]
}
 8003158:	bf00      	nop
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003176:	78fb      	ldrb	r3, [r7, #3]
 8003178:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	015a      	lsls	r2, r3, #5
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	4413      	add	r3, r2
 8003182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b04      	cmp	r3, #4
 800318e:	d11a      	bne.n	80031c6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	015a      	lsls	r2, r3, #5
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	4413      	add	r3, r2
 8003198:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800319c:	461a      	mov	r2, r3
 800319e:	2304      	movs	r3, #4
 80031a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	212c      	movs	r1, #44	; 0x2c
 80031a8:	fb01 f303 	mul.w	r3, r1, r3
 80031ac:	4413      	add	r3, r2
 80031ae:	3361      	adds	r3, #97	; 0x61
 80031b0:	2206      	movs	r2, #6
 80031b2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	b2d2      	uxtb	r2, r2
 80031bc:	4611      	mov	r1, r2
 80031be:	4618      	mov	r0, r3
 80031c0:	f004 fa9d 	bl	80076fe <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80031c4:	e331      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	015a      	lsls	r2, r3, #5
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	4413      	add	r3, r2
 80031ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f003 0320 	and.w	r3, r3, #32
 80031d8:	2b20      	cmp	r3, #32
 80031da:	d12e      	bne.n	800323a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	015a      	lsls	r2, r3, #5
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031e8:	461a      	mov	r2, r3
 80031ea:	2320      	movs	r3, #32
 80031ec:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	212c      	movs	r1, #44	; 0x2c
 80031f4:	fb01 f303 	mul.w	r3, r1, r3
 80031f8:	4413      	add	r3, r2
 80031fa:	333d      	adds	r3, #61	; 0x3d
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	f040 8313 	bne.w	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	212c      	movs	r1, #44	; 0x2c
 800320a:	fb01 f303 	mul.w	r3, r1, r3
 800320e:	4413      	add	r3, r2
 8003210:	333d      	adds	r3, #61	; 0x3d
 8003212:	2200      	movs	r2, #0
 8003214:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	212c      	movs	r1, #44	; 0x2c
 800321c:	fb01 f303 	mul.w	r3, r1, r3
 8003220:	4413      	add	r3, r2
 8003222:	3360      	adds	r3, #96	; 0x60
 8003224:	2202      	movs	r2, #2
 8003226:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	4611      	mov	r1, r2
 8003232:	4618      	mov	r0, r3
 8003234:	f004 fa63 	bl	80076fe <USB_HC_Halt>
}
 8003238:	e2f7      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	015a      	lsls	r2, r3, #5
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	4413      	add	r3, r2
 8003242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800324c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003250:	d112      	bne.n	8003278 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	015a      	lsls	r2, r3, #5
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	4413      	add	r3, r2
 800325a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800325e:	461a      	mov	r2, r3
 8003260:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003264:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	4611      	mov	r1, r2
 8003270:	4618      	mov	r0, r3
 8003272:	f004 fa44 	bl	80076fe <USB_HC_Halt>
}
 8003276:	e2d8      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	015a      	lsls	r2, r3, #5
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	4413      	add	r3, r2
 8003280:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b01      	cmp	r3, #1
 800328c:	d140      	bne.n	8003310 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	212c      	movs	r1, #44	; 0x2c
 8003294:	fb01 f303 	mul.w	r3, r1, r3
 8003298:	4413      	add	r3, r2
 800329a:	335c      	adds	r3, #92	; 0x5c
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	015a      	lsls	r2, r3, #5
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b2:	2b40      	cmp	r3, #64	; 0x40
 80032b4:	d111      	bne.n	80032da <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	212c      	movs	r1, #44	; 0x2c
 80032bc:	fb01 f303 	mul.w	r3, r1, r3
 80032c0:	4413      	add	r3, r2
 80032c2:	333d      	adds	r3, #61	; 0x3d
 80032c4:	2201      	movs	r2, #1
 80032c6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	015a      	lsls	r2, r3, #5
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	4413      	add	r3, r2
 80032d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032d4:	461a      	mov	r2, r3
 80032d6:	2340      	movs	r3, #64	; 0x40
 80032d8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	015a      	lsls	r2, r3, #5
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	4413      	add	r3, r2
 80032e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032e6:	461a      	mov	r2, r3
 80032e8:	2301      	movs	r3, #1
 80032ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	212c      	movs	r1, #44	; 0x2c
 80032f2:	fb01 f303 	mul.w	r3, r1, r3
 80032f6:	4413      	add	r3, r2
 80032f8:	3361      	adds	r3, #97	; 0x61
 80032fa:	2201      	movs	r2, #1
 80032fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	b2d2      	uxtb	r2, r2
 8003306:	4611      	mov	r1, r2
 8003308:	4618      	mov	r0, r3
 800330a:	f004 f9f8 	bl	80076fe <USB_HC_Halt>
}
 800330e:	e28c      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	015a      	lsls	r2, r3, #5
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	4413      	add	r3, r2
 8003318:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003322:	2b40      	cmp	r3, #64	; 0x40
 8003324:	d12c      	bne.n	8003380 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	212c      	movs	r1, #44	; 0x2c
 800332c:	fb01 f303 	mul.w	r3, r1, r3
 8003330:	4413      	add	r3, r2
 8003332:	3361      	adds	r3, #97	; 0x61
 8003334:	2204      	movs	r2, #4
 8003336:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	212c      	movs	r1, #44	; 0x2c
 800333e:	fb01 f303 	mul.w	r3, r1, r3
 8003342:	4413      	add	r3, r2
 8003344:	333d      	adds	r3, #61	; 0x3d
 8003346:	2201      	movs	r2, #1
 8003348:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	212c      	movs	r1, #44	; 0x2c
 8003350:	fb01 f303 	mul.w	r3, r1, r3
 8003354:	4413      	add	r3, r2
 8003356:	335c      	adds	r3, #92	; 0x5c
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	4611      	mov	r1, r2
 8003366:	4618      	mov	r0, r3
 8003368:	f004 f9c9 	bl	80076fe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	015a      	lsls	r2, r3, #5
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	4413      	add	r3, r2
 8003374:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003378:	461a      	mov	r2, r3
 800337a:	2340      	movs	r3, #64	; 0x40
 800337c:	6093      	str	r3, [r2, #8]
}
 800337e:	e254      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	015a      	lsls	r2, r3, #5
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	4413      	add	r3, r2
 8003388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 0308 	and.w	r3, r3, #8
 8003392:	2b08      	cmp	r3, #8
 8003394:	d11a      	bne.n	80033cc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	015a      	lsls	r2, r3, #5
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	4413      	add	r3, r2
 800339e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033a2:	461a      	mov	r2, r3
 80033a4:	2308      	movs	r3, #8
 80033a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	212c      	movs	r1, #44	; 0x2c
 80033ae:	fb01 f303 	mul.w	r3, r1, r3
 80033b2:	4413      	add	r3, r2
 80033b4:	3361      	adds	r3, #97	; 0x61
 80033b6:	2205      	movs	r2, #5
 80033b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	4611      	mov	r1, r2
 80033c4:	4618      	mov	r0, r3
 80033c6:	f004 f99a 	bl	80076fe <USB_HC_Halt>
}
 80033ca:	e22e      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 0310 	and.w	r3, r3, #16
 80033de:	2b10      	cmp	r3, #16
 80033e0:	d140      	bne.n	8003464 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	212c      	movs	r1, #44	; 0x2c
 80033e8:	fb01 f303 	mul.w	r3, r1, r3
 80033ec:	4413      	add	r3, r2
 80033ee:	335c      	adds	r3, #92	; 0x5c
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	212c      	movs	r1, #44	; 0x2c
 80033fa:	fb01 f303 	mul.w	r3, r1, r3
 80033fe:	4413      	add	r3, r2
 8003400:	3361      	adds	r3, #97	; 0x61
 8003402:	2203      	movs	r2, #3
 8003404:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	212c      	movs	r1, #44	; 0x2c
 800340c:	fb01 f303 	mul.w	r3, r1, r3
 8003410:	4413      	add	r3, r2
 8003412:	333d      	adds	r3, #61	; 0x3d
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d112      	bne.n	8003440 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	212c      	movs	r1, #44	; 0x2c
 8003420:	fb01 f303 	mul.w	r3, r1, r3
 8003424:	4413      	add	r3, r2
 8003426:	333c      	adds	r3, #60	; 0x3c
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d108      	bne.n	8003440 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	212c      	movs	r1, #44	; 0x2c
 8003434:	fb01 f303 	mul.w	r3, r1, r3
 8003438:	4413      	add	r3, r2
 800343a:	333d      	adds	r3, #61	; 0x3d
 800343c:	2201      	movs	r2, #1
 800343e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	4611      	mov	r1, r2
 800344a:	4618      	mov	r0, r3
 800344c:	f004 f957 	bl	80076fe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	015a      	lsls	r2, r3, #5
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	4413      	add	r3, r2
 8003458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800345c:	461a      	mov	r2, r3
 800345e:	2310      	movs	r3, #16
 8003460:	6093      	str	r3, [r2, #8]
}
 8003462:	e1e2      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	015a      	lsls	r2, r3, #5
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	4413      	add	r3, r2
 800346c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003476:	2b80      	cmp	r3, #128	; 0x80
 8003478:	d164      	bne.n	8003544 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d111      	bne.n	80034a6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	212c      	movs	r1, #44	; 0x2c
 8003488:	fb01 f303 	mul.w	r3, r1, r3
 800348c:	4413      	add	r3, r2
 800348e:	3361      	adds	r3, #97	; 0x61
 8003490:	2206      	movs	r2, #6
 8003492:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	b2d2      	uxtb	r2, r2
 800349c:	4611      	mov	r1, r2
 800349e:	4618      	mov	r0, r3
 80034a0:	f004 f92d 	bl	80076fe <USB_HC_Halt>
 80034a4:	e044      	b.n	8003530 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	212c      	movs	r1, #44	; 0x2c
 80034ac:	fb01 f303 	mul.w	r3, r1, r3
 80034b0:	4413      	add	r3, r2
 80034b2:	335c      	adds	r3, #92	; 0x5c
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	202c      	movs	r0, #44	; 0x2c
 80034be:	fb00 f303 	mul.w	r3, r0, r3
 80034c2:	440b      	add	r3, r1
 80034c4:	335c      	adds	r3, #92	; 0x5c
 80034c6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	212c      	movs	r1, #44	; 0x2c
 80034ce:	fb01 f303 	mul.w	r3, r1, r3
 80034d2:	4413      	add	r3, r2
 80034d4:	335c      	adds	r3, #92	; 0x5c
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d920      	bls.n	800351e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	212c      	movs	r1, #44	; 0x2c
 80034e2:	fb01 f303 	mul.w	r3, r1, r3
 80034e6:	4413      	add	r3, r2
 80034e8:	335c      	adds	r3, #92	; 0x5c
 80034ea:	2200      	movs	r2, #0
 80034ec:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	212c      	movs	r1, #44	; 0x2c
 80034f4:	fb01 f303 	mul.w	r3, r1, r3
 80034f8:	4413      	add	r3, r2
 80034fa:	3360      	adds	r3, #96	; 0x60
 80034fc:	2204      	movs	r2, #4
 80034fe:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	b2d9      	uxtb	r1, r3
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	202c      	movs	r0, #44	; 0x2c
 800350a:	fb00 f303 	mul.w	r3, r0, r3
 800350e:	4413      	add	r3, r2
 8003510:	3360      	adds	r3, #96	; 0x60
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	461a      	mov	r2, r3
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f009 f880 	bl	800c61c <HAL_HCD_HC_NotifyURBChange_Callback>
 800351c:	e008      	b.n	8003530 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	212c      	movs	r1, #44	; 0x2c
 8003524:	fb01 f303 	mul.w	r3, r1, r3
 8003528:	4413      	add	r3, r2
 800352a:	3360      	adds	r3, #96	; 0x60
 800352c:	2202      	movs	r2, #2
 800352e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	015a      	lsls	r2, r3, #5
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	4413      	add	r3, r2
 8003538:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800353c:	461a      	mov	r2, r3
 800353e:	2380      	movs	r3, #128	; 0x80
 8003540:	6093      	str	r3, [r2, #8]
}
 8003542:	e172      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	015a      	lsls	r2, r3, #5
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	4413      	add	r3, r2
 800354c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003556:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800355a:	d11b      	bne.n	8003594 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	212c      	movs	r1, #44	; 0x2c
 8003562:	fb01 f303 	mul.w	r3, r1, r3
 8003566:	4413      	add	r3, r2
 8003568:	3361      	adds	r3, #97	; 0x61
 800356a:	2208      	movs	r2, #8
 800356c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	b2d2      	uxtb	r2, r2
 8003576:	4611      	mov	r1, r2
 8003578:	4618      	mov	r0, r3
 800357a:	f004 f8c0 	bl	80076fe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	015a      	lsls	r2, r3, #5
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	4413      	add	r3, r2
 8003586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800358a:	461a      	mov	r2, r3
 800358c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003590:	6093      	str	r3, [r2, #8]
}
 8003592:	e14a      	b.n	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	015a      	lsls	r2, r3, #5
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	4413      	add	r3, r2
 800359c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	f040 813f 	bne.w	800382a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	212c      	movs	r1, #44	; 0x2c
 80035b2:	fb01 f303 	mul.w	r3, r1, r3
 80035b6:	4413      	add	r3, r2
 80035b8:	3361      	adds	r3, #97	; 0x61
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d17d      	bne.n	80036bc <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	212c      	movs	r1, #44	; 0x2c
 80035c6:	fb01 f303 	mul.w	r3, r1, r3
 80035ca:	4413      	add	r3, r2
 80035cc:	3360      	adds	r3, #96	; 0x60
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	212c      	movs	r1, #44	; 0x2c
 80035d8:	fb01 f303 	mul.w	r3, r1, r3
 80035dc:	4413      	add	r3, r2
 80035de:	333f      	adds	r3, #63	; 0x3f
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d00a      	beq.n	80035fc <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	212c      	movs	r1, #44	; 0x2c
 80035ec:	fb01 f303 	mul.w	r3, r1, r3
 80035f0:	4413      	add	r3, r2
 80035f2:	333f      	adds	r3, #63	; 0x3f
 80035f4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	f040 8100 	bne.w	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d113      	bne.n	800362c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	212c      	movs	r1, #44	; 0x2c
 800360a:	fb01 f303 	mul.w	r3, r1, r3
 800360e:	4413      	add	r3, r2
 8003610:	3355      	adds	r3, #85	; 0x55
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	f083 0301 	eor.w	r3, r3, #1
 8003618:	b2d8      	uxtb	r0, r3
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	212c      	movs	r1, #44	; 0x2c
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	4413      	add	r3, r2
 8003626:	3355      	adds	r3, #85	; 0x55
 8003628:	4602      	mov	r2, r0
 800362a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	2b01      	cmp	r3, #1
 8003632:	f040 80e3 	bne.w	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	212c      	movs	r1, #44	; 0x2c
 800363c:	fb01 f303 	mul.w	r3, r1, r3
 8003640:	4413      	add	r3, r2
 8003642:	334c      	adds	r3, #76	; 0x4c
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 80d8 	beq.w	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	212c      	movs	r1, #44	; 0x2c
 8003652:	fb01 f303 	mul.w	r3, r1, r3
 8003656:	4413      	add	r3, r2
 8003658:	334c      	adds	r3, #76	; 0x4c
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	697a      	ldr	r2, [r7, #20]
 8003660:	202c      	movs	r0, #44	; 0x2c
 8003662:	fb00 f202 	mul.w	r2, r0, r2
 8003666:	440a      	add	r2, r1
 8003668:	3240      	adds	r2, #64	; 0x40
 800366a:	8812      	ldrh	r2, [r2, #0]
 800366c:	4413      	add	r3, r2
 800366e:	3b01      	subs	r3, #1
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	202c      	movs	r0, #44	; 0x2c
 8003676:	fb00 f202 	mul.w	r2, r0, r2
 800367a:	440a      	add	r2, r1
 800367c:	3240      	adds	r2, #64	; 0x40
 800367e:	8812      	ldrh	r2, [r2, #0]
 8003680:	fbb3 f3f2 	udiv	r3, r3, r2
 8003684:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 80b5 	beq.w	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	212c      	movs	r1, #44	; 0x2c
 8003698:	fb01 f303 	mul.w	r3, r1, r3
 800369c:	4413      	add	r3, r2
 800369e:	3355      	adds	r3, #85	; 0x55
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	f083 0301 	eor.w	r3, r3, #1
 80036a6:	b2d8      	uxtb	r0, r3
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	212c      	movs	r1, #44	; 0x2c
 80036ae:	fb01 f303 	mul.w	r3, r1, r3
 80036b2:	4413      	add	r3, r2
 80036b4:	3355      	adds	r3, #85	; 0x55
 80036b6:	4602      	mov	r2, r0
 80036b8:	701a      	strb	r2, [r3, #0]
 80036ba:	e09f      	b.n	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	212c      	movs	r1, #44	; 0x2c
 80036c2:	fb01 f303 	mul.w	r3, r1, r3
 80036c6:	4413      	add	r3, r2
 80036c8:	3361      	adds	r3, #97	; 0x61
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2b03      	cmp	r3, #3
 80036ce:	d109      	bne.n	80036e4 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	212c      	movs	r1, #44	; 0x2c
 80036d6:	fb01 f303 	mul.w	r3, r1, r3
 80036da:	4413      	add	r3, r2
 80036dc:	3360      	adds	r3, #96	; 0x60
 80036de:	2202      	movs	r2, #2
 80036e0:	701a      	strb	r2, [r3, #0]
 80036e2:	e08b      	b.n	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	212c      	movs	r1, #44	; 0x2c
 80036ea:	fb01 f303 	mul.w	r3, r1, r3
 80036ee:	4413      	add	r3, r2
 80036f0:	3361      	adds	r3, #97	; 0x61
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d109      	bne.n	800370c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	212c      	movs	r1, #44	; 0x2c
 80036fe:	fb01 f303 	mul.w	r3, r1, r3
 8003702:	4413      	add	r3, r2
 8003704:	3360      	adds	r3, #96	; 0x60
 8003706:	2202      	movs	r2, #2
 8003708:	701a      	strb	r2, [r3, #0]
 800370a:	e077      	b.n	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	212c      	movs	r1, #44	; 0x2c
 8003712:	fb01 f303 	mul.w	r3, r1, r3
 8003716:	4413      	add	r3, r2
 8003718:	3361      	adds	r3, #97	; 0x61
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b05      	cmp	r3, #5
 800371e:	d109      	bne.n	8003734 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	212c      	movs	r1, #44	; 0x2c
 8003726:	fb01 f303 	mul.w	r3, r1, r3
 800372a:	4413      	add	r3, r2
 800372c:	3360      	adds	r3, #96	; 0x60
 800372e:	2205      	movs	r2, #5
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	e063      	b.n	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	212c      	movs	r1, #44	; 0x2c
 800373a:	fb01 f303 	mul.w	r3, r1, r3
 800373e:	4413      	add	r3, r2
 8003740:	3361      	adds	r3, #97	; 0x61
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b06      	cmp	r3, #6
 8003746:	d009      	beq.n	800375c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	212c      	movs	r1, #44	; 0x2c
 800374e:	fb01 f303 	mul.w	r3, r1, r3
 8003752:	4413      	add	r3, r2
 8003754:	3361      	adds	r3, #97	; 0x61
 8003756:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003758:	2b08      	cmp	r3, #8
 800375a:	d14f      	bne.n	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	212c      	movs	r1, #44	; 0x2c
 8003762:	fb01 f303 	mul.w	r3, r1, r3
 8003766:	4413      	add	r3, r2
 8003768:	335c      	adds	r3, #92	; 0x5c
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	202c      	movs	r0, #44	; 0x2c
 8003774:	fb00 f303 	mul.w	r3, r0, r3
 8003778:	440b      	add	r3, r1
 800377a:	335c      	adds	r3, #92	; 0x5c
 800377c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	212c      	movs	r1, #44	; 0x2c
 8003784:	fb01 f303 	mul.w	r3, r1, r3
 8003788:	4413      	add	r3, r2
 800378a:	335c      	adds	r3, #92	; 0x5c
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d912      	bls.n	80037b8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	212c      	movs	r1, #44	; 0x2c
 8003798:	fb01 f303 	mul.w	r3, r1, r3
 800379c:	4413      	add	r3, r2
 800379e:	335c      	adds	r3, #92	; 0x5c
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	212c      	movs	r1, #44	; 0x2c
 80037aa:	fb01 f303 	mul.w	r3, r1, r3
 80037ae:	4413      	add	r3, r2
 80037b0:	3360      	adds	r3, #96	; 0x60
 80037b2:	2204      	movs	r2, #4
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e021      	b.n	80037fc <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	212c      	movs	r1, #44	; 0x2c
 80037be:	fb01 f303 	mul.w	r3, r1, r3
 80037c2:	4413      	add	r3, r2
 80037c4:	3360      	adds	r3, #96	; 0x60
 80037c6:	2202      	movs	r2, #2
 80037c8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	015a      	lsls	r2, r3, #5
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	4413      	add	r3, r2
 80037d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80037e0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80037e8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	015a      	lsls	r2, r3, #5
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	4413      	add	r3, r2
 80037f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037f6:	461a      	mov	r2, r3
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	4413      	add	r3, r2
 8003804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003808:	461a      	mov	r2, r3
 800380a:	2302      	movs	r3, #2
 800380c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	b2d9      	uxtb	r1, r3
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	202c      	movs	r0, #44	; 0x2c
 8003818:	fb00 f303 	mul.w	r3, r0, r3
 800381c:	4413      	add	r3, r2
 800381e:	3360      	adds	r3, #96	; 0x60
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	461a      	mov	r2, r3
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f008 fef9 	bl	800c61c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800382a:	bf00      	nop
 800382c:	3720      	adds	r7, #32
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b08a      	sub	sp, #40	; 0x28
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003842:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f003 030f 	and.w	r3, r3, #15
 8003852:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	0c5b      	lsrs	r3, r3, #17
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	091b      	lsrs	r3, r3, #4
 8003862:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003866:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d004      	beq.n	8003878 <HCD_RXQLVL_IRQHandler+0x46>
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	2b05      	cmp	r3, #5
 8003872:	f000 80a9 	beq.w	80039c8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003876:	e0aa      	b.n	80039ce <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 80a6 	beq.w	80039cc <HCD_RXQLVL_IRQHandler+0x19a>
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	212c      	movs	r1, #44	; 0x2c
 8003886:	fb01 f303 	mul.w	r3, r1, r3
 800388a:	4413      	add	r3, r2
 800388c:	3344      	adds	r3, #68	; 0x44
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	f000 809b 	beq.w	80039cc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	212c      	movs	r1, #44	; 0x2c
 800389c:	fb01 f303 	mul.w	r3, r1, r3
 80038a0:	4413      	add	r3, r2
 80038a2:	3350      	adds	r3, #80	; 0x50
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	441a      	add	r2, r3
 80038aa:	6879      	ldr	r1, [r7, #4]
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	202c      	movs	r0, #44	; 0x2c
 80038b0:	fb00 f303 	mul.w	r3, r0, r3
 80038b4:	440b      	add	r3, r1
 80038b6:	334c      	adds	r3, #76	; 0x4c
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d87a      	bhi.n	80039b4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	212c      	movs	r1, #44	; 0x2c
 80038c8:	fb01 f303 	mul.w	r3, r1, r3
 80038cc:	4413      	add	r3, r2
 80038ce:	3344      	adds	r3, #68	; 0x44
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	b292      	uxth	r2, r2
 80038d6:	4619      	mov	r1, r3
 80038d8:	f003 fa68 	bl	8006dac <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	212c      	movs	r1, #44	; 0x2c
 80038e2:	fb01 f303 	mul.w	r3, r1, r3
 80038e6:	4413      	add	r3, r2
 80038e8:	3344      	adds	r3, #68	; 0x44
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	441a      	add	r2, r3
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	202c      	movs	r0, #44	; 0x2c
 80038f6:	fb00 f303 	mul.w	r3, r0, r3
 80038fa:	440b      	add	r3, r1
 80038fc:	3344      	adds	r3, #68	; 0x44
 80038fe:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	212c      	movs	r1, #44	; 0x2c
 8003906:	fb01 f303 	mul.w	r3, r1, r3
 800390a:	4413      	add	r3, r2
 800390c:	3350      	adds	r3, #80	; 0x50
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	441a      	add	r2, r3
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	202c      	movs	r0, #44	; 0x2c
 800391a:	fb00 f303 	mul.w	r3, r0, r3
 800391e:	440b      	add	r3, r1
 8003920:	3350      	adds	r3, #80	; 0x50
 8003922:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	015a      	lsls	r2, r3, #5
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	4413      	add	r3, r2
 800392c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	0cdb      	lsrs	r3, r3, #19
 8003934:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003938:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	212c      	movs	r1, #44	; 0x2c
 8003940:	fb01 f303 	mul.w	r3, r1, r3
 8003944:	4413      	add	r3, r2
 8003946:	3340      	adds	r3, #64	; 0x40
 8003948:	881b      	ldrh	r3, [r3, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	4293      	cmp	r3, r2
 8003950:	d13c      	bne.n	80039cc <HCD_RXQLVL_IRQHandler+0x19a>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d039      	beq.n	80039cc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	015a      	lsls	r2, r3, #5
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	4413      	add	r3, r2
 8003960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800396e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003976:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	015a      	lsls	r2, r3, #5
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	4413      	add	r3, r2
 8003980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003984:	461a      	mov	r2, r3
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	212c      	movs	r1, #44	; 0x2c
 8003990:	fb01 f303 	mul.w	r3, r1, r3
 8003994:	4413      	add	r3, r2
 8003996:	3354      	adds	r3, #84	; 0x54
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	f083 0301 	eor.w	r3, r3, #1
 800399e:	b2d8      	uxtb	r0, r3
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	212c      	movs	r1, #44	; 0x2c
 80039a6:	fb01 f303 	mul.w	r3, r1, r3
 80039aa:	4413      	add	r3, r2
 80039ac:	3354      	adds	r3, #84	; 0x54
 80039ae:	4602      	mov	r2, r0
 80039b0:	701a      	strb	r2, [r3, #0]
      break;
 80039b2:	e00b      	b.n	80039cc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	212c      	movs	r1, #44	; 0x2c
 80039ba:	fb01 f303 	mul.w	r3, r1, r3
 80039be:	4413      	add	r3, r2
 80039c0:	3360      	adds	r3, #96	; 0x60
 80039c2:	2204      	movs	r2, #4
 80039c4:	701a      	strb	r2, [r3, #0]
      break;
 80039c6:	e001      	b.n	80039cc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80039c8:	bf00      	nop
 80039ca:	e000      	b.n	80039ce <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80039cc:	bf00      	nop
  }
}
 80039ce:	bf00      	nop
 80039d0:	3728      	adds	r7, #40	; 0x28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b086      	sub	sp, #24
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003a02:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d10b      	bne.n	8003a26 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d102      	bne.n	8003a1e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f008 fde3 	bl	800c5e4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	f043 0302 	orr.w	r3, r3, #2
 8003a24:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	d132      	bne.n	8003a96 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f043 0308 	orr.w	r3, r3, #8
 8003a36:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f003 0304 	and.w	r3, r3, #4
 8003a3e:	2b04      	cmp	r3, #4
 8003a40:	d126      	bne.n	8003a90 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d113      	bne.n	8003a72 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003a50:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a54:	d106      	bne.n	8003a64 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2102      	movs	r1, #2
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f003 fb13 	bl	8007088 <USB_InitFSLSPClkSel>
 8003a62:	e011      	b.n	8003a88 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f003 fb0c 	bl	8007088 <USB_InitFSLSPClkSel>
 8003a70:	e00a      	b.n	8003a88 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d106      	bne.n	8003a88 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a80:	461a      	mov	r2, r3
 8003a82:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003a86:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f008 fdd9 	bl	800c640 <HAL_HCD_PortEnabled_Callback>
 8003a8e:	e002      	b.n	8003a96 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f008 fde3 	bl	800c65c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	d103      	bne.n	8003aa8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f043 0320 	orr.w	r3, r3, #32
 8003aa6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003aae:	461a      	mov	r2, r3
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	6013      	str	r3, [r2, #0]
}
 8003ab4:	bf00      	nop
 8003ab6:	3718      	adds	r7, #24
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e12b      	b.n	8003d26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d106      	bne.n	8003ae8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7fd fbda 	bl	800129c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2224      	movs	r2, #36	; 0x24
 8003aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f022 0201 	bic.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b20:	f001 fa20 	bl	8004f64 <HAL_RCC_GetPCLK1Freq>
 8003b24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	4a81      	ldr	r2, [pc, #516]	; (8003d30 <HAL_I2C_Init+0x274>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d807      	bhi.n	8003b40 <HAL_I2C_Init+0x84>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4a80      	ldr	r2, [pc, #512]	; (8003d34 <HAL_I2C_Init+0x278>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	bf94      	ite	ls
 8003b38:	2301      	movls	r3, #1
 8003b3a:	2300      	movhi	r3, #0
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	e006      	b.n	8003b4e <HAL_I2C_Init+0x92>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4a7d      	ldr	r2, [pc, #500]	; (8003d38 <HAL_I2C_Init+0x27c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	bf94      	ite	ls
 8003b48:	2301      	movls	r3, #1
 8003b4a:	2300      	movhi	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e0e7      	b.n	8003d26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	4a78      	ldr	r2, [pc, #480]	; (8003d3c <HAL_I2C_Init+0x280>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	0c9b      	lsrs	r3, r3, #18
 8003b60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	4a6a      	ldr	r2, [pc, #424]	; (8003d30 <HAL_I2C_Init+0x274>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d802      	bhi.n	8003b90 <HAL_I2C_Init+0xd4>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	e009      	b.n	8003ba4 <HAL_I2C_Init+0xe8>
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b96:	fb02 f303 	mul.w	r3, r2, r3
 8003b9a:	4a69      	ldr	r2, [pc, #420]	; (8003d40 <HAL_I2C_Init+0x284>)
 8003b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba0:	099b      	lsrs	r3, r3, #6
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	69db      	ldr	r3, [r3, #28]
 8003bb2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003bb6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	495c      	ldr	r1, [pc, #368]	; (8003d30 <HAL_I2C_Init+0x274>)
 8003bc0:	428b      	cmp	r3, r1
 8003bc2:	d819      	bhi.n	8003bf8 <HAL_I2C_Init+0x13c>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	1e59      	subs	r1, r3, #1
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bd2:	1c59      	adds	r1, r3, #1
 8003bd4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003bd8:	400b      	ands	r3, r1
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <HAL_I2C_Init+0x138>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	1e59      	subs	r1, r3, #1
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bec:	3301      	adds	r3, #1
 8003bee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf2:	e051      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003bf4:	2304      	movs	r3, #4
 8003bf6:	e04f      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d111      	bne.n	8003c24 <HAL_I2C_Init+0x168>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	1e58      	subs	r0, r3, #1
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6859      	ldr	r1, [r3, #4]
 8003c08:	460b      	mov	r3, r1
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	440b      	add	r3, r1
 8003c0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c12:	3301      	adds	r3, #1
 8003c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2301      	moveq	r3, #1
 8003c1e:	2300      	movne	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	e012      	b.n	8003c4a <HAL_I2C_Init+0x18e>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	1e58      	subs	r0, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	0099      	lsls	r1, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	bf0c      	ite	eq
 8003c44:	2301      	moveq	r3, #1
 8003c46:	2300      	movne	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_I2C_Init+0x196>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e022      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10e      	bne.n	8003c78 <HAL_I2C_Init+0x1bc>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	1e58      	subs	r0, r3, #1
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6859      	ldr	r1, [r3, #4]
 8003c62:	460b      	mov	r3, r1
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	440b      	add	r3, r1
 8003c68:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c76:	e00f      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1e58      	subs	r0, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6859      	ldr	r1, [r3, #4]
 8003c80:	460b      	mov	r3, r1
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	0099      	lsls	r1, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	6809      	ldr	r1, [r1, #0]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69da      	ldr	r2, [r3, #28]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6911      	ldr	r1, [r2, #16]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	68d2      	ldr	r2, [r2, #12]
 8003cd2:	4311      	orrs	r1, r2
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	430b      	orrs	r3, r1
 8003cda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695a      	ldr	r2, [r3, #20]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2220      	movs	r2, #32
 8003d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	000186a0 	.word	0x000186a0
 8003d34:	001e847f 	.word	0x001e847f
 8003d38:	003d08ff 	.word	0x003d08ff
 8003d3c:	431bde83 	.word	0x431bde83
 8003d40:	10624dd3 	.word	0x10624dd3

08003d44 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e128      	b.n	8003fa8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d109      	bne.n	8003d76 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a90      	ldr	r2, [pc, #576]	; (8003fb0 <HAL_I2S_Init+0x26c>)
 8003d6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f7fd fadb 	bl	800132c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2202      	movs	r2, #2
 8003d7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6812      	ldr	r2, [r2, #0]
 8003d88:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003d8c:	f023 030f 	bic.w	r3, r3, #15
 8003d90:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2202      	movs	r2, #2
 8003d98:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d060      	beq.n	8003e64 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d102      	bne.n	8003db0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003daa:	2310      	movs	r3, #16
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e001      	b.n	8003db4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003db0:	2320      	movs	r3, #32
 8003db2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b20      	cmp	r3, #32
 8003dba:	d802      	bhi.n	8003dc2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003dc2:	2001      	movs	r0, #1
 8003dc4:	f001 fa0a 	bl	80051dc <HAL_RCCEx_GetPeriphCLKFreq>
 8003dc8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dd2:	d125      	bne.n	8003e20 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d010      	beq.n	8003dfe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003de6:	4613      	mov	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	4413      	add	r3, r2
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	461a      	mov	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df8:	3305      	adds	r3, #5
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	e01f      	b.n	8003e3e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	00db      	lsls	r3, r3, #3
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e08:	4613      	mov	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	4413      	add	r3, r2
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	461a      	mov	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1a:	3305      	adds	r3, #5
 8003e1c:	613b      	str	r3, [r7, #16]
 8003e1e:	e00e      	b.n	8003e3e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e28:	4613      	mov	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	4413      	add	r3, r2
 8003e2e:	005b      	lsls	r3, r3, #1
 8003e30:	461a      	mov	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3a:	3305      	adds	r3, #5
 8003e3c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4a5c      	ldr	r2, [pc, #368]	; (8003fb4 <HAL_I2S_Init+0x270>)
 8003e42:	fba2 2303 	umull	r2, r3, r2, r3
 8003e46:	08db      	lsrs	r3, r3, #3
 8003e48:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	085b      	lsrs	r3, r3, #1
 8003e5a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	021b      	lsls	r3, r3, #8
 8003e60:	61bb      	str	r3, [r7, #24]
 8003e62:	e003      	b.n	8003e6c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003e64:	2302      	movs	r3, #2
 8003e66:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d902      	bls.n	8003e78 <HAL_I2S_Init+0x134>
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	2bff      	cmp	r3, #255	; 0xff
 8003e76:	d907      	bls.n	8003e88 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e7c:	f043 0210 	orr.w	r2, r3, #16
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e08f      	b.n	8003fa8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	ea42 0103 	orr.w	r1, r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	69fa      	ldr	r2, [r7, #28]
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003ea6:	f023 030f 	bic.w	r3, r3, #15
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6851      	ldr	r1, [r2, #4]
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	6892      	ldr	r2, [r2, #8]
 8003eb2:	4311      	orrs	r1, r2
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	68d2      	ldr	r2, [r2, #12]
 8003eb8:	4311      	orrs	r1, r2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6992      	ldr	r2, [r2, #24]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eca:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d161      	bne.n	8003f98 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a38      	ldr	r2, [pc, #224]	; (8003fb8 <HAL_I2S_Init+0x274>)
 8003ed8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a37      	ldr	r2, [pc, #220]	; (8003fbc <HAL_I2S_Init+0x278>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d101      	bne.n	8003ee8 <HAL_I2S_Init+0x1a4>
 8003ee4:	4b36      	ldr	r3, [pc, #216]	; (8003fc0 <HAL_I2S_Init+0x27c>)
 8003ee6:	e001      	b.n	8003eec <HAL_I2S_Init+0x1a8>
 8003ee8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	6812      	ldr	r2, [r2, #0]
 8003ef2:	4932      	ldr	r1, [pc, #200]	; (8003fbc <HAL_I2S_Init+0x278>)
 8003ef4:	428a      	cmp	r2, r1
 8003ef6:	d101      	bne.n	8003efc <HAL_I2S_Init+0x1b8>
 8003ef8:	4a31      	ldr	r2, [pc, #196]	; (8003fc0 <HAL_I2S_Init+0x27c>)
 8003efa:	e001      	b.n	8003f00 <HAL_I2S_Init+0x1bc>
 8003efc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003f00:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003f04:	f023 030f 	bic.w	r3, r3, #15
 8003f08:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a2b      	ldr	r2, [pc, #172]	; (8003fbc <HAL_I2S_Init+0x278>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d101      	bne.n	8003f18 <HAL_I2S_Init+0x1d4>
 8003f14:	4b2a      	ldr	r3, [pc, #168]	; (8003fc0 <HAL_I2S_Init+0x27c>)
 8003f16:	e001      	b.n	8003f1c <HAL_I2S_Init+0x1d8>
 8003f18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a25      	ldr	r2, [pc, #148]	; (8003fbc <HAL_I2S_Init+0x278>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d101      	bne.n	8003f2e <HAL_I2S_Init+0x1ea>
 8003f2a:	4b25      	ldr	r3, [pc, #148]	; (8003fc0 <HAL_I2S_Init+0x27c>)
 8003f2c:	e001      	b.n	8003f32 <HAL_I2S_Init+0x1ee>
 8003f2e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f3e:	d003      	beq.n	8003f48 <HAL_I2S_Init+0x204>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d103      	bne.n	8003f50 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003f48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f4c:	613b      	str	r3, [r7, #16]
 8003f4e:	e001      	b.n	8003f54 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003f50:	2300      	movs	r3, #0
 8003f52:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f72:	4313      	orrs	r3, r2
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	897b      	ldrh	r3, [r7, #10]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f80:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a0d      	ldr	r2, [pc, #52]	; (8003fbc <HAL_I2S_Init+0x278>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d101      	bne.n	8003f90 <HAL_I2S_Init+0x24c>
 8003f8c:	4b0c      	ldr	r3, [pc, #48]	; (8003fc0 <HAL_I2S_Init+0x27c>)
 8003f8e:	e001      	b.n	8003f94 <HAL_I2S_Init+0x250>
 8003f90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f94:	897a      	ldrh	r2, [r7, #10]
 8003f96:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3720      	adds	r7, #32
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	080040bb 	.word	0x080040bb
 8003fb4:	cccccccd 	.word	0xcccccccd
 8003fb8:	080041d1 	.word	0x080041d1
 8003fbc:	40003800 	.word	0x40003800
 8003fc0:	40003400 	.word	0x40003400

08003fc4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400c:	881a      	ldrh	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004018:	1c9a      	adds	r2, r3, #2
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004022:	b29b      	uxth	r3, r3
 8004024:	3b01      	subs	r3, #1
 8004026:	b29a      	uxth	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004030:	b29b      	uxth	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d10e      	bne.n	8004054 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004044:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7ff ffb8 	bl	8003fc4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406e:	b292      	uxth	r2, r2
 8004070:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004076:	1c9a      	adds	r2, r3, #2
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004080:	b29b      	uxth	r3, r3
 8004082:	3b01      	subs	r3, #1
 8004084:	b29a      	uxth	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800408e:	b29b      	uxth	r3, r3
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10e      	bne.n	80040b2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80040a2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f7ff ff93 	bl	8003fd8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80040b2:	bf00      	nop
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b086      	sub	sp, #24
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d13a      	bne.n	800414c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d109      	bne.n	80040f4 <I2S_IRQHandler+0x3a>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ea:	2b40      	cmp	r3, #64	; 0x40
 80040ec:	d102      	bne.n	80040f4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7ff ffb4 	bl	800405c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fa:	2b40      	cmp	r3, #64	; 0x40
 80040fc:	d126      	bne.n	800414c <I2S_IRQHandler+0x92>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f003 0320 	and.w	r3, r3, #32
 8004108:	2b20      	cmp	r3, #32
 800410a:	d11f      	bne.n	800414c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800411a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800411c:	2300      	movs	r3, #0
 800411e:	613b      	str	r3, [r7, #16]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	613b      	str	r3, [r7, #16]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	613b      	str	r3, [r7, #16]
 8004130:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413e:	f043 0202 	orr.w	r2, r3, #2
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7ff ff50 	bl	8003fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b03      	cmp	r3, #3
 8004156:	d136      	bne.n	80041c6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b02      	cmp	r3, #2
 8004160:	d109      	bne.n	8004176 <I2S_IRQHandler+0xbc>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800416c:	2b80      	cmp	r3, #128	; 0x80
 800416e:	d102      	bne.n	8004176 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff ff45 	bl	8004000 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f003 0308 	and.w	r3, r3, #8
 800417c:	2b08      	cmp	r3, #8
 800417e:	d122      	bne.n	80041c6 <I2S_IRQHandler+0x10c>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f003 0320 	and.w	r3, r3, #32
 800418a:	2b20      	cmp	r3, #32
 800418c:	d11b      	bne.n	80041c6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800419c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800419e:	2300      	movs	r3, #0
 80041a0:	60fb      	str	r3, [r7, #12]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	60fb      	str	r3, [r7, #12]
 80041aa:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b8:	f043 0204 	orr.w	r2, r3, #4
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f7ff ff13 	bl	8003fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041c6:	bf00      	nop
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
	...

080041d0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a92      	ldr	r2, [pc, #584]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d101      	bne.n	80041ee <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80041ea:	4b92      	ldr	r3, [pc, #584]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041ec:	e001      	b.n	80041f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80041ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a8b      	ldr	r2, [pc, #556]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d101      	bne.n	800420c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004208:	4b8a      	ldr	r3, [pc, #552]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800420a:	e001      	b.n	8004210 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800420c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800421c:	d004      	beq.n	8004228 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	f040 8099 	bne.w	800435a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b02      	cmp	r3, #2
 8004230:	d107      	bne.n	8004242 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f925 	bl	800448c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b01      	cmp	r3, #1
 800424a:	d107      	bne.n	800425c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004252:	2b00      	cmp	r3, #0
 8004254:	d002      	beq.n	800425c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f9c8 	bl	80045ec <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004262:	2b40      	cmp	r3, #64	; 0x40
 8004264:	d13a      	bne.n	80042dc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	f003 0320 	and.w	r3, r3, #32
 800426c:	2b00      	cmp	r3, #0
 800426e:	d035      	beq.n	80042dc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a6e      	ldr	r2, [pc, #440]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d101      	bne.n	800427e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800427a:	4b6e      	ldr	r3, [pc, #440]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800427c:	e001      	b.n	8004282 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800427e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4969      	ldr	r1, [pc, #420]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800428a:	428b      	cmp	r3, r1
 800428c:	d101      	bne.n	8004292 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800428e:	4b69      	ldr	r3, [pc, #420]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004290:	e001      	b.n	8004296 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004292:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004296:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800429a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80042aa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80042ac:	2300      	movs	r3, #0
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ce:	f043 0202 	orr.w	r2, r3, #2
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7ff fe88 	bl	8003fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b08      	cmp	r3, #8
 80042e4:	f040 80c3 	bne.w	800446e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	f003 0320 	and.w	r3, r3, #32
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f000 80bd 	beq.w	800446e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004302:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a49      	ldr	r2, [pc, #292]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d101      	bne.n	8004312 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800430e:	4b49      	ldr	r3, [pc, #292]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004310:	e001      	b.n	8004316 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004312:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4944      	ldr	r1, [pc, #272]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800431e:	428b      	cmp	r3, r1
 8004320:	d101      	bne.n	8004326 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004322:	4b44      	ldr	r3, [pc, #272]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004324:	e001      	b.n	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004326:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800432a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800432e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004330:	2300      	movs	r3, #0
 8004332:	60bb      	str	r3, [r7, #8]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	60bb      	str	r3, [r7, #8]
 800433c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434a:	f043 0204 	orr.w	r2, r3, #4
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fe4a 	bl	8003fec <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004358:	e089      	b.n	800446e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b02      	cmp	r3, #2
 8004362:	d107      	bne.n	8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f8be 	bl	80044f0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b01      	cmp	r3, #1
 800437c:	d107      	bne.n	800438e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 f8fd 	bl	8004588 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004394:	2b40      	cmp	r3, #64	; 0x40
 8004396:	d12f      	bne.n	80043f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f003 0320 	and.w	r3, r3, #32
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d02a      	beq.n	80043f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80043b0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a1e      	ldr	r2, [pc, #120]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d101      	bne.n	80043c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80043bc:	4b1d      	ldr	r3, [pc, #116]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043be:	e001      	b.n	80043c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80043c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043c4:	685a      	ldr	r2, [r3, #4]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4919      	ldr	r1, [pc, #100]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043cc:	428b      	cmp	r3, r1
 80043ce:	d101      	bne.n	80043d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80043d0:	4b18      	ldr	r3, [pc, #96]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043d2:	e001      	b.n	80043d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80043d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043d8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80043dc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ea:	f043 0202 	orr.w	r2, r3, #2
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7ff fdfa 	bl	8003fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	f003 0308 	and.w	r3, r3, #8
 80043fe:	2b08      	cmp	r3, #8
 8004400:	d136      	bne.n	8004470 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	f003 0320 	and.w	r3, r3, #32
 8004408:	2b00      	cmp	r3, #0
 800440a:	d031      	beq.n	8004470 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a07      	ldr	r2, [pc, #28]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d101      	bne.n	800441a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004416:	4b07      	ldr	r3, [pc, #28]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004418:	e001      	b.n	800441e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800441a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4902      	ldr	r1, [pc, #8]	; (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004426:	428b      	cmp	r3, r1
 8004428:	d106      	bne.n	8004438 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800442a:	4b02      	ldr	r3, [pc, #8]	; (8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800442c:	e006      	b.n	800443c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800442e:	bf00      	nop
 8004430:	40003800 	.word	0x40003800
 8004434:	40003400 	.word	0x40003400
 8004438:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800443c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004440:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004450:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800445e:	f043 0204 	orr.w	r2, r3, #4
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7ff fdc0 	bl	8003fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800446c:	e000      	b.n	8004470 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800446e:	bf00      	nop
}
 8004470:	bf00      	nop
 8004472:	3720      	adds	r7, #32
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004498:	1c99      	adds	r1, r3, #2
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6251      	str	r1, [r2, #36]	; 0x24
 800449e:	881a      	ldrh	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d113      	bne.n	80044e6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044cc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d106      	bne.n	80044e6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f7ff ffc9 	bl	8004478 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
	...

080044f0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fc:	1c99      	adds	r1, r3, #2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6251      	str	r1, [r2, #36]	; 0x24
 8004502:	8819      	ldrh	r1, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a1d      	ldr	r2, [pc, #116]	; (8004580 <I2SEx_TxISR_I2SExt+0x90>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d101      	bne.n	8004512 <I2SEx_TxISR_I2SExt+0x22>
 800450e:	4b1d      	ldr	r3, [pc, #116]	; (8004584 <I2SEx_TxISR_I2SExt+0x94>)
 8004510:	e001      	b.n	8004516 <I2SEx_TxISR_I2SExt+0x26>
 8004512:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004516:	460a      	mov	r2, r1
 8004518:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800452c:	b29b      	uxth	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d121      	bne.n	8004576 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a12      	ldr	r2, [pc, #72]	; (8004580 <I2SEx_TxISR_I2SExt+0x90>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d101      	bne.n	8004540 <I2SEx_TxISR_I2SExt+0x50>
 800453c:	4b11      	ldr	r3, [pc, #68]	; (8004584 <I2SEx_TxISR_I2SExt+0x94>)
 800453e:	e001      	b.n	8004544 <I2SEx_TxISR_I2SExt+0x54>
 8004540:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004544:	685a      	ldr	r2, [r3, #4]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	490d      	ldr	r1, [pc, #52]	; (8004580 <I2SEx_TxISR_I2SExt+0x90>)
 800454c:	428b      	cmp	r3, r1
 800454e:	d101      	bne.n	8004554 <I2SEx_TxISR_I2SExt+0x64>
 8004550:	4b0c      	ldr	r3, [pc, #48]	; (8004584 <I2SEx_TxISR_I2SExt+0x94>)
 8004552:	e001      	b.n	8004558 <I2SEx_TxISR_I2SExt+0x68>
 8004554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004558:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800455c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004562:	b29b      	uxth	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d106      	bne.n	8004576 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7ff ff81 	bl	8004478 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004576:	bf00      	nop
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	40003800 	.word	0x40003800
 8004584:	40003400 	.word	0x40003400

08004588 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68d8      	ldr	r0, [r3, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459a:	1c99      	adds	r1, r3, #2
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	62d1      	str	r1, [r2, #44]	; 0x2c
 80045a0:	b282      	uxth	r2, r0
 80045a2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	3b01      	subs	r3, #1
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d113      	bne.n	80045e4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80045ca:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d106      	bne.n	80045e4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7ff ff4a 	bl	8004478 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045e4:	bf00      	nop
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a20      	ldr	r2, [pc, #128]	; (800467c <I2SEx_RxISR_I2SExt+0x90>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d101      	bne.n	8004602 <I2SEx_RxISR_I2SExt+0x16>
 80045fe:	4b20      	ldr	r3, [pc, #128]	; (8004680 <I2SEx_RxISR_I2SExt+0x94>)
 8004600:	e001      	b.n	8004606 <I2SEx_RxISR_I2SExt+0x1a>
 8004602:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004606:	68d8      	ldr	r0, [r3, #12]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	1c99      	adds	r1, r3, #2
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004612:	b282      	uxth	r2, r0
 8004614:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004628:	b29b      	uxth	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d121      	bne.n	8004672 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a12      	ldr	r2, [pc, #72]	; (800467c <I2SEx_RxISR_I2SExt+0x90>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d101      	bne.n	800463c <I2SEx_RxISR_I2SExt+0x50>
 8004638:	4b11      	ldr	r3, [pc, #68]	; (8004680 <I2SEx_RxISR_I2SExt+0x94>)
 800463a:	e001      	b.n	8004640 <I2SEx_RxISR_I2SExt+0x54>
 800463c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004640:	685a      	ldr	r2, [r3, #4]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	490d      	ldr	r1, [pc, #52]	; (800467c <I2SEx_RxISR_I2SExt+0x90>)
 8004648:	428b      	cmp	r3, r1
 800464a:	d101      	bne.n	8004650 <I2SEx_RxISR_I2SExt+0x64>
 800464c:	4b0c      	ldr	r3, [pc, #48]	; (8004680 <I2SEx_RxISR_I2SExt+0x94>)
 800464e:	e001      	b.n	8004654 <I2SEx_RxISR_I2SExt+0x68>
 8004650:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004654:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004658:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465e:	b29b      	uxth	r3, r3
 8004660:	2b00      	cmp	r3, #0
 8004662:	d106      	bne.n	8004672 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7ff ff03 	bl	8004478 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004672:	bf00      	nop
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	40003800 	.word	0x40003800
 8004680:	40003400 	.word	0x40003400

08004684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e267      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d075      	beq.n	800478e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046a2:	4b88      	ldr	r3, [pc, #544]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 030c 	and.w	r3, r3, #12
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d00c      	beq.n	80046c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ae:	4b85      	ldr	r3, [pc, #532]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046b6:	2b08      	cmp	r3, #8
 80046b8:	d112      	bne.n	80046e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ba:	4b82      	ldr	r3, [pc, #520]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046c6:	d10b      	bne.n	80046e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c8:	4b7e      	ldr	r3, [pc, #504]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d05b      	beq.n	800478c <HAL_RCC_OscConfig+0x108>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d157      	bne.n	800478c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e242      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046e8:	d106      	bne.n	80046f8 <HAL_RCC_OscConfig+0x74>
 80046ea:	4b76      	ldr	r3, [pc, #472]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a75      	ldr	r2, [pc, #468]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80046f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046f4:	6013      	str	r3, [r2, #0]
 80046f6:	e01d      	b.n	8004734 <HAL_RCC_OscConfig+0xb0>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004700:	d10c      	bne.n	800471c <HAL_RCC_OscConfig+0x98>
 8004702:	4b70      	ldr	r3, [pc, #448]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a6f      	ldr	r2, [pc, #444]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	4b6d      	ldr	r3, [pc, #436]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a6c      	ldr	r2, [pc, #432]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004718:	6013      	str	r3, [r2, #0]
 800471a:	e00b      	b.n	8004734 <HAL_RCC_OscConfig+0xb0>
 800471c:	4b69      	ldr	r3, [pc, #420]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a68      	ldr	r2, [pc, #416]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004726:	6013      	str	r3, [r2, #0]
 8004728:	4b66      	ldr	r3, [pc, #408]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a65      	ldr	r2, [pc, #404]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 800472e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d013      	beq.n	8004764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473c:	f7fd f88a 	bl	8001854 <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004742:	e008      	b.n	8004756 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004744:	f7fd f886 	bl	8001854 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b64      	cmp	r3, #100	; 0x64
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e207      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004756:	4b5b      	ldr	r3, [pc, #364]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d0f0      	beq.n	8004744 <HAL_RCC_OscConfig+0xc0>
 8004762:	e014      	b.n	800478e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004764:	f7fd f876 	bl	8001854 <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800476c:	f7fd f872 	bl	8001854 <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b64      	cmp	r3, #100	; 0x64
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e1f3      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800477e:	4b51      	ldr	r3, [pc, #324]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1f0      	bne.n	800476c <HAL_RCC_OscConfig+0xe8>
 800478a:	e000      	b.n	800478e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800478c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d063      	beq.n	8004862 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800479a:	4b4a      	ldr	r3, [pc, #296]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	f003 030c 	and.w	r3, r3, #12
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00b      	beq.n	80047be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047a6:	4b47      	ldr	r3, [pc, #284]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047ae:	2b08      	cmp	r3, #8
 80047b0:	d11c      	bne.n	80047ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047b2:	4b44      	ldr	r3, [pc, #272]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d116      	bne.n	80047ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047be:	4b41      	ldr	r3, [pc, #260]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d005      	beq.n	80047d6 <HAL_RCC_OscConfig+0x152>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d001      	beq.n	80047d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e1c7      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047d6:	4b3b      	ldr	r3, [pc, #236]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	4937      	ldr	r1, [pc, #220]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ea:	e03a      	b.n	8004862 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d020      	beq.n	8004836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047f4:	4b34      	ldr	r3, [pc, #208]	; (80048c8 <HAL_RCC_OscConfig+0x244>)
 80047f6:	2201      	movs	r2, #1
 80047f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047fa:	f7fd f82b 	bl	8001854 <HAL_GetTick>
 80047fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004800:	e008      	b.n	8004814 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004802:	f7fd f827 	bl	8001854 <HAL_GetTick>
 8004806:	4602      	mov	r2, r0
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	1ad3      	subs	r3, r2, r3
 800480c:	2b02      	cmp	r3, #2
 800480e:	d901      	bls.n	8004814 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e1a8      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004814:	4b2b      	ldr	r3, [pc, #172]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d0f0      	beq.n	8004802 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004820:	4b28      	ldr	r3, [pc, #160]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	4925      	ldr	r1, [pc, #148]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004830:	4313      	orrs	r3, r2
 8004832:	600b      	str	r3, [r1, #0]
 8004834:	e015      	b.n	8004862 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004836:	4b24      	ldr	r3, [pc, #144]	; (80048c8 <HAL_RCC_OscConfig+0x244>)
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483c:	f7fd f80a 	bl	8001854 <HAL_GetTick>
 8004840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004844:	f7fd f806 	bl	8001854 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e187      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004856:	4b1b      	ldr	r3, [pc, #108]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1f0      	bne.n	8004844 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0308 	and.w	r3, r3, #8
 800486a:	2b00      	cmp	r3, #0
 800486c:	d036      	beq.n	80048dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d016      	beq.n	80048a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004876:	4b15      	ldr	r3, [pc, #84]	; (80048cc <HAL_RCC_OscConfig+0x248>)
 8004878:	2201      	movs	r2, #1
 800487a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800487c:	f7fc ffea 	bl	8001854 <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004884:	f7fc ffe6 	bl	8001854 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e167      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004896:	4b0b      	ldr	r3, [pc, #44]	; (80048c4 <HAL_RCC_OscConfig+0x240>)
 8004898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d0f0      	beq.n	8004884 <HAL_RCC_OscConfig+0x200>
 80048a2:	e01b      	b.n	80048dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048a4:	4b09      	ldr	r3, [pc, #36]	; (80048cc <HAL_RCC_OscConfig+0x248>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048aa:	f7fc ffd3 	bl	8001854 <HAL_GetTick>
 80048ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048b0:	e00e      	b.n	80048d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048b2:	f7fc ffcf 	bl	8001854 <HAL_GetTick>
 80048b6:	4602      	mov	r2, r0
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d907      	bls.n	80048d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e150      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
 80048c4:	40023800 	.word	0x40023800
 80048c8:	42470000 	.word	0x42470000
 80048cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048d0:	4b88      	ldr	r3, [pc, #544]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 80048d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1ea      	bne.n	80048b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0304 	and.w	r3, r3, #4
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 8097 	beq.w	8004a18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ea:	2300      	movs	r3, #0
 80048ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048ee:	4b81      	ldr	r3, [pc, #516]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10f      	bne.n	800491a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	60bb      	str	r3, [r7, #8]
 80048fe:	4b7d      	ldr	r3, [pc, #500]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	4a7c      	ldr	r2, [pc, #496]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004908:	6413      	str	r3, [r2, #64]	; 0x40
 800490a:	4b7a      	ldr	r3, [pc, #488]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 800490c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004912:	60bb      	str	r3, [r7, #8]
 8004914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004916:	2301      	movs	r3, #1
 8004918:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800491a:	4b77      	ldr	r3, [pc, #476]	; (8004af8 <HAL_RCC_OscConfig+0x474>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004922:	2b00      	cmp	r3, #0
 8004924:	d118      	bne.n	8004958 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004926:	4b74      	ldr	r3, [pc, #464]	; (8004af8 <HAL_RCC_OscConfig+0x474>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a73      	ldr	r2, [pc, #460]	; (8004af8 <HAL_RCC_OscConfig+0x474>)
 800492c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004932:	f7fc ff8f 	bl	8001854 <HAL_GetTick>
 8004936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004938:	e008      	b.n	800494c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800493a:	f7fc ff8b 	bl	8001854 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	2b02      	cmp	r3, #2
 8004946:	d901      	bls.n	800494c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e10c      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800494c:	4b6a      	ldr	r3, [pc, #424]	; (8004af8 <HAL_RCC_OscConfig+0x474>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0f0      	beq.n	800493a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d106      	bne.n	800496e <HAL_RCC_OscConfig+0x2ea>
 8004960:	4b64      	ldr	r3, [pc, #400]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004964:	4a63      	ldr	r2, [pc, #396]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004966:	f043 0301 	orr.w	r3, r3, #1
 800496a:	6713      	str	r3, [r2, #112]	; 0x70
 800496c:	e01c      	b.n	80049a8 <HAL_RCC_OscConfig+0x324>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	2b05      	cmp	r3, #5
 8004974:	d10c      	bne.n	8004990 <HAL_RCC_OscConfig+0x30c>
 8004976:	4b5f      	ldr	r3, [pc, #380]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497a:	4a5e      	ldr	r2, [pc, #376]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 800497c:	f043 0304 	orr.w	r3, r3, #4
 8004980:	6713      	str	r3, [r2, #112]	; 0x70
 8004982:	4b5c      	ldr	r3, [pc, #368]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004986:	4a5b      	ldr	r2, [pc, #364]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004988:	f043 0301 	orr.w	r3, r3, #1
 800498c:	6713      	str	r3, [r2, #112]	; 0x70
 800498e:	e00b      	b.n	80049a8 <HAL_RCC_OscConfig+0x324>
 8004990:	4b58      	ldr	r3, [pc, #352]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004994:	4a57      	ldr	r2, [pc, #348]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004996:	f023 0301 	bic.w	r3, r3, #1
 800499a:	6713      	str	r3, [r2, #112]	; 0x70
 800499c:	4b55      	ldr	r3, [pc, #340]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 800499e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a0:	4a54      	ldr	r2, [pc, #336]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 80049a2:	f023 0304 	bic.w	r3, r3, #4
 80049a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d015      	beq.n	80049dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b0:	f7fc ff50 	bl	8001854 <HAL_GetTick>
 80049b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b6:	e00a      	b.n	80049ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049b8:	f7fc ff4c 	bl	8001854 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e0cb      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ce:	4b49      	ldr	r3, [pc, #292]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 80049d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0ee      	beq.n	80049b8 <HAL_RCC_OscConfig+0x334>
 80049da:	e014      	b.n	8004a06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049dc:	f7fc ff3a 	bl	8001854 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049e2:	e00a      	b.n	80049fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049e4:	f7fc ff36 	bl	8001854 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e0b5      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049fa:	4b3e      	ldr	r3, [pc, #248]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 80049fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1ee      	bne.n	80049e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a06:	7dfb      	ldrb	r3, [r7, #23]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d105      	bne.n	8004a18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a0c:	4b39      	ldr	r3, [pc, #228]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a10:	4a38      	ldr	r2, [pc, #224]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a16:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 80a1 	beq.w	8004b64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a22:	4b34      	ldr	r3, [pc, #208]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 030c 	and.w	r3, r3, #12
 8004a2a:	2b08      	cmp	r3, #8
 8004a2c:	d05c      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d141      	bne.n	8004aba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a36:	4b31      	ldr	r3, [pc, #196]	; (8004afc <HAL_RCC_OscConfig+0x478>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a3c:	f7fc ff0a 	bl	8001854 <HAL_GetTick>
 8004a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a44:	f7fc ff06 	bl	8001854 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e087      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a56:	4b27      	ldr	r3, [pc, #156]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1f0      	bne.n	8004a44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69da      	ldr	r2, [r3, #28]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a70:	019b      	lsls	r3, r3, #6
 8004a72:	431a      	orrs	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a78:	085b      	lsrs	r3, r3, #1
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	041b      	lsls	r3, r3, #16
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a84:	061b      	lsls	r3, r3, #24
 8004a86:	491b      	ldr	r1, [pc, #108]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a8c:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <HAL_RCC_OscConfig+0x478>)
 8004a8e:	2201      	movs	r2, #1
 8004a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a92:	f7fc fedf 	bl	8001854 <HAL_GetTick>
 8004a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a98:	e008      	b.n	8004aac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a9a:	f7fc fedb 	bl	8001854 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d901      	bls.n	8004aac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e05c      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aac:	4b11      	ldr	r3, [pc, #68]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0f0      	beq.n	8004a9a <HAL_RCC_OscConfig+0x416>
 8004ab8:	e054      	b.n	8004b64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aba:	4b10      	ldr	r3, [pc, #64]	; (8004afc <HAL_RCC_OscConfig+0x478>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac0:	f7fc fec8 	bl	8001854 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ac8:	f7fc fec4 	bl	8001854 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e045      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ada:	4b06      	ldr	r3, [pc, #24]	; (8004af4 <HAL_RCC_OscConfig+0x470>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f0      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x444>
 8004ae6:	e03d      	b.n	8004b64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d107      	bne.n	8004b00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e038      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
 8004af4:	40023800 	.word	0x40023800
 8004af8:	40007000 	.word	0x40007000
 8004afc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b00:	4b1b      	ldr	r3, [pc, #108]	; (8004b70 <HAL_RCC_OscConfig+0x4ec>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d028      	beq.n	8004b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d121      	bne.n	8004b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d11a      	bne.n	8004b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b30:	4013      	ands	r3, r2
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d111      	bne.n	8004b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b46:	085b      	lsrs	r3, r3, #1
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d107      	bne.n	8004b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d001      	beq.n	8004b64 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e000      	b.n	8004b66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3718      	adds	r7, #24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	40023800 	.word	0x40023800

08004b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e0cc      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b88:	4b68      	ldr	r3, [pc, #416]	; (8004d2c <HAL_RCC_ClockConfig+0x1b8>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	683a      	ldr	r2, [r7, #0]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d90c      	bls.n	8004bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b96:	4b65      	ldr	r3, [pc, #404]	; (8004d2c <HAL_RCC_ClockConfig+0x1b8>)
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b9e:	4b63      	ldr	r3, [pc, #396]	; (8004d2c <HAL_RCC_ClockConfig+0x1b8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e0b8      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d020      	beq.n	8004bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d005      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bc8:	4b59      	ldr	r3, [pc, #356]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	4a58      	ldr	r2, [pc, #352]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004bd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0308 	and.w	r3, r3, #8
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004be0:	4b53      	ldr	r3, [pc, #332]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4a52      	ldr	r2, [pc, #328]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bec:	4b50      	ldr	r3, [pc, #320]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	494d      	ldr	r1, [pc, #308]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d044      	beq.n	8004c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d107      	bne.n	8004c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c12:	4b47      	ldr	r3, [pc, #284]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d119      	bne.n	8004c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e07f      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d003      	beq.n	8004c32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c2e:	2b03      	cmp	r3, #3
 8004c30:	d107      	bne.n	8004c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c32:	4b3f      	ldr	r3, [pc, #252]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d109      	bne.n	8004c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e06f      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c42:	4b3b      	ldr	r3, [pc, #236]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e067      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c52:	4b37      	ldr	r3, [pc, #220]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f023 0203 	bic.w	r2, r3, #3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	4934      	ldr	r1, [pc, #208]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004c60:	4313      	orrs	r3, r2
 8004c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c64:	f7fc fdf6 	bl	8001854 <HAL_GetTick>
 8004c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c6a:	e00a      	b.n	8004c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c6c:	f7fc fdf2 	bl	8001854 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e04f      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c82:	4b2b      	ldr	r3, [pc, #172]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	f003 020c 	and.w	r2, r3, #12
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d1eb      	bne.n	8004c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c94:	4b25      	ldr	r3, [pc, #148]	; (8004d2c <HAL_RCC_ClockConfig+0x1b8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0307 	and.w	r3, r3, #7
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d20c      	bcs.n	8004cbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ca2:	4b22      	ldr	r3, [pc, #136]	; (8004d2c <HAL_RCC_ClockConfig+0x1b8>)
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004caa:	4b20      	ldr	r3, [pc, #128]	; (8004d2c <HAL_RCC_ClockConfig+0x1b8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0307 	and.w	r3, r3, #7
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d001      	beq.n	8004cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e032      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d008      	beq.n	8004cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cc8:	4b19      	ldr	r3, [pc, #100]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	4916      	ldr	r1, [pc, #88]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0308 	and.w	r3, r3, #8
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d009      	beq.n	8004cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ce6:	4b12      	ldr	r3, [pc, #72]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	490e      	ldr	r1, [pc, #56]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cfa:	f000 f821 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	4b0b      	ldr	r3, [pc, #44]	; (8004d30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	091b      	lsrs	r3, r3, #4
 8004d06:	f003 030f 	and.w	r3, r3, #15
 8004d0a:	490a      	ldr	r1, [pc, #40]	; (8004d34 <HAL_RCC_ClockConfig+0x1c0>)
 8004d0c:	5ccb      	ldrb	r3, [r1, r3]
 8004d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d12:	4a09      	ldr	r2, [pc, #36]	; (8004d38 <HAL_RCC_ClockConfig+0x1c4>)
 8004d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d16:	4b09      	ldr	r3, [pc, #36]	; (8004d3c <HAL_RCC_ClockConfig+0x1c8>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fc fc4c 	bl	80015b8 <HAL_InitTick>

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	40023c00 	.word	0x40023c00
 8004d30:	40023800 	.word	0x40023800
 8004d34:	0800cefc 	.word	0x0800cefc
 8004d38:	2000000c 	.word	0x2000000c
 8004d3c:	20000010 	.word	0x20000010

08004d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d44:	b094      	sub	sp, #80	; 0x50
 8004d46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	647b      	str	r3, [r7, #68]	; 0x44
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d50:	2300      	movs	r3, #0
 8004d52:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004d54:	2300      	movs	r3, #0
 8004d56:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d58:	4b79      	ldr	r3, [pc, #484]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f003 030c 	and.w	r3, r3, #12
 8004d60:	2b08      	cmp	r3, #8
 8004d62:	d00d      	beq.n	8004d80 <HAL_RCC_GetSysClockFreq+0x40>
 8004d64:	2b08      	cmp	r3, #8
 8004d66:	f200 80e1 	bhi.w	8004f2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <HAL_RCC_GetSysClockFreq+0x34>
 8004d6e:	2b04      	cmp	r3, #4
 8004d70:	d003      	beq.n	8004d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8004d72:	e0db      	b.n	8004f2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d74:	4b73      	ldr	r3, [pc, #460]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d76:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004d78:	e0db      	b.n	8004f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d7a:	4b73      	ldr	r3, [pc, #460]	; (8004f48 <HAL_RCC_GetSysClockFreq+0x208>)
 8004d7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d7e:	e0d8      	b.n	8004f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d80:	4b6f      	ldr	r3, [pc, #444]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d88:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d8a:	4b6d      	ldr	r3, [pc, #436]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d063      	beq.n	8004e5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d96:	4b6a      	ldr	r3, [pc, #424]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	099b      	lsrs	r3, r3, #6
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004da0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004da8:	633b      	str	r3, [r7, #48]	; 0x30
 8004daa:	2300      	movs	r3, #0
 8004dac:	637b      	str	r3, [r7, #52]	; 0x34
 8004dae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004db2:	4622      	mov	r2, r4
 8004db4:	462b      	mov	r3, r5
 8004db6:	f04f 0000 	mov.w	r0, #0
 8004dba:	f04f 0100 	mov.w	r1, #0
 8004dbe:	0159      	lsls	r1, r3, #5
 8004dc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dc4:	0150      	lsls	r0, r2, #5
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4621      	mov	r1, r4
 8004dcc:	1a51      	subs	r1, r2, r1
 8004dce:	6139      	str	r1, [r7, #16]
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	eb63 0301 	sbc.w	r3, r3, r1
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	f04f 0200 	mov.w	r2, #0
 8004ddc:	f04f 0300 	mov.w	r3, #0
 8004de0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004de4:	4659      	mov	r1, fp
 8004de6:	018b      	lsls	r3, r1, #6
 8004de8:	4651      	mov	r1, sl
 8004dea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004dee:	4651      	mov	r1, sl
 8004df0:	018a      	lsls	r2, r1, #6
 8004df2:	4651      	mov	r1, sl
 8004df4:	ebb2 0801 	subs.w	r8, r2, r1
 8004df8:	4659      	mov	r1, fp
 8004dfa:	eb63 0901 	sbc.w	r9, r3, r1
 8004dfe:	f04f 0200 	mov.w	r2, #0
 8004e02:	f04f 0300 	mov.w	r3, #0
 8004e06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e12:	4690      	mov	r8, r2
 8004e14:	4699      	mov	r9, r3
 8004e16:	4623      	mov	r3, r4
 8004e18:	eb18 0303 	adds.w	r3, r8, r3
 8004e1c:	60bb      	str	r3, [r7, #8]
 8004e1e:	462b      	mov	r3, r5
 8004e20:	eb49 0303 	adc.w	r3, r9, r3
 8004e24:	60fb      	str	r3, [r7, #12]
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	f04f 0300 	mov.w	r3, #0
 8004e2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e32:	4629      	mov	r1, r5
 8004e34:	024b      	lsls	r3, r1, #9
 8004e36:	4621      	mov	r1, r4
 8004e38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e3c:	4621      	mov	r1, r4
 8004e3e:	024a      	lsls	r2, r1, #9
 8004e40:	4610      	mov	r0, r2
 8004e42:	4619      	mov	r1, r3
 8004e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e46:	2200      	movs	r2, #0
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e50:	f7fb f9be 	bl	80001d0 <__aeabi_uldivmod>
 8004e54:	4602      	mov	r2, r0
 8004e56:	460b      	mov	r3, r1
 8004e58:	4613      	mov	r3, r2
 8004e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e5c:	e058      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e5e:	4b38      	ldr	r3, [pc, #224]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	099b      	lsrs	r3, r3, #6
 8004e64:	2200      	movs	r2, #0
 8004e66:	4618      	mov	r0, r3
 8004e68:	4611      	mov	r1, r2
 8004e6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e6e:	623b      	str	r3, [r7, #32]
 8004e70:	2300      	movs	r3, #0
 8004e72:	627b      	str	r3, [r7, #36]	; 0x24
 8004e74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004e78:	4642      	mov	r2, r8
 8004e7a:	464b      	mov	r3, r9
 8004e7c:	f04f 0000 	mov.w	r0, #0
 8004e80:	f04f 0100 	mov.w	r1, #0
 8004e84:	0159      	lsls	r1, r3, #5
 8004e86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e8a:	0150      	lsls	r0, r2, #5
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4641      	mov	r1, r8
 8004e92:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e96:	4649      	mov	r1, r9
 8004e98:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e9c:	f04f 0200 	mov.w	r2, #0
 8004ea0:	f04f 0300 	mov.w	r3, #0
 8004ea4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ea8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004eac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004eb0:	ebb2 040a 	subs.w	r4, r2, sl
 8004eb4:	eb63 050b 	sbc.w	r5, r3, fp
 8004eb8:	f04f 0200 	mov.w	r2, #0
 8004ebc:	f04f 0300 	mov.w	r3, #0
 8004ec0:	00eb      	lsls	r3, r5, #3
 8004ec2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ec6:	00e2      	lsls	r2, r4, #3
 8004ec8:	4614      	mov	r4, r2
 8004eca:	461d      	mov	r5, r3
 8004ecc:	4643      	mov	r3, r8
 8004ece:	18e3      	adds	r3, r4, r3
 8004ed0:	603b      	str	r3, [r7, #0]
 8004ed2:	464b      	mov	r3, r9
 8004ed4:	eb45 0303 	adc.w	r3, r5, r3
 8004ed8:	607b      	str	r3, [r7, #4]
 8004eda:	f04f 0200 	mov.w	r2, #0
 8004ede:	f04f 0300 	mov.w	r3, #0
 8004ee2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ee6:	4629      	mov	r1, r5
 8004ee8:	028b      	lsls	r3, r1, #10
 8004eea:	4621      	mov	r1, r4
 8004eec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ef0:	4621      	mov	r1, r4
 8004ef2:	028a      	lsls	r2, r1, #10
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004efa:	2200      	movs	r2, #0
 8004efc:	61bb      	str	r3, [r7, #24]
 8004efe:	61fa      	str	r2, [r7, #28]
 8004f00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f04:	f7fb f964 	bl	80001d0 <__aeabi_uldivmod>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f10:	4b0b      	ldr	r3, [pc, #44]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	0c1b      	lsrs	r3, r3, #16
 8004f16:	f003 0303 	and.w	r3, r3, #3
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	005b      	lsls	r3, r3, #1
 8004f1e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004f20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f2a:	e002      	b.n	8004f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f2c:	4b05      	ldr	r3, [pc, #20]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f2e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3750      	adds	r7, #80	; 0x50
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f3e:	bf00      	nop
 8004f40:	40023800 	.word	0x40023800
 8004f44:	00f42400 	.word	0x00f42400
 8004f48:	007a1200 	.word	0x007a1200

08004f4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f50:	4b03      	ldr	r3, [pc, #12]	; (8004f60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f52:	681b      	ldr	r3, [r3, #0]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	2000000c 	.word	0x2000000c

08004f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f68:	f7ff fff0 	bl	8004f4c <HAL_RCC_GetHCLKFreq>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	4b05      	ldr	r3, [pc, #20]	; (8004f84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	0a9b      	lsrs	r3, r3, #10
 8004f74:	f003 0307 	and.w	r3, r3, #7
 8004f78:	4903      	ldr	r1, [pc, #12]	; (8004f88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f7a:	5ccb      	ldrb	r3, [r1, r3]
 8004f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	40023800 	.word	0x40023800
 8004f88:	0800cf0c 	.word	0x0800cf0c

08004f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f90:	f7ff ffdc 	bl	8004f4c <HAL_RCC_GetHCLKFreq>
 8004f94:	4602      	mov	r2, r0
 8004f96:	4b05      	ldr	r3, [pc, #20]	; (8004fac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	0b5b      	lsrs	r3, r3, #13
 8004f9c:	f003 0307 	and.w	r3, r3, #7
 8004fa0:	4903      	ldr	r1, [pc, #12]	; (8004fb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fa2:	5ccb      	ldrb	r3, [r1, r3]
 8004fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	40023800 	.word	0x40023800
 8004fb0:	0800cf0c 	.word	0x0800cf0c

08004fb4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	220f      	movs	r2, #15
 8004fc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004fc4:	4b12      	ldr	r3, [pc, #72]	; (8005010 <HAL_RCC_GetClockConfig+0x5c>)
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f003 0203 	and.w	r2, r3, #3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004fd0:	4b0f      	ldr	r3, [pc, #60]	; (8005010 <HAL_RCC_GetClockConfig+0x5c>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004fdc:	4b0c      	ldr	r3, [pc, #48]	; (8005010 <HAL_RCC_GetClockConfig+0x5c>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004fe8:	4b09      	ldr	r3, [pc, #36]	; (8005010 <HAL_RCC_GetClockConfig+0x5c>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	08db      	lsrs	r3, r3, #3
 8004fee:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ff6:	4b07      	ldr	r3, [pc, #28]	; (8005014 <HAL_RCC_GetClockConfig+0x60>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0207 	and.w	r2, r3, #7
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	601a      	str	r2, [r3, #0]
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40023800 	.word	0x40023800
 8005014:	40023c00 	.word	0x40023c00

08005018 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b086      	sub	sp, #24
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	2b00      	cmp	r3, #0
 8005032:	d105      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800503c:	2b00      	cmp	r3, #0
 800503e:	d035      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005040:	4b62      	ldr	r3, [pc, #392]	; (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005042:	2200      	movs	r2, #0
 8005044:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005046:	f7fc fc05 	bl	8001854 <HAL_GetTick>
 800504a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800504c:	e008      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800504e:	f7fc fc01 	bl	8001854 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d901      	bls.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e0b0      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005060:	4b5b      	ldr	r3, [pc, #364]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1f0      	bne.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	019a      	lsls	r2, r3, #6
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	071b      	lsls	r3, r3, #28
 8005078:	4955      	ldr	r1, [pc, #340]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800507a:	4313      	orrs	r3, r2
 800507c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005080:	4b52      	ldr	r3, [pc, #328]	; (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005082:	2201      	movs	r2, #1
 8005084:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005086:	f7fc fbe5 	bl	8001854 <HAL_GetTick>
 800508a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800508c:	e008      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800508e:	f7fc fbe1 	bl	8001854 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	2b02      	cmp	r3, #2
 800509a:	d901      	bls.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e090      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050a0:	4b4b      	ldr	r3, [pc, #300]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d0f0      	beq.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f000 8083 	beq.w	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80050ba:	2300      	movs	r3, #0
 80050bc:	60fb      	str	r3, [r7, #12]
 80050be:	4b44      	ldr	r3, [pc, #272]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	4a43      	ldr	r2, [pc, #268]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050c8:	6413      	str	r3, [r2, #64]	; 0x40
 80050ca:	4b41      	ldr	r3, [pc, #260]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050d2:	60fb      	str	r3, [r7, #12]
 80050d4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80050d6:	4b3f      	ldr	r3, [pc, #252]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a3e      	ldr	r2, [pc, #248]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050e0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050e2:	f7fc fbb7 	bl	8001854 <HAL_GetTick>
 80050e6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80050e8:	e008      	b.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80050ea:	f7fc fbb3 	bl	8001854 <HAL_GetTick>
 80050ee:	4602      	mov	r2, r0
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d901      	bls.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	e062      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80050fc:	4b35      	ldr	r3, [pc, #212]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005104:	2b00      	cmp	r3, #0
 8005106:	d0f0      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005108:	4b31      	ldr	r3, [pc, #196]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800510a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800510c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005110:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d02f      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	429a      	cmp	r2, r3
 8005124:	d028      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005126:	4b2a      	ldr	r3, [pc, #168]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800512e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005130:	4b29      	ldr	r3, [pc, #164]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005132:	2201      	movs	r2, #1
 8005134:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005136:	4b28      	ldr	r3, [pc, #160]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005138:	2200      	movs	r2, #0
 800513a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800513c:	4a24      	ldr	r2, [pc, #144]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005142:	4b23      	ldr	r3, [pc, #140]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b01      	cmp	r3, #1
 800514c:	d114      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800514e:	f7fc fb81 	bl	8001854 <HAL_GetTick>
 8005152:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005154:	e00a      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005156:	f7fc fb7d 	bl	8001854 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	f241 3288 	movw	r2, #5000	; 0x1388
 8005164:	4293      	cmp	r3, r2
 8005166:	d901      	bls.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e02a      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800516c:	4b18      	ldr	r3, [pc, #96]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800516e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0ee      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005180:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005184:	d10d      	bne.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005186:	4b12      	ldr	r3, [pc, #72]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005196:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800519a:	490d      	ldr	r1, [pc, #52]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800519c:	4313      	orrs	r3, r2
 800519e:	608b      	str	r3, [r1, #8]
 80051a0:	e005      	b.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x196>
 80051a2:	4b0b      	ldr	r3, [pc, #44]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	4a0a      	ldr	r2, [pc, #40]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80051ac:	6093      	str	r3, [r2, #8]
 80051ae:	4b08      	ldr	r3, [pc, #32]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051ba:	4905      	ldr	r1, [pc, #20]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3718      	adds	r7, #24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	42470068 	.word	0x42470068
 80051d0:	40023800 	.word	0x40023800
 80051d4:	40007000 	.word	0x40007000
 80051d8:	42470e40 	.word	0x42470e40

080051dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80051dc:	b480      	push	{r7}
 80051de:	b087      	sub	sp, #28
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d13e      	bne.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80051fa:	4b23      	ldr	r3, [pc, #140]	; (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005202:	60fb      	str	r3, [r7, #12]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d12f      	bne.n	8005270 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005210:	4b1e      	ldr	r3, [pc, #120]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005212:	617b      	str	r3, [r7, #20]
          break;
 8005214:	e02f      	b.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005216:	4b1c      	ldr	r3, [pc, #112]	; (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800521e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005222:	d108      	bne.n	8005236 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005224:	4b18      	ldr	r3, [pc, #96]	; (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800522c:	4a18      	ldr	r2, [pc, #96]	; (8005290 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800522e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	e007      	b.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005236:	4b14      	ldr	r3, [pc, #80]	; (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800523e:	4a15      	ldr	r2, [pc, #84]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005240:	fbb2 f3f3 	udiv	r3, r2, r3
 8005244:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005246:	4b10      	ldr	r3, [pc, #64]	; (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005248:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800524c:	099b      	lsrs	r3, r3, #6
 800524e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	fb02 f303 	mul.w	r3, r2, r3
 8005258:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800525a:	4b0b      	ldr	r3, [pc, #44]	; (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800525c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005260:	0f1b      	lsrs	r3, r3, #28
 8005262:	f003 0307 	and.w	r3, r3, #7
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	fbb2 f3f3 	udiv	r3, r2, r3
 800526c:	617b      	str	r3, [r7, #20]
          break;
 800526e:	e002      	b.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	617b      	str	r3, [r7, #20]
          break;
 8005274:	bf00      	nop
        }
      }
      break;
 8005276:	bf00      	nop
    }
  }
  return frequency;
 8005278:	697b      	ldr	r3, [r7, #20]
}
 800527a:	4618      	mov	r0, r3
 800527c:	371c      	adds	r7, #28
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	40023800 	.word	0x40023800
 800528c:	00bb8000 	.word	0x00bb8000
 8005290:	007a1200 	.word	0x007a1200
 8005294:	00f42400 	.word	0x00f42400

08005298 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e07b      	b.n	80053a2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d108      	bne.n	80052c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052ba:	d009      	beq.n	80052d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	61da      	str	r2, [r3, #28]
 80052c2:	e005      	b.n	80052d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d106      	bne.n	80052f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f7fc f89e 	bl	800142c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2202      	movs	r2, #2
 80052f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005306:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005318:	431a      	orrs	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	431a      	orrs	r2, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005340:	431a      	orrs	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800534a:	431a      	orrs	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005354:	ea42 0103 	orr.w	r1, r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800535c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	430a      	orrs	r2, r1
 8005366:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	0c1b      	lsrs	r3, r3, #16
 800536e:	f003 0104 	and.w	r1, r3, #4
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005376:	f003 0210 	and.w	r2, r3, #16
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	430a      	orrs	r2, r1
 8005380:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	69da      	ldr	r2, [r3, #28]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005390:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3708      	adds	r7, #8
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b088      	sub	sp, #32
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	60f8      	str	r0, [r7, #12]
 80053b2:	60b9      	str	r1, [r7, #8]
 80053b4:	603b      	str	r3, [r7, #0]
 80053b6:	4613      	mov	r3, r2
 80053b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053ba:	2300      	movs	r3, #0
 80053bc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d101      	bne.n	80053cc <HAL_SPI_Transmit+0x22>
 80053c8:	2302      	movs	r3, #2
 80053ca:	e126      	b.n	800561a <HAL_SPI_Transmit+0x270>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053d4:	f7fc fa3e 	bl	8001854 <HAL_GetTick>
 80053d8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80053da:	88fb      	ldrh	r3, [r7, #6]
 80053dc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d002      	beq.n	80053f0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80053ea:	2302      	movs	r3, #2
 80053ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053ee:	e10b      	b.n	8005608 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <HAL_SPI_Transmit+0x52>
 80053f6:	88fb      	ldrh	r3, [r7, #6]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d102      	bne.n	8005402 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005400:	e102      	b.n	8005608 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2203      	movs	r2, #3
 8005406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	88fa      	ldrh	r2, [r7, #6]
 800541a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	88fa      	ldrh	r2, [r7, #6]
 8005420:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005448:	d10f      	bne.n	800546a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005458:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005468:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005474:	2b40      	cmp	r3, #64	; 0x40
 8005476:	d007      	beq.n	8005488 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005486:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005490:	d14b      	bne.n	800552a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d002      	beq.n	80054a0 <HAL_SPI_Transmit+0xf6>
 800549a:	8afb      	ldrh	r3, [r7, #22]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d13e      	bne.n	800551e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a4:	881a      	ldrh	r2, [r3, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b0:	1c9a      	adds	r2, r3, #2
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054c4:	e02b      	b.n	800551e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d112      	bne.n	80054fa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d8:	881a      	ldrh	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e4:	1c9a      	adds	r2, r3, #2
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80054f8:	e011      	b.n	800551e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054fa:	f7fc f9ab 	bl	8001854 <HAL_GetTick>
 80054fe:	4602      	mov	r2, r0
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d803      	bhi.n	8005512 <HAL_SPI_Transmit+0x168>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005510:	d102      	bne.n	8005518 <HAL_SPI_Transmit+0x16e>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d102      	bne.n	800551e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800551c:	e074      	b.n	8005608 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005522:	b29b      	uxth	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1ce      	bne.n	80054c6 <HAL_SPI_Transmit+0x11c>
 8005528:	e04c      	b.n	80055c4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d002      	beq.n	8005538 <HAL_SPI_Transmit+0x18e>
 8005532:	8afb      	ldrh	r3, [r7, #22]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d140      	bne.n	80055ba <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	330c      	adds	r3, #12
 8005542:	7812      	ldrb	r2, [r2, #0]
 8005544:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800554a:	1c5a      	adds	r2, r3, #1
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005554:	b29b      	uxth	r3, r3
 8005556:	3b01      	subs	r3, #1
 8005558:	b29a      	uxth	r2, r3
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800555e:	e02c      	b.n	80055ba <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	f003 0302 	and.w	r3, r3, #2
 800556a:	2b02      	cmp	r3, #2
 800556c:	d113      	bne.n	8005596 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	330c      	adds	r3, #12
 8005578:	7812      	ldrb	r2, [r2, #0]
 800557a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005580:	1c5a      	adds	r2, r3, #1
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800558a:	b29b      	uxth	r3, r3
 800558c:	3b01      	subs	r3, #1
 800558e:	b29a      	uxth	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	86da      	strh	r2, [r3, #54]	; 0x36
 8005594:	e011      	b.n	80055ba <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005596:	f7fc f95d 	bl	8001854 <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d803      	bhi.n	80055ae <HAL_SPI_Transmit+0x204>
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ac:	d102      	bne.n	80055b4 <HAL_SPI_Transmit+0x20a>
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d102      	bne.n	80055ba <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055b8:	e026      	b.n	8005608 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055be:	b29b      	uxth	r3, r3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d1cd      	bne.n	8005560 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	6839      	ldr	r1, [r7, #0]
 80055c8:	68f8      	ldr	r0, [r7, #12]
 80055ca:	f000 fbcb 	bl	8005d64 <SPI_EndRxTxTransaction>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2220      	movs	r2, #32
 80055d8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d10a      	bne.n	80055f8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055e2:	2300      	movs	r3, #0
 80055e4:	613b      	str	r3, [r7, #16]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	613b      	str	r3, [r7, #16]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	613b      	str	r3, [r7, #16]
 80055f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d002      	beq.n	8005606 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	77fb      	strb	r3, [r7, #31]
 8005604:	e000      	b.n	8005608 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005606:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005618:	7ffb      	ldrb	r3, [r7, #31]
}
 800561a:	4618      	mov	r0, r3
 800561c:	3720      	adds	r7, #32
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005622:	b580      	push	{r7, lr}
 8005624:	b088      	sub	sp, #32
 8005626:	af02      	add	r7, sp, #8
 8005628:	60f8      	str	r0, [r7, #12]
 800562a:	60b9      	str	r1, [r7, #8]
 800562c:	603b      	str	r3, [r7, #0]
 800562e:	4613      	mov	r3, r2
 8005630:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800563e:	d112      	bne.n	8005666 <HAL_SPI_Receive+0x44>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10e      	bne.n	8005666 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2204      	movs	r2, #4
 800564c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005650:	88fa      	ldrh	r2, [r7, #6]
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	9300      	str	r3, [sp, #0]
 8005656:	4613      	mov	r3, r2
 8005658:	68ba      	ldr	r2, [r7, #8]
 800565a:	68b9      	ldr	r1, [r7, #8]
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f000 f8f1 	bl	8005844 <HAL_SPI_TransmitReceive>
 8005662:	4603      	mov	r3, r0
 8005664:	e0ea      	b.n	800583c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_SPI_Receive+0x52>
 8005670:	2302      	movs	r3, #2
 8005672:	e0e3      	b.n	800583c <HAL_SPI_Receive+0x21a>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800567c:	f7fc f8ea 	bl	8001854 <HAL_GetTick>
 8005680:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005688:	b2db      	uxtb	r3, r3
 800568a:	2b01      	cmp	r3, #1
 800568c:	d002      	beq.n	8005694 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800568e:	2302      	movs	r3, #2
 8005690:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005692:	e0ca      	b.n	800582a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_SPI_Receive+0x7e>
 800569a:	88fb      	ldrh	r3, [r7, #6]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d102      	bne.n	80056a6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056a4:	e0c1      	b.n	800582a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2204      	movs	r2, #4
 80056aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	88fa      	ldrh	r2, [r7, #6]
 80056be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	88fa      	ldrh	r2, [r7, #6]
 80056c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2200      	movs	r2, #0
 80056dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056ec:	d10f      	bne.n	800570e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800570c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005718:	2b40      	cmp	r3, #64	; 0x40
 800571a:	d007      	beq.n	800572c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800572a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d162      	bne.n	80057fa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005734:	e02e      	b.n	8005794 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f003 0301 	and.w	r3, r3, #1
 8005740:	2b01      	cmp	r3, #1
 8005742:	d115      	bne.n	8005770 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f103 020c 	add.w	r2, r3, #12
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005750:	7812      	ldrb	r2, [r2, #0]
 8005752:	b2d2      	uxtb	r2, r2
 8005754:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005764:	b29b      	uxth	r3, r3
 8005766:	3b01      	subs	r3, #1
 8005768:	b29a      	uxth	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800576e:	e011      	b.n	8005794 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005770:	f7fc f870 	bl	8001854 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	429a      	cmp	r2, r3
 800577e:	d803      	bhi.n	8005788 <HAL_SPI_Receive+0x166>
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005786:	d102      	bne.n	800578e <HAL_SPI_Receive+0x16c>
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d102      	bne.n	8005794 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005792:	e04a      	b.n	800582a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005798:	b29b      	uxth	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1cb      	bne.n	8005736 <HAL_SPI_Receive+0x114>
 800579e:	e031      	b.n	8005804 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d113      	bne.n	80057d6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68da      	ldr	r2, [r3, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b8:	b292      	uxth	r2, r2
 80057ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	1c9a      	adds	r2, r3, #2
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	3b01      	subs	r3, #1
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057d4:	e011      	b.n	80057fa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057d6:	f7fc f83d 	bl	8001854 <HAL_GetTick>
 80057da:	4602      	mov	r2, r0
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d803      	bhi.n	80057ee <HAL_SPI_Receive+0x1cc>
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ec:	d102      	bne.n	80057f4 <HAL_SPI_Receive+0x1d2>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d102      	bne.n	80057fa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80057f8:	e017      	b.n	800582a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057fe:	b29b      	uxth	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1cd      	bne.n	80057a0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	6839      	ldr	r1, [r7, #0]
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 fa45 	bl	8005c98 <SPI_EndRxTransaction>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d002      	beq.n	800581a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2220      	movs	r2, #32
 8005818:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	75fb      	strb	r3, [r7, #23]
 8005826:	e000      	b.n	800582a <HAL_SPI_Receive+0x208>
  }

error :
 8005828:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800583a:	7dfb      	ldrb	r3, [r7, #23]
}
 800583c:	4618      	mov	r0, r3
 800583e:	3718      	adds	r7, #24
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08c      	sub	sp, #48	; 0x30
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
 8005850:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005852:	2301      	movs	r3, #1
 8005854:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005856:	2300      	movs	r3, #0
 8005858:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005862:	2b01      	cmp	r3, #1
 8005864:	d101      	bne.n	800586a <HAL_SPI_TransmitReceive+0x26>
 8005866:	2302      	movs	r3, #2
 8005868:	e18a      	b.n	8005b80 <HAL_SPI_TransmitReceive+0x33c>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005872:	f7fb ffef 	bl	8001854 <HAL_GetTick>
 8005876:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800587e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005888:	887b      	ldrh	r3, [r7, #2]
 800588a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800588c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005890:	2b01      	cmp	r3, #1
 8005892:	d00f      	beq.n	80058b4 <HAL_SPI_TransmitReceive+0x70>
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800589a:	d107      	bne.n	80058ac <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d103      	bne.n	80058ac <HAL_SPI_TransmitReceive+0x68>
 80058a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80058a8:	2b04      	cmp	r3, #4
 80058aa:	d003      	beq.n	80058b4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80058ac:	2302      	movs	r3, #2
 80058ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80058b2:	e15b      	b.n	8005b6c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d005      	beq.n	80058c6 <HAL_SPI_TransmitReceive+0x82>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d002      	beq.n	80058c6 <HAL_SPI_TransmitReceive+0x82>
 80058c0:	887b      	ldrh	r3, [r7, #2]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d103      	bne.n	80058ce <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80058cc:	e14e      	b.n	8005b6c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b04      	cmp	r3, #4
 80058d8:	d003      	beq.n	80058e2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2205      	movs	r2, #5
 80058de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	887a      	ldrh	r2, [r7, #2]
 80058f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	887a      	ldrh	r2, [r7, #2]
 80058f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	887a      	ldrh	r2, [r7, #2]
 8005904:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	887a      	ldrh	r2, [r7, #2]
 800590a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005922:	2b40      	cmp	r3, #64	; 0x40
 8005924:	d007      	beq.n	8005936 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005934:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800593e:	d178      	bne.n	8005a32 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <HAL_SPI_TransmitReceive+0x10a>
 8005948:	8b7b      	ldrh	r3, [r7, #26]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d166      	bne.n	8005a1c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005952:	881a      	ldrh	r2, [r3, #0]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595e:	1c9a      	adds	r2, r3, #2
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005968:	b29b      	uxth	r3, r3
 800596a:	3b01      	subs	r3, #1
 800596c:	b29a      	uxth	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005972:	e053      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b02      	cmp	r3, #2
 8005980:	d11b      	bne.n	80059ba <HAL_SPI_TransmitReceive+0x176>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005986:	b29b      	uxth	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d016      	beq.n	80059ba <HAL_SPI_TransmitReceive+0x176>
 800598c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598e:	2b01      	cmp	r3, #1
 8005990:	d113      	bne.n	80059ba <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005996:	881a      	ldrh	r2, [r3, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a2:	1c9a      	adds	r2, r3, #2
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	3b01      	subs	r3, #1
 80059b0:	b29a      	uxth	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059b6:	2300      	movs	r3, #0
 80059b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d119      	bne.n	80059fc <HAL_SPI_TransmitReceive+0x1b8>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d014      	beq.n	80059fc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059dc:	b292      	uxth	r2, r2
 80059de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e4:	1c9a      	adds	r2, r3, #2
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059f8:	2301      	movs	r3, #1
 80059fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80059fc:	f7fb ff2a 	bl	8001854 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d807      	bhi.n	8005a1c <HAL_SPI_TransmitReceive+0x1d8>
 8005a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a12:	d003      	beq.n	8005a1c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a1a:	e0a7      	b.n	8005b6c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1a6      	bne.n	8005974 <HAL_SPI_TransmitReceive+0x130>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1a1      	bne.n	8005974 <HAL_SPI_TransmitReceive+0x130>
 8005a30:	e07c      	b.n	8005b2c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d002      	beq.n	8005a40 <HAL_SPI_TransmitReceive+0x1fc>
 8005a3a:	8b7b      	ldrh	r3, [r7, #26]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d16b      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	330c      	adds	r3, #12
 8005a4a:	7812      	ldrb	r2, [r2, #0]
 8005a4c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a66:	e057      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f003 0302 	and.w	r3, r3, #2
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d11c      	bne.n	8005ab0 <HAL_SPI_TransmitReceive+0x26c>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d017      	beq.n	8005ab0 <HAL_SPI_TransmitReceive+0x26c>
 8005a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d114      	bne.n	8005ab0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	330c      	adds	r3, #12
 8005a90:	7812      	ldrb	r2, [r2, #0]
 8005a92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d119      	bne.n	8005af2 <HAL_SPI_TransmitReceive+0x2ae>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d014      	beq.n	8005af2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad2:	b2d2      	uxtb	r2, r2
 8005ad4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ada:	1c5a      	adds	r2, r3, #1
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005aee:	2301      	movs	r3, #1
 8005af0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005af2:	f7fb feaf 	bl	8001854 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d803      	bhi.n	8005b0a <HAL_SPI_TransmitReceive+0x2c6>
 8005b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b08:	d102      	bne.n	8005b10 <HAL_SPI_TransmitReceive+0x2cc>
 8005b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d103      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b16:	e029      	b.n	8005b6c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1a2      	bne.n	8005a68 <HAL_SPI_TransmitReceive+0x224>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d19d      	bne.n	8005a68 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b2e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f000 f917 	bl	8005d64 <SPI_EndRxTxTransaction>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d006      	beq.n	8005b4a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2220      	movs	r2, #32
 8005b46:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005b48:	e010      	b.n	8005b6c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10b      	bne.n	8005b6a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b52:	2300      	movs	r3, #0
 8005b54:	617b      	str	r3, [r7, #20]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	617b      	str	r3, [r7, #20]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	617b      	str	r3, [r7, #20]
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	e000      	b.n	8005b6c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005b6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3730      	adds	r7, #48	; 0x30
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b088      	sub	sp, #32
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	603b      	str	r3, [r7, #0]
 8005b94:	4613      	mov	r3, r2
 8005b96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b98:	f7fb fe5c 	bl	8001854 <HAL_GetTick>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba0:	1a9b      	subs	r3, r3, r2
 8005ba2:	683a      	ldr	r2, [r7, #0]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ba8:	f7fb fe54 	bl	8001854 <HAL_GetTick>
 8005bac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bae:	4b39      	ldr	r3, [pc, #228]	; (8005c94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	015b      	lsls	r3, r3, #5
 8005bb4:	0d1b      	lsrs	r3, r3, #20
 8005bb6:	69fa      	ldr	r2, [r7, #28]
 8005bb8:	fb02 f303 	mul.w	r3, r2, r3
 8005bbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bbe:	e054      	b.n	8005c6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc6:	d050      	beq.n	8005c6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bc8:	f7fb fe44 	bl	8001854 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	69fa      	ldr	r2, [r7, #28]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d902      	bls.n	8005bde <SPI_WaitFlagStateUntilTimeout+0x56>
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d13d      	bne.n	8005c5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005bec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bf6:	d111      	bne.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c00:	d004      	beq.n	8005c0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c0a:	d107      	bne.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c24:	d10f      	bne.n	8005c46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e017      	b.n	8005c8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689a      	ldr	r2, [r3, #8]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	4013      	ands	r3, r2
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	bf0c      	ite	eq
 8005c7a:	2301      	moveq	r3, #1
 8005c7c:	2300      	movne	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	461a      	mov	r2, r3
 8005c82:	79fb      	ldrb	r3, [r7, #7]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d19b      	bne.n	8005bc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3720      	adds	r7, #32
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	2000000c 	.word	0x2000000c

08005c98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af02      	add	r7, sp, #8
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cac:	d111      	bne.n	8005cd2 <SPI_EndRxTransaction+0x3a>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cb6:	d004      	beq.n	8005cc2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cc0:	d107      	bne.n	8005cd2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cd0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cda:	d12a      	bne.n	8005d32 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ce4:	d012      	beq.n	8005d0c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	9300      	str	r3, [sp, #0]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	2200      	movs	r2, #0
 8005cee:	2180      	movs	r1, #128	; 0x80
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f7ff ff49 	bl	8005b88 <SPI_WaitFlagStateUntilTimeout>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d02d      	beq.n	8005d58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d00:	f043 0220 	orr.w	r2, r3, #32
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e026      	b.n	8005d5a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2200      	movs	r2, #0
 8005d14:	2101      	movs	r1, #1
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f7ff ff36 	bl	8005b88 <SPI_WaitFlagStateUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d01a      	beq.n	8005d58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d26:	f043 0220 	orr.w	r2, r3, #32
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e013      	b.n	8005d5a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2101      	movs	r1, #1
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f7ff ff23 	bl	8005b88 <SPI_WaitFlagStateUntilTimeout>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d007      	beq.n	8005d58 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d4c:	f043 0220 	orr.w	r2, r3, #32
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e000      	b.n	8005d5a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
	...

08005d64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b088      	sub	sp, #32
 8005d68:	af02      	add	r7, sp, #8
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d70:	4b1b      	ldr	r3, [pc, #108]	; (8005de0 <SPI_EndRxTxTransaction+0x7c>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a1b      	ldr	r2, [pc, #108]	; (8005de4 <SPI_EndRxTxTransaction+0x80>)
 8005d76:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7a:	0d5b      	lsrs	r3, r3, #21
 8005d7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005d80:	fb02 f303 	mul.w	r3, r2, r3
 8005d84:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d8e:	d112      	bne.n	8005db6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2200      	movs	r2, #0
 8005d98:	2180      	movs	r1, #128	; 0x80
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f7ff fef4 	bl	8005b88 <SPI_WaitFlagStateUntilTimeout>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d016      	beq.n	8005dd4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005daa:	f043 0220 	orr.w	r2, r3, #32
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e00f      	b.n	8005dd6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00a      	beq.n	8005dd2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dcc:	2b80      	cmp	r3, #128	; 0x80
 8005dce:	d0f2      	beq.n	8005db6 <SPI_EndRxTxTransaction+0x52>
 8005dd0:	e000      	b.n	8005dd4 <SPI_EndRxTxTransaction+0x70>
        break;
 8005dd2:	bf00      	nop
  }

  return HAL_OK;
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3718      	adds	r7, #24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	2000000c 	.word	0x2000000c
 8005de4:	165e9f81 	.word	0x165e9f81

08005de8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e041      	b.n	8005e7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d106      	bne.n	8005e14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 f839 	bl	8005e86 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2202      	movs	r2, #2
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3304      	adds	r3, #4
 8005e24:	4619      	mov	r1, r3
 8005e26:	4610      	mov	r0, r2
 8005e28:	f000 f9d8 	bl	80061dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e7c:	2300      	movs	r3, #0
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}

08005e86 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b083      	sub	sp, #12
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005e8e:	bf00      	nop
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
	...

08005e9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d001      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e04e      	b.n	8005f52 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68da      	ldr	r2, [r3, #12]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f042 0201 	orr.w	r2, r2, #1
 8005eca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a23      	ldr	r2, [pc, #140]	; (8005f60 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d022      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0x80>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ede:	d01d      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0x80>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a1f      	ldr	r2, [pc, #124]	; (8005f64 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d018      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0x80>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a1e      	ldr	r2, [pc, #120]	; (8005f68 <HAL_TIM_Base_Start_IT+0xcc>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d013      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0x80>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a1c      	ldr	r2, [pc, #112]	; (8005f6c <HAL_TIM_Base_Start_IT+0xd0>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d00e      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0x80>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a1b      	ldr	r2, [pc, #108]	; (8005f70 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d009      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0x80>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a19      	ldr	r2, [pc, #100]	; (8005f74 <HAL_TIM_Base_Start_IT+0xd8>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d004      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0x80>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a18      	ldr	r2, [pc, #96]	; (8005f78 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d111      	bne.n	8005f40 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f003 0307 	and.w	r3, r3, #7
 8005f26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2b06      	cmp	r3, #6
 8005f2c:	d010      	beq.n	8005f50 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f042 0201 	orr.w	r2, r2, #1
 8005f3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f3e:	e007      	b.n	8005f50 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f042 0201 	orr.w	r2, r2, #1
 8005f4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3714      	adds	r7, #20
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	40010000 	.word	0x40010000
 8005f64:	40000400 	.word	0x40000400
 8005f68:	40000800 	.word	0x40000800
 8005f6c:	40000c00 	.word	0x40000c00
 8005f70:	40010400 	.word	0x40010400
 8005f74:	40014000 	.word	0x40014000
 8005f78:	40001800 	.word	0x40001800

08005f7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	f003 0302 	and.w	r3, r3, #2
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d122      	bne.n	8005fd8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	f003 0302 	and.w	r3, r3, #2
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d11b      	bne.n	8005fd8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f06f 0202 	mvn.w	r2, #2
 8005fa8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	f003 0303 	and.w	r3, r3, #3
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d003      	beq.n	8005fc6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 f8ee 	bl	80061a0 <HAL_TIM_IC_CaptureCallback>
 8005fc4:	e005      	b.n	8005fd2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 f8e0 	bl	800618c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 f8f1 	bl	80061b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	2b04      	cmp	r3, #4
 8005fe4:	d122      	bne.n	800602c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	f003 0304 	and.w	r3, r3, #4
 8005ff0:	2b04      	cmp	r3, #4
 8005ff2:	d11b      	bne.n	800602c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0204 	mvn.w	r2, #4
 8005ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2202      	movs	r2, #2
 8006002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f8c4 	bl	80061a0 <HAL_TIM_IC_CaptureCallback>
 8006018:	e005      	b.n	8006026 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f8b6 	bl	800618c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 f8c7 	bl	80061b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	f003 0308 	and.w	r3, r3, #8
 8006036:	2b08      	cmp	r3, #8
 8006038:	d122      	bne.n	8006080 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	f003 0308 	and.w	r3, r3, #8
 8006044:	2b08      	cmp	r3, #8
 8006046:	d11b      	bne.n	8006080 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f06f 0208 	mvn.w	r2, #8
 8006050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2204      	movs	r2, #4
 8006056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	f003 0303 	and.w	r3, r3, #3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f89a 	bl	80061a0 <HAL_TIM_IC_CaptureCallback>
 800606c:	e005      	b.n	800607a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f88c 	bl	800618c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 f89d 	bl	80061b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f003 0310 	and.w	r3, r3, #16
 800608a:	2b10      	cmp	r3, #16
 800608c:	d122      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	f003 0310 	and.w	r3, r3, #16
 8006098:	2b10      	cmp	r3, #16
 800609a:	d11b      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f06f 0210 	mvn.w	r2, #16
 80060a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2208      	movs	r2, #8
 80060aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 f870 	bl	80061a0 <HAL_TIM_IC_CaptureCallback>
 80060c0:	e005      	b.n	80060ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 f862 	bl	800618c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 f873 	bl	80061b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d10e      	bne.n	8006100 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d107      	bne.n	8006100 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f06f 0201 	mvn.w	r2, #1
 80060f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fa fe66 	bl	8000dcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800610a:	2b80      	cmp	r3, #128	; 0x80
 800610c:	d10e      	bne.n	800612c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006118:	2b80      	cmp	r3, #128	; 0x80
 800611a:	d107      	bne.n	800612c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f902 	bl	8006330 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006136:	2b40      	cmp	r3, #64	; 0x40
 8006138:	d10e      	bne.n	8006158 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006144:	2b40      	cmp	r3, #64	; 0x40
 8006146:	d107      	bne.n	8006158 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f838 	bl	80061c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	f003 0320 	and.w	r3, r3, #32
 8006162:	2b20      	cmp	r3, #32
 8006164:	d10e      	bne.n	8006184 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b20      	cmp	r3, #32
 8006172:	d107      	bne.n	8006184 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f06f 0220 	mvn.w	r2, #32
 800617c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f8cc 	bl	800631c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006184:	bf00      	nop
 8006186:	3708      	adds	r7, #8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061bc:	bf00      	nop
 80061be:	370c      	adds	r7, #12
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061d0:	bf00      	nop
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a40      	ldr	r2, [pc, #256]	; (80062f0 <TIM_Base_SetConfig+0x114>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d013      	beq.n	800621c <TIM_Base_SetConfig+0x40>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061fa:	d00f      	beq.n	800621c <TIM_Base_SetConfig+0x40>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a3d      	ldr	r2, [pc, #244]	; (80062f4 <TIM_Base_SetConfig+0x118>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d00b      	beq.n	800621c <TIM_Base_SetConfig+0x40>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a3c      	ldr	r2, [pc, #240]	; (80062f8 <TIM_Base_SetConfig+0x11c>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d007      	beq.n	800621c <TIM_Base_SetConfig+0x40>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a3b      	ldr	r2, [pc, #236]	; (80062fc <TIM_Base_SetConfig+0x120>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d003      	beq.n	800621c <TIM_Base_SetConfig+0x40>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a3a      	ldr	r2, [pc, #232]	; (8006300 <TIM_Base_SetConfig+0x124>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d108      	bne.n	800622e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a2f      	ldr	r2, [pc, #188]	; (80062f0 <TIM_Base_SetConfig+0x114>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d02b      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800623c:	d027      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a2c      	ldr	r2, [pc, #176]	; (80062f4 <TIM_Base_SetConfig+0x118>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d023      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a2b      	ldr	r2, [pc, #172]	; (80062f8 <TIM_Base_SetConfig+0x11c>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d01f      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a2a      	ldr	r2, [pc, #168]	; (80062fc <TIM_Base_SetConfig+0x120>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d01b      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a29      	ldr	r2, [pc, #164]	; (8006300 <TIM_Base_SetConfig+0x124>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d017      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a28      	ldr	r2, [pc, #160]	; (8006304 <TIM_Base_SetConfig+0x128>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d013      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a27      	ldr	r2, [pc, #156]	; (8006308 <TIM_Base_SetConfig+0x12c>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d00f      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a26      	ldr	r2, [pc, #152]	; (800630c <TIM_Base_SetConfig+0x130>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d00b      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a25      	ldr	r2, [pc, #148]	; (8006310 <TIM_Base_SetConfig+0x134>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d007      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a24      	ldr	r2, [pc, #144]	; (8006314 <TIM_Base_SetConfig+0x138>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d003      	beq.n	800628e <TIM_Base_SetConfig+0xb2>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a23      	ldr	r2, [pc, #140]	; (8006318 <TIM_Base_SetConfig+0x13c>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d108      	bne.n	80062a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006294:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	689a      	ldr	r2, [r3, #8]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a0a      	ldr	r2, [pc, #40]	; (80062f0 <TIM_Base_SetConfig+0x114>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d003      	beq.n	80062d4 <TIM_Base_SetConfig+0xf8>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a0c      	ldr	r2, [pc, #48]	; (8006300 <TIM_Base_SetConfig+0x124>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d103      	bne.n	80062dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	691a      	ldr	r2, [r3, #16]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	615a      	str	r2, [r3, #20]
}
 80062e2:	bf00      	nop
 80062e4:	3714      	adds	r7, #20
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40010000 	.word	0x40010000
 80062f4:	40000400 	.word	0x40000400
 80062f8:	40000800 	.word	0x40000800
 80062fc:	40000c00 	.word	0x40000c00
 8006300:	40010400 	.word	0x40010400
 8006304:	40014000 	.word	0x40014000
 8006308:	40014400 	.word	0x40014400
 800630c:	40014800 	.word	0x40014800
 8006310:	40001800 	.word	0x40001800
 8006314:	40001c00 	.word	0x40001c00
 8006318:	40002000 	.word	0x40002000

0800631c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e03f      	b.n	80063d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800635c:	b2db      	uxtb	r3, r3
 800635e:	2b00      	cmp	r3, #0
 8006360:	d106      	bne.n	8006370 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f7fb f8dc 	bl	8001528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2224      	movs	r2, #36	; 0x24
 8006374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68da      	ldr	r2, [r3, #12]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006386:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 f929 	bl	80065e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	691a      	ldr	r2, [r3, #16]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800639c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	695a      	ldr	r2, [r3, #20]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68da      	ldr	r2, [r3, #12]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3708      	adds	r7, #8
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b08a      	sub	sp, #40	; 0x28
 80063e2:	af02      	add	r7, sp, #8
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	603b      	str	r3, [r7, #0]
 80063ea:	4613      	mov	r3, r2
 80063ec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b20      	cmp	r3, #32
 80063fc:	d17c      	bne.n	80064f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <HAL_UART_Transmit+0x2c>
 8006404:	88fb      	ldrh	r3, [r7, #6]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e075      	b.n	80064fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_UART_Transmit+0x3e>
 8006418:	2302      	movs	r3, #2
 800641a:	e06e      	b.n	80064fa <HAL_UART_Transmit+0x11c>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2221      	movs	r2, #33	; 0x21
 800642e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006432:	f7fb fa0f 	bl	8001854 <HAL_GetTick>
 8006436:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	88fa      	ldrh	r2, [r7, #6]
 800643c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	88fa      	ldrh	r2, [r7, #6]
 8006442:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800644c:	d108      	bne.n	8006460 <HAL_UART_Transmit+0x82>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d104      	bne.n	8006460 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006456:	2300      	movs	r3, #0
 8006458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	61bb      	str	r3, [r7, #24]
 800645e:	e003      	b.n	8006468 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006464:	2300      	movs	r3, #0
 8006466:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006470:	e02a      	b.n	80064c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2200      	movs	r2, #0
 800647a:	2180      	movs	r1, #128	; 0x80
 800647c:	68f8      	ldr	r0, [r7, #12]
 800647e:	f000 f840 	bl	8006502 <UART_WaitOnFlagUntilTimeout>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d001      	beq.n	800648c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e036      	b.n	80064fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10b      	bne.n	80064aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	881b      	ldrh	r3, [r3, #0]
 8006496:	461a      	mov	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	3302      	adds	r3, #2
 80064a6:	61bb      	str	r3, [r7, #24]
 80064a8:	e007      	b.n	80064ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	781a      	ldrb	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	3301      	adds	r3, #1
 80064b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064be:	b29b      	uxth	r3, r3
 80064c0:	3b01      	subs	r3, #1
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1cf      	bne.n	8006472 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	2200      	movs	r2, #0
 80064da:	2140      	movs	r1, #64	; 0x40
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 f810 	bl	8006502 <UART_WaitOnFlagUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d001      	beq.n	80064ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e006      	b.n	80064fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2220      	movs	r2, #32
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	e000      	b.n	80064fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80064f8:	2302      	movs	r3, #2
  }
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3720      	adds	r7, #32
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b090      	sub	sp, #64	; 0x40
 8006506:	af00      	add	r7, sp, #0
 8006508:	60f8      	str	r0, [r7, #12]
 800650a:	60b9      	str	r1, [r7, #8]
 800650c:	603b      	str	r3, [r7, #0]
 800650e:	4613      	mov	r3, r2
 8006510:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006512:	e050      	b.n	80065b6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006514:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651a:	d04c      	beq.n	80065b6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800651c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800651e:	2b00      	cmp	r3, #0
 8006520:	d007      	beq.n	8006532 <UART_WaitOnFlagUntilTimeout+0x30>
 8006522:	f7fb f997 	bl	8001854 <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800652e:	429a      	cmp	r2, r3
 8006530:	d241      	bcs.n	80065b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	330c      	adds	r3, #12
 8006538:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653c:	e853 3f00 	ldrex	r3, [r3]
 8006540:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006544:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006548:	63fb      	str	r3, [r7, #60]	; 0x3c
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	330c      	adds	r3, #12
 8006550:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006552:	637a      	str	r2, [r7, #52]	; 0x34
 8006554:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006556:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006558:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800655a:	e841 2300 	strex	r3, r2, [r1]
 800655e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1e5      	bne.n	8006532 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3314      	adds	r3, #20
 800656c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	e853 3f00 	ldrex	r3, [r3]
 8006574:	613b      	str	r3, [r7, #16]
   return(result);
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	f023 0301 	bic.w	r3, r3, #1
 800657c:	63bb      	str	r3, [r7, #56]	; 0x38
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	3314      	adds	r3, #20
 8006584:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006586:	623a      	str	r2, [r7, #32]
 8006588:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800658a:	69f9      	ldr	r1, [r7, #28]
 800658c:	6a3a      	ldr	r2, [r7, #32]
 800658e:	e841 2300 	strex	r3, r2, [r1]
 8006592:	61bb      	str	r3, [r7, #24]
   return(result);
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1e5      	bne.n	8006566 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2220      	movs	r2, #32
 80065a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e00f      	b.n	80065d6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	4013      	ands	r3, r2
 80065c0:	68ba      	ldr	r2, [r7, #8]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	bf0c      	ite	eq
 80065c6:	2301      	moveq	r3, #1
 80065c8:	2300      	movne	r3, #0
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	461a      	mov	r2, r3
 80065ce:	79fb      	ldrb	r3, [r7, #7]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d09f      	beq.n	8006514 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3740      	adds	r7, #64	; 0x40
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
	...

080065e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065e4:	b0c0      	sub	sp, #256	; 0x100
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80065f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065fc:	68d9      	ldr	r1, [r3, #12]
 80065fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	ea40 0301 	orr.w	r3, r0, r1
 8006608:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800660a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800660e:	689a      	ldr	r2, [r3, #8]
 8006610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	431a      	orrs	r2, r3
 8006618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	431a      	orrs	r2, r3
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	4313      	orrs	r3, r2
 8006628:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800662c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006638:	f021 010c 	bic.w	r1, r1, #12
 800663c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006646:	430b      	orrs	r3, r1
 8006648:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800664a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800665a:	6999      	ldr	r1, [r3, #24]
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	ea40 0301 	orr.w	r3, r0, r1
 8006666:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800666c:	681a      	ldr	r2, [r3, #0]
 800666e:	4b8f      	ldr	r3, [pc, #572]	; (80068ac <UART_SetConfig+0x2cc>)
 8006670:	429a      	cmp	r2, r3
 8006672:	d005      	beq.n	8006680 <UART_SetConfig+0xa0>
 8006674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	4b8d      	ldr	r3, [pc, #564]	; (80068b0 <UART_SetConfig+0x2d0>)
 800667c:	429a      	cmp	r2, r3
 800667e:	d104      	bne.n	800668a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006680:	f7fe fc84 	bl	8004f8c <HAL_RCC_GetPCLK2Freq>
 8006684:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006688:	e003      	b.n	8006692 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800668a:	f7fe fc6b 	bl	8004f64 <HAL_RCC_GetPCLK1Freq>
 800668e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006696:	69db      	ldr	r3, [r3, #28]
 8006698:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800669c:	f040 810c 	bne.w	80068b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066a4:	2200      	movs	r2, #0
 80066a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80066aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80066ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80066b2:	4622      	mov	r2, r4
 80066b4:	462b      	mov	r3, r5
 80066b6:	1891      	adds	r1, r2, r2
 80066b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80066ba:	415b      	adcs	r3, r3
 80066bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80066be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80066c2:	4621      	mov	r1, r4
 80066c4:	eb12 0801 	adds.w	r8, r2, r1
 80066c8:	4629      	mov	r1, r5
 80066ca:	eb43 0901 	adc.w	r9, r3, r1
 80066ce:	f04f 0200 	mov.w	r2, #0
 80066d2:	f04f 0300 	mov.w	r3, #0
 80066d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066e2:	4690      	mov	r8, r2
 80066e4:	4699      	mov	r9, r3
 80066e6:	4623      	mov	r3, r4
 80066e8:	eb18 0303 	adds.w	r3, r8, r3
 80066ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80066f0:	462b      	mov	r3, r5
 80066f2:	eb49 0303 	adc.w	r3, r9, r3
 80066f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80066fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006706:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800670a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800670e:	460b      	mov	r3, r1
 8006710:	18db      	adds	r3, r3, r3
 8006712:	653b      	str	r3, [r7, #80]	; 0x50
 8006714:	4613      	mov	r3, r2
 8006716:	eb42 0303 	adc.w	r3, r2, r3
 800671a:	657b      	str	r3, [r7, #84]	; 0x54
 800671c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006720:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006724:	f7f9 fd54 	bl	80001d0 <__aeabi_uldivmod>
 8006728:	4602      	mov	r2, r0
 800672a:	460b      	mov	r3, r1
 800672c:	4b61      	ldr	r3, [pc, #388]	; (80068b4 <UART_SetConfig+0x2d4>)
 800672e:	fba3 2302 	umull	r2, r3, r3, r2
 8006732:	095b      	lsrs	r3, r3, #5
 8006734:	011c      	lsls	r4, r3, #4
 8006736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800673a:	2200      	movs	r2, #0
 800673c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006740:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006744:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006748:	4642      	mov	r2, r8
 800674a:	464b      	mov	r3, r9
 800674c:	1891      	adds	r1, r2, r2
 800674e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006750:	415b      	adcs	r3, r3
 8006752:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006754:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006758:	4641      	mov	r1, r8
 800675a:	eb12 0a01 	adds.w	sl, r2, r1
 800675e:	4649      	mov	r1, r9
 8006760:	eb43 0b01 	adc.w	fp, r3, r1
 8006764:	f04f 0200 	mov.w	r2, #0
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006770:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006774:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006778:	4692      	mov	sl, r2
 800677a:	469b      	mov	fp, r3
 800677c:	4643      	mov	r3, r8
 800677e:	eb1a 0303 	adds.w	r3, sl, r3
 8006782:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006786:	464b      	mov	r3, r9
 8006788:	eb4b 0303 	adc.w	r3, fp, r3
 800678c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800679c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80067a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80067a4:	460b      	mov	r3, r1
 80067a6:	18db      	adds	r3, r3, r3
 80067a8:	643b      	str	r3, [r7, #64]	; 0x40
 80067aa:	4613      	mov	r3, r2
 80067ac:	eb42 0303 	adc.w	r3, r2, r3
 80067b0:	647b      	str	r3, [r7, #68]	; 0x44
 80067b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80067b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80067ba:	f7f9 fd09 	bl	80001d0 <__aeabi_uldivmod>
 80067be:	4602      	mov	r2, r0
 80067c0:	460b      	mov	r3, r1
 80067c2:	4611      	mov	r1, r2
 80067c4:	4b3b      	ldr	r3, [pc, #236]	; (80068b4 <UART_SetConfig+0x2d4>)
 80067c6:	fba3 2301 	umull	r2, r3, r3, r1
 80067ca:	095b      	lsrs	r3, r3, #5
 80067cc:	2264      	movs	r2, #100	; 0x64
 80067ce:	fb02 f303 	mul.w	r3, r2, r3
 80067d2:	1acb      	subs	r3, r1, r3
 80067d4:	00db      	lsls	r3, r3, #3
 80067d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80067da:	4b36      	ldr	r3, [pc, #216]	; (80068b4 <UART_SetConfig+0x2d4>)
 80067dc:	fba3 2302 	umull	r2, r3, r3, r2
 80067e0:	095b      	lsrs	r3, r3, #5
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067e8:	441c      	add	r4, r3
 80067ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067ee:	2200      	movs	r2, #0
 80067f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80067f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80067f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80067fc:	4642      	mov	r2, r8
 80067fe:	464b      	mov	r3, r9
 8006800:	1891      	adds	r1, r2, r2
 8006802:	63b9      	str	r1, [r7, #56]	; 0x38
 8006804:	415b      	adcs	r3, r3
 8006806:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006808:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800680c:	4641      	mov	r1, r8
 800680e:	1851      	adds	r1, r2, r1
 8006810:	6339      	str	r1, [r7, #48]	; 0x30
 8006812:	4649      	mov	r1, r9
 8006814:	414b      	adcs	r3, r1
 8006816:	637b      	str	r3, [r7, #52]	; 0x34
 8006818:	f04f 0200 	mov.w	r2, #0
 800681c:	f04f 0300 	mov.w	r3, #0
 8006820:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006824:	4659      	mov	r1, fp
 8006826:	00cb      	lsls	r3, r1, #3
 8006828:	4651      	mov	r1, sl
 800682a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800682e:	4651      	mov	r1, sl
 8006830:	00ca      	lsls	r2, r1, #3
 8006832:	4610      	mov	r0, r2
 8006834:	4619      	mov	r1, r3
 8006836:	4603      	mov	r3, r0
 8006838:	4642      	mov	r2, r8
 800683a:	189b      	adds	r3, r3, r2
 800683c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006840:	464b      	mov	r3, r9
 8006842:	460a      	mov	r2, r1
 8006844:	eb42 0303 	adc.w	r3, r2, r3
 8006848:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800684c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006858:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800685c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006860:	460b      	mov	r3, r1
 8006862:	18db      	adds	r3, r3, r3
 8006864:	62bb      	str	r3, [r7, #40]	; 0x28
 8006866:	4613      	mov	r3, r2
 8006868:	eb42 0303 	adc.w	r3, r2, r3
 800686c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800686e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006872:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006876:	f7f9 fcab 	bl	80001d0 <__aeabi_uldivmod>
 800687a:	4602      	mov	r2, r0
 800687c:	460b      	mov	r3, r1
 800687e:	4b0d      	ldr	r3, [pc, #52]	; (80068b4 <UART_SetConfig+0x2d4>)
 8006880:	fba3 1302 	umull	r1, r3, r3, r2
 8006884:	095b      	lsrs	r3, r3, #5
 8006886:	2164      	movs	r1, #100	; 0x64
 8006888:	fb01 f303 	mul.w	r3, r1, r3
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	00db      	lsls	r3, r3, #3
 8006890:	3332      	adds	r3, #50	; 0x32
 8006892:	4a08      	ldr	r2, [pc, #32]	; (80068b4 <UART_SetConfig+0x2d4>)
 8006894:	fba2 2303 	umull	r2, r3, r2, r3
 8006898:	095b      	lsrs	r3, r3, #5
 800689a:	f003 0207 	and.w	r2, r3, #7
 800689e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4422      	add	r2, r4
 80068a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068a8:	e105      	b.n	8006ab6 <UART_SetConfig+0x4d6>
 80068aa:	bf00      	nop
 80068ac:	40011000 	.word	0x40011000
 80068b0:	40011400 	.word	0x40011400
 80068b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068bc:	2200      	movs	r2, #0
 80068be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80068c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80068c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80068ca:	4642      	mov	r2, r8
 80068cc:	464b      	mov	r3, r9
 80068ce:	1891      	adds	r1, r2, r2
 80068d0:	6239      	str	r1, [r7, #32]
 80068d2:	415b      	adcs	r3, r3
 80068d4:	627b      	str	r3, [r7, #36]	; 0x24
 80068d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068da:	4641      	mov	r1, r8
 80068dc:	1854      	adds	r4, r2, r1
 80068de:	4649      	mov	r1, r9
 80068e0:	eb43 0501 	adc.w	r5, r3, r1
 80068e4:	f04f 0200 	mov.w	r2, #0
 80068e8:	f04f 0300 	mov.w	r3, #0
 80068ec:	00eb      	lsls	r3, r5, #3
 80068ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068f2:	00e2      	lsls	r2, r4, #3
 80068f4:	4614      	mov	r4, r2
 80068f6:	461d      	mov	r5, r3
 80068f8:	4643      	mov	r3, r8
 80068fa:	18e3      	adds	r3, r4, r3
 80068fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006900:	464b      	mov	r3, r9
 8006902:	eb45 0303 	adc.w	r3, r5, r3
 8006906:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800690a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006916:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800691a:	f04f 0200 	mov.w	r2, #0
 800691e:	f04f 0300 	mov.w	r3, #0
 8006922:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006926:	4629      	mov	r1, r5
 8006928:	008b      	lsls	r3, r1, #2
 800692a:	4621      	mov	r1, r4
 800692c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006930:	4621      	mov	r1, r4
 8006932:	008a      	lsls	r2, r1, #2
 8006934:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006938:	f7f9 fc4a 	bl	80001d0 <__aeabi_uldivmod>
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	4b60      	ldr	r3, [pc, #384]	; (8006ac4 <UART_SetConfig+0x4e4>)
 8006942:	fba3 2302 	umull	r2, r3, r3, r2
 8006946:	095b      	lsrs	r3, r3, #5
 8006948:	011c      	lsls	r4, r3, #4
 800694a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800694e:	2200      	movs	r2, #0
 8006950:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006954:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006958:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800695c:	4642      	mov	r2, r8
 800695e:	464b      	mov	r3, r9
 8006960:	1891      	adds	r1, r2, r2
 8006962:	61b9      	str	r1, [r7, #24]
 8006964:	415b      	adcs	r3, r3
 8006966:	61fb      	str	r3, [r7, #28]
 8006968:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800696c:	4641      	mov	r1, r8
 800696e:	1851      	adds	r1, r2, r1
 8006970:	6139      	str	r1, [r7, #16]
 8006972:	4649      	mov	r1, r9
 8006974:	414b      	adcs	r3, r1
 8006976:	617b      	str	r3, [r7, #20]
 8006978:	f04f 0200 	mov.w	r2, #0
 800697c:	f04f 0300 	mov.w	r3, #0
 8006980:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006984:	4659      	mov	r1, fp
 8006986:	00cb      	lsls	r3, r1, #3
 8006988:	4651      	mov	r1, sl
 800698a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800698e:	4651      	mov	r1, sl
 8006990:	00ca      	lsls	r2, r1, #3
 8006992:	4610      	mov	r0, r2
 8006994:	4619      	mov	r1, r3
 8006996:	4603      	mov	r3, r0
 8006998:	4642      	mov	r2, r8
 800699a:	189b      	adds	r3, r3, r2
 800699c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80069a0:	464b      	mov	r3, r9
 80069a2:	460a      	mov	r2, r1
 80069a4:	eb42 0303 	adc.w	r3, r2, r3
 80069a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80069ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80069b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80069b8:	f04f 0200 	mov.w	r2, #0
 80069bc:	f04f 0300 	mov.w	r3, #0
 80069c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80069c4:	4649      	mov	r1, r9
 80069c6:	008b      	lsls	r3, r1, #2
 80069c8:	4641      	mov	r1, r8
 80069ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069ce:	4641      	mov	r1, r8
 80069d0:	008a      	lsls	r2, r1, #2
 80069d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80069d6:	f7f9 fbfb 	bl	80001d0 <__aeabi_uldivmod>
 80069da:	4602      	mov	r2, r0
 80069dc:	460b      	mov	r3, r1
 80069de:	4b39      	ldr	r3, [pc, #228]	; (8006ac4 <UART_SetConfig+0x4e4>)
 80069e0:	fba3 1302 	umull	r1, r3, r3, r2
 80069e4:	095b      	lsrs	r3, r3, #5
 80069e6:	2164      	movs	r1, #100	; 0x64
 80069e8:	fb01 f303 	mul.w	r3, r1, r3
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	011b      	lsls	r3, r3, #4
 80069f0:	3332      	adds	r3, #50	; 0x32
 80069f2:	4a34      	ldr	r2, [pc, #208]	; (8006ac4 <UART_SetConfig+0x4e4>)
 80069f4:	fba2 2303 	umull	r2, r3, r2, r3
 80069f8:	095b      	lsrs	r3, r3, #5
 80069fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069fe:	441c      	add	r4, r3
 8006a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a04:	2200      	movs	r2, #0
 8006a06:	673b      	str	r3, [r7, #112]	; 0x70
 8006a08:	677a      	str	r2, [r7, #116]	; 0x74
 8006a0a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006a0e:	4642      	mov	r2, r8
 8006a10:	464b      	mov	r3, r9
 8006a12:	1891      	adds	r1, r2, r2
 8006a14:	60b9      	str	r1, [r7, #8]
 8006a16:	415b      	adcs	r3, r3
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a1e:	4641      	mov	r1, r8
 8006a20:	1851      	adds	r1, r2, r1
 8006a22:	6039      	str	r1, [r7, #0]
 8006a24:	4649      	mov	r1, r9
 8006a26:	414b      	adcs	r3, r1
 8006a28:	607b      	str	r3, [r7, #4]
 8006a2a:	f04f 0200 	mov.w	r2, #0
 8006a2e:	f04f 0300 	mov.w	r3, #0
 8006a32:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a36:	4659      	mov	r1, fp
 8006a38:	00cb      	lsls	r3, r1, #3
 8006a3a:	4651      	mov	r1, sl
 8006a3c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a40:	4651      	mov	r1, sl
 8006a42:	00ca      	lsls	r2, r1, #3
 8006a44:	4610      	mov	r0, r2
 8006a46:	4619      	mov	r1, r3
 8006a48:	4603      	mov	r3, r0
 8006a4a:	4642      	mov	r2, r8
 8006a4c:	189b      	adds	r3, r3, r2
 8006a4e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a50:	464b      	mov	r3, r9
 8006a52:	460a      	mov	r2, r1
 8006a54:	eb42 0303 	adc.w	r3, r2, r3
 8006a58:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	663b      	str	r3, [r7, #96]	; 0x60
 8006a64:	667a      	str	r2, [r7, #100]	; 0x64
 8006a66:	f04f 0200 	mov.w	r2, #0
 8006a6a:	f04f 0300 	mov.w	r3, #0
 8006a6e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006a72:	4649      	mov	r1, r9
 8006a74:	008b      	lsls	r3, r1, #2
 8006a76:	4641      	mov	r1, r8
 8006a78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a7c:	4641      	mov	r1, r8
 8006a7e:	008a      	lsls	r2, r1, #2
 8006a80:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006a84:	f7f9 fba4 	bl	80001d0 <__aeabi_uldivmod>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4b0d      	ldr	r3, [pc, #52]	; (8006ac4 <UART_SetConfig+0x4e4>)
 8006a8e:	fba3 1302 	umull	r1, r3, r3, r2
 8006a92:	095b      	lsrs	r3, r3, #5
 8006a94:	2164      	movs	r1, #100	; 0x64
 8006a96:	fb01 f303 	mul.w	r3, r1, r3
 8006a9a:	1ad3      	subs	r3, r2, r3
 8006a9c:	011b      	lsls	r3, r3, #4
 8006a9e:	3332      	adds	r3, #50	; 0x32
 8006aa0:	4a08      	ldr	r2, [pc, #32]	; (8006ac4 <UART_SetConfig+0x4e4>)
 8006aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa6:	095b      	lsrs	r3, r3, #5
 8006aa8:	f003 020f 	and.w	r2, r3, #15
 8006aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4422      	add	r2, r4
 8006ab4:	609a      	str	r2, [r3, #8]
}
 8006ab6:	bf00      	nop
 8006ab8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006abc:	46bd      	mov	sp, r7
 8006abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ac2:	bf00      	nop
 8006ac4:	51eb851f 	.word	0x51eb851f

08006ac8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ac8:	b084      	sub	sp, #16
 8006aca:	b580      	push	{r7, lr}
 8006acc:	b084      	sub	sp, #16
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
 8006ad2:	f107 001c 	add.w	r0, r7, #28
 8006ad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d122      	bne.n	8006b26 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006af4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d105      	bne.n	8006b1a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 f9c0 	bl	8006ea0 <USB_CoreReset>
 8006b20:	4603      	mov	r3, r0
 8006b22:	73fb      	strb	r3, [r7, #15]
 8006b24:	e01a      	b.n	8006b5c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f9b4 	bl	8006ea0 <USB_CoreReset>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006b3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d106      	bne.n	8006b50 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b46:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	639a      	str	r2, [r3, #56]	; 0x38
 8006b4e:	e005      	b.n	8006b5c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b54:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d10b      	bne.n	8006b7a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f043 0206 	orr.w	r2, r3, #6
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f043 0220 	orr.w	r2, r3, #32
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b86:	b004      	add	sp, #16
 8006b88:	4770      	bx	lr

08006b8a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b8a:	b480      	push	{r7}
 8006b8c:	b083      	sub	sp, #12
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f043 0201 	orr.w	r2, r3, #1
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f023 0201 	bic.w	r2, r3, #1
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b084      	sub	sp, #16
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006bea:	78fb      	ldrb	r3, [r7, #3]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d115      	bne.n	8006c1c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006bfc:	2001      	movs	r0, #1
 8006bfe:	f7fa fe35 	bl	800186c <HAL_Delay>
      ms++;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	3301      	adds	r3, #1
 8006c06:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f93a 	bl	8006e82 <USB_GetMode>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d01e      	beq.n	8006c52 <USB_SetCurrentMode+0x84>
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2b31      	cmp	r3, #49	; 0x31
 8006c18:	d9f0      	bls.n	8006bfc <USB_SetCurrentMode+0x2e>
 8006c1a:	e01a      	b.n	8006c52 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c1c:	78fb      	ldrb	r3, [r7, #3]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d115      	bne.n	8006c4e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006c2e:	2001      	movs	r0, #1
 8006c30:	f7fa fe1c 	bl	800186c <HAL_Delay>
      ms++;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	3301      	adds	r3, #1
 8006c38:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f921 	bl	8006e82 <USB_GetMode>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d005      	beq.n	8006c52 <USB_SetCurrentMode+0x84>
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2b31      	cmp	r3, #49	; 0x31
 8006c4a:	d9f0      	bls.n	8006c2e <USB_SetCurrentMode+0x60>
 8006c4c:	e001      	b.n	8006c52 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e005      	b.n	8006c5e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2b32      	cmp	r3, #50	; 0x32
 8006c56:	d101      	bne.n	8006c5c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e000      	b.n	8006c5e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
	...

08006c68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006c72:	2300      	movs	r3, #0
 8006c74:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3301      	adds	r3, #1
 8006c7a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4a13      	ldr	r2, [pc, #76]	; (8006ccc <USB_FlushTxFifo+0x64>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d901      	bls.n	8006c88 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e01b      	b.n	8006cc0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	daf2      	bge.n	8006c76 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006c90:	2300      	movs	r3, #0
 8006c92:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	019b      	lsls	r3, r3, #6
 8006c98:	f043 0220 	orr.w	r2, r3, #32
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4a08      	ldr	r2, [pc, #32]	; (8006ccc <USB_FlushTxFifo+0x64>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d901      	bls.n	8006cb2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e006      	b.n	8006cc0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	f003 0320 	and.w	r3, r3, #32
 8006cba:	2b20      	cmp	r3, #32
 8006cbc:	d0f0      	beq.n	8006ca0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	00030d40 	.word	0x00030d40

08006cd0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	4a11      	ldr	r2, [pc, #68]	; (8006d2c <USB_FlushRxFifo+0x5c>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d901      	bls.n	8006cee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006cea:	2303      	movs	r3, #3
 8006cec:	e018      	b.n	8006d20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	daf2      	bge.n	8006cdc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2210      	movs	r2, #16
 8006cfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	3301      	adds	r3, #1
 8006d04:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	4a08      	ldr	r2, [pc, #32]	; (8006d2c <USB_FlushRxFifo+0x5c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d901      	bls.n	8006d12 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e006      	b.n	8006d20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	f003 0310 	and.w	r3, r3, #16
 8006d1a:	2b10      	cmp	r3, #16
 8006d1c:	d0f0      	beq.n	8006d00 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	00030d40 	.word	0x00030d40

08006d30 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b089      	sub	sp, #36	; 0x24
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	4611      	mov	r1, r2
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	460b      	mov	r3, r1
 8006d40:	71fb      	strb	r3, [r7, #7]
 8006d42:	4613      	mov	r3, r2
 8006d44:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006d4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d123      	bne.n	8006d9e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006d56:	88bb      	ldrh	r3, [r7, #4]
 8006d58:	3303      	adds	r3, #3
 8006d5a:	089b      	lsrs	r3, r3, #2
 8006d5c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006d5e:	2300      	movs	r3, #0
 8006d60:	61bb      	str	r3, [r7, #24]
 8006d62:	e018      	b.n	8006d96 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006d64:	79fb      	ldrb	r3, [r7, #7]
 8006d66:	031a      	lsls	r2, r3, #12
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	4413      	add	r3, r2
 8006d6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d70:	461a      	mov	r2, r3
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	3301      	adds	r3, #1
 8006d82:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	3301      	adds	r3, #1
 8006d88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006d90:	69bb      	ldr	r3, [r7, #24]
 8006d92:	3301      	adds	r3, #1
 8006d94:	61bb      	str	r3, [r7, #24]
 8006d96:	69ba      	ldr	r2, [r7, #24]
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d3e2      	bcc.n	8006d64 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3724      	adds	r7, #36	; 0x24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b08b      	sub	sp, #44	; 0x2c
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	4613      	mov	r3, r2
 8006db8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006dc2:	88fb      	ldrh	r3, [r7, #6]
 8006dc4:	089b      	lsrs	r3, r3, #2
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006dca:	88fb      	ldrh	r3, [r7, #6]
 8006dcc:	f003 0303 	and.w	r3, r3, #3
 8006dd0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	623b      	str	r3, [r7, #32]
 8006dd6:	e014      	b.n	8006e02 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de2:	601a      	str	r2, [r3, #0]
    pDest++;
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	3301      	adds	r3, #1
 8006de8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	3301      	adds	r3, #1
 8006dee:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	3301      	adds	r3, #1
 8006df4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	3301      	adds	r3, #1
 8006dfa:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006dfc:	6a3b      	ldr	r3, [r7, #32]
 8006dfe:	3301      	adds	r3, #1
 8006e00:	623b      	str	r3, [r7, #32]
 8006e02:	6a3a      	ldr	r2, [r7, #32]
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d3e6      	bcc.n	8006dd8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006e0a:	8bfb      	ldrh	r3, [r7, #30]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d01e      	beq.n	8006e4e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006e10:	2300      	movs	r3, #0
 8006e12:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f107 0310 	add.w	r3, r7, #16
 8006e20:	6812      	ldr	r2, [r2, #0]
 8006e22:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	00db      	lsls	r3, r3, #3
 8006e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e34:	701a      	strb	r2, [r3, #0]
      i++;
 8006e36:	6a3b      	ldr	r3, [r7, #32]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3e:	3301      	adds	r3, #1
 8006e40:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006e42:	8bfb      	ldrh	r3, [r7, #30]
 8006e44:	3b01      	subs	r3, #1
 8006e46:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006e48:	8bfb      	ldrh	r3, [r7, #30]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1ea      	bne.n	8006e24 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	372c      	adds	r7, #44	; 0x2c
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b085      	sub	sp, #20
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	695b      	ldr	r3, [r3, #20]
 8006e68:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	4013      	ands	r3, r2
 8006e72:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006e74:	68fb      	ldr	r3, [r7, #12]
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3714      	adds	r7, #20
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	695b      	ldr	r3, [r3, #20]
 8006e8e:	f003 0301 	and.w	r3, r3, #1
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
	...

08006ea0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	3301      	adds	r3, #1
 8006eb0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	4a13      	ldr	r2, [pc, #76]	; (8006f04 <USB_CoreReset+0x64>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d901      	bls.n	8006ebe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e01b      	b.n	8006ef6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	daf2      	bge.n	8006eac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	f043 0201 	orr.w	r2, r3, #1
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	4a09      	ldr	r2, [pc, #36]	; (8006f04 <USB_CoreReset+0x64>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d901      	bls.n	8006ee8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e006      	b.n	8006ef6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	f003 0301 	and.w	r3, r3, #1
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d0f0      	beq.n	8006ed6 <USB_CoreReset+0x36>

  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	00030d40 	.word	0x00030d40

08006f08 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f08:	b084      	sub	sp, #16
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b086      	sub	sp, #24
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
 8006f12:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006f16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006f28:	461a      	mov	r2, r3
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f32:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f4a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d018      	beq.n	8006f90 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d10a      	bne.n	8006f7a <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f72:	f043 0304 	orr.w	r3, r3, #4
 8006f76:	6013      	str	r3, [r2, #0]
 8006f78:	e014      	b.n	8006fa4 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f88:	f023 0304 	bic.w	r3, r3, #4
 8006f8c:	6013      	str	r3, [r2, #0]
 8006f8e:	e009      	b.n	8006fa4 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f9e:	f023 0304 	bic.w	r3, r3, #4
 8006fa2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006fa4:	2110      	movs	r1, #16
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7ff fe5e 	bl	8006c68 <USB_FlushTxFifo>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7ff fe8a 	bl	8006cd0 <USB_FlushRxFifo>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d001      	beq.n	8006fc6 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	613b      	str	r3, [r7, #16]
 8006fca:	e015      	b.n	8006ff8 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fd8:	461a      	mov	r2, r3
 8006fda:	f04f 33ff 	mov.w	r3, #4294967295
 8006fde:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	015a      	lsls	r2, r3, #5
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	4413      	add	r3, r2
 8006fe8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fec:	461a      	mov	r2, r3
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	613b      	str	r3, [r7, #16]
 8006ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ffa:	693a      	ldr	r2, [r7, #16]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d3e5      	bcc.n	8006fcc <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f04f 32ff 	mov.w	r2, #4294967295
 800700c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00b      	beq.n	8007032 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007020:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a13      	ldr	r2, [pc, #76]	; (8007074 <USB_HostInit+0x16c>)
 8007026:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a13      	ldr	r2, [pc, #76]	; (8007078 <USB_HostInit+0x170>)
 800702c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007030:	e009      	b.n	8007046 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2280      	movs	r2, #128	; 0x80
 8007036:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a10      	ldr	r2, [pc, #64]	; (800707c <USB_HostInit+0x174>)
 800703c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a0f      	ldr	r2, [pc, #60]	; (8007080 <USB_HostInit+0x178>)
 8007042:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007048:	2b00      	cmp	r3, #0
 800704a:	d105      	bne.n	8007058 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	699b      	ldr	r3, [r3, #24]
 8007050:	f043 0210 	orr.w	r2, r3, #16
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	699a      	ldr	r2, [r3, #24]
 800705c:	4b09      	ldr	r3, [pc, #36]	; (8007084 <USB_HostInit+0x17c>)
 800705e:	4313      	orrs	r3, r2
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007064:	7dfb      	ldrb	r3, [r7, #23]
}
 8007066:	4618      	mov	r0, r3
 8007068:	3718      	adds	r7, #24
 800706a:	46bd      	mov	sp, r7
 800706c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007070:	b004      	add	sp, #16
 8007072:	4770      	bx	lr
 8007074:	01000200 	.word	0x01000200
 8007078:	00e00300 	.word	0x00e00300
 800707c:	00600080 	.word	0x00600080
 8007080:	004000e0 	.word	0x004000e0
 8007084:	a3200008 	.word	0xa3200008

08007088 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	460b      	mov	r3, r1
 8007092:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80070a6:	f023 0303 	bic.w	r3, r3, #3
 80070aa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	78fb      	ldrb	r3, [r7, #3]
 80070b6:	f003 0303 	and.w	r3, r3, #3
 80070ba:	68f9      	ldr	r1, [r7, #12]
 80070bc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80070c0:	4313      	orrs	r3, r2
 80070c2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80070c4:	78fb      	ldrb	r3, [r7, #3]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d107      	bne.n	80070da <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070d0:	461a      	mov	r2, r3
 80070d2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80070d6:	6053      	str	r3, [r2, #4]
 80070d8:	e009      	b.n	80070ee <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80070da:	78fb      	ldrb	r3, [r7, #3]
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d106      	bne.n	80070ee <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070e6:	461a      	mov	r2, r3
 80070e8:	f241 7370 	movw	r3, #6000	; 0x1770
 80070ec:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3714      	adds	r7, #20
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007108:	2300      	movs	r3, #0
 800710a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800711c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007126:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800712a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800712c:	2064      	movs	r0, #100	; 0x64
 800712e:	f7fa fb9d 	bl	800186c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	68fa      	ldr	r2, [r7, #12]
 8007136:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800713a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800713e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007140:	200a      	movs	r0, #10
 8007142:	f7fa fb93 	bl	800186c <HAL_Delay>

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007150:	b480      	push	{r7}
 8007152:	b085      	sub	sp, #20
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	460b      	mov	r3, r1
 800715a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007160:	2300      	movs	r3, #0
 8007162:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007174:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d109      	bne.n	8007194 <USB_DriveVbus+0x44>
 8007180:	78fb      	ldrb	r3, [r7, #3]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d106      	bne.n	8007194 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800718e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007192:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800719a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800719e:	d109      	bne.n	80071b4 <USB_DriveVbus+0x64>
 80071a0:	78fb      	ldrb	r3, [r7, #3]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d106      	bne.n	80071b4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80071ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071b2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3714      	adds	r7, #20
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr

080071c2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b085      	sub	sp, #20
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80071ce:	2300      	movs	r3, #0
 80071d0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	0c5b      	lsrs	r3, r3, #17
 80071e0:	f003 0303 	and.w	r3, r3, #3
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3714      	adds	r7, #20
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b085      	sub	sp, #20
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	b29b      	uxth	r3, r3
}
 8007206:	4618      	mov	r0, r3
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
	...

08007214 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b088      	sub	sp, #32
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	4608      	mov	r0, r1
 800721e:	4611      	mov	r1, r2
 8007220:	461a      	mov	r2, r3
 8007222:	4603      	mov	r3, r0
 8007224:	70fb      	strb	r3, [r7, #3]
 8007226:	460b      	mov	r3, r1
 8007228:	70bb      	strb	r3, [r7, #2]
 800722a:	4613      	mov	r3, r2
 800722c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800722e:	2300      	movs	r3, #0
 8007230:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007236:	78fb      	ldrb	r3, [r7, #3]
 8007238:	015a      	lsls	r2, r3, #5
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	4413      	add	r3, r2
 800723e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007242:	461a      	mov	r2, r3
 8007244:	f04f 33ff 	mov.w	r3, #4294967295
 8007248:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800724a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800724e:	2b03      	cmp	r3, #3
 8007250:	d87e      	bhi.n	8007350 <USB_HC_Init+0x13c>
 8007252:	a201      	add	r2, pc, #4	; (adr r2, 8007258 <USB_HC_Init+0x44>)
 8007254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007258:	08007269 	.word	0x08007269
 800725c:	08007313 	.word	0x08007313
 8007260:	08007269 	.word	0x08007269
 8007264:	080072d5 	.word	0x080072d5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007268:	78fb      	ldrb	r3, [r7, #3]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	4413      	add	r3, r2
 8007270:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007274:	461a      	mov	r2, r3
 8007276:	f240 439d 	movw	r3, #1181	; 0x49d
 800727a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800727c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007280:	2b00      	cmp	r3, #0
 8007282:	da10      	bge.n	80072a6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007284:	78fb      	ldrb	r3, [r7, #3]
 8007286:	015a      	lsls	r2, r3, #5
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	4413      	add	r3, r2
 800728c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	78fa      	ldrb	r2, [r7, #3]
 8007294:	0151      	lsls	r1, r2, #5
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	440a      	add	r2, r1
 800729a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800729e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072a2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80072a4:	e057      	b.n	8007356 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d051      	beq.n	8007356 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80072b2:	78fb      	ldrb	r3, [r7, #3]
 80072b4:	015a      	lsls	r2, r3, #5
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	4413      	add	r3, r2
 80072ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	78fa      	ldrb	r2, [r7, #3]
 80072c2:	0151      	lsls	r1, r2, #5
 80072c4:	693a      	ldr	r2, [r7, #16]
 80072c6:	440a      	add	r2, r1
 80072c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80072cc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80072d0:	60d3      	str	r3, [r2, #12]
      break;
 80072d2:	e040      	b.n	8007356 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80072d4:	78fb      	ldrb	r3, [r7, #3]
 80072d6:	015a      	lsls	r2, r3, #5
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	4413      	add	r3, r2
 80072dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072e0:	461a      	mov	r2, r3
 80072e2:	f240 639d 	movw	r3, #1693	; 0x69d
 80072e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80072e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	da34      	bge.n	800735a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80072f0:	78fb      	ldrb	r3, [r7, #3]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	78fa      	ldrb	r2, [r7, #3]
 8007300:	0151      	lsls	r1, r2, #5
 8007302:	693a      	ldr	r2, [r7, #16]
 8007304:	440a      	add	r2, r1
 8007306:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800730a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800730e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007310:	e023      	b.n	800735a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007312:	78fb      	ldrb	r3, [r7, #3]
 8007314:	015a      	lsls	r2, r3, #5
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	4413      	add	r3, r2
 800731a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800731e:	461a      	mov	r2, r3
 8007320:	f240 2325 	movw	r3, #549	; 0x225
 8007324:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007326:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800732a:	2b00      	cmp	r3, #0
 800732c:	da17      	bge.n	800735e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800732e:	78fb      	ldrb	r3, [r7, #3]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	4413      	add	r3, r2
 8007336:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	78fa      	ldrb	r2, [r7, #3]
 800733e:	0151      	lsls	r1, r2, #5
 8007340:	693a      	ldr	r2, [r7, #16]
 8007342:	440a      	add	r2, r1
 8007344:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007348:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800734c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800734e:	e006      	b.n	800735e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	77fb      	strb	r3, [r7, #31]
      break;
 8007354:	e004      	b.n	8007360 <USB_HC_Init+0x14c>
      break;
 8007356:	bf00      	nop
 8007358:	e002      	b.n	8007360 <USB_HC_Init+0x14c>
      break;
 800735a:	bf00      	nop
 800735c:	e000      	b.n	8007360 <USB_HC_Init+0x14c>
      break;
 800735e:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007360:	78fb      	ldrb	r3, [r7, #3]
 8007362:	015a      	lsls	r2, r3, #5
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	4413      	add	r3, r2
 8007368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	78fa      	ldrb	r2, [r7, #3]
 8007370:	0151      	lsls	r1, r2, #5
 8007372:	693a      	ldr	r2, [r7, #16]
 8007374:	440a      	add	r2, r1
 8007376:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800737a:	f043 0302 	orr.w	r3, r3, #2
 800737e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007386:	699a      	ldr	r2, [r3, #24]
 8007388:	78fb      	ldrb	r3, [r7, #3]
 800738a:	f003 030f 	and.w	r3, r3, #15
 800738e:	2101      	movs	r1, #1
 8007390:	fa01 f303 	lsl.w	r3, r1, r3
 8007394:	6939      	ldr	r1, [r7, #16]
 8007396:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800739a:	4313      	orrs	r3, r2
 800739c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80073aa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	da03      	bge.n	80073ba <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80073b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073b6:	61bb      	str	r3, [r7, #24]
 80073b8:	e001      	b.n	80073be <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80073ba:	2300      	movs	r3, #0
 80073bc:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f7ff feff 	bl	80071c2 <USB_GetHostSpeed>
 80073c4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80073c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d106      	bne.n	80073dc <USB_HC_Init+0x1c8>
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d003      	beq.n	80073dc <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80073d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80073d8:	617b      	str	r3, [r7, #20]
 80073da:	e001      	b.n	80073e0 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80073dc:	2300      	movs	r3, #0
 80073de:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073e0:	787b      	ldrb	r3, [r7, #1]
 80073e2:	059b      	lsls	r3, r3, #22
 80073e4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80073e8:	78bb      	ldrb	r3, [r7, #2]
 80073ea:	02db      	lsls	r3, r3, #11
 80073ec:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073f0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80073f2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80073f6:	049b      	lsls	r3, r3, #18
 80073f8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80073fc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80073fe:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007400:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007404:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800740a:	78fb      	ldrb	r3, [r7, #3]
 800740c:	0159      	lsls	r1, r3, #5
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	440b      	add	r3, r1
 8007412:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007416:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800741c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800741e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007422:	2b03      	cmp	r3, #3
 8007424:	d003      	beq.n	800742e <USB_HC_Init+0x21a>
 8007426:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800742a:	2b01      	cmp	r3, #1
 800742c:	d10f      	bne.n	800744e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800742e:	78fb      	ldrb	r3, [r7, #3]
 8007430:	015a      	lsls	r2, r3, #5
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	4413      	add	r3, r2
 8007436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	78fa      	ldrb	r2, [r7, #3]
 800743e:	0151      	lsls	r1, r2, #5
 8007440:	693a      	ldr	r2, [r7, #16]
 8007442:	440a      	add	r2, r1
 8007444:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007448:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800744c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800744e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3720      	adds	r7, #32
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b08c      	sub	sp, #48	; 0x30
 800745c:	af02      	add	r7, sp, #8
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	4613      	mov	r3, r2
 8007464:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	785b      	ldrb	r3, [r3, #1]
 800746e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8007470:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007474:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800747a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800747e:	2b00      	cmp	r3, #0
 8007480:	d02d      	beq.n	80074de <USB_HC_StartXfer+0x86>
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	791b      	ldrb	r3, [r3, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d129      	bne.n	80074de <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800748a:	79fb      	ldrb	r3, [r7, #7]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d117      	bne.n	80074c0 <USB_HC_StartXfer+0x68>
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	79db      	ldrb	r3, [r3, #7]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d003      	beq.n	80074a0 <USB_HC_StartXfer+0x48>
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	79db      	ldrb	r3, [r3, #7]
 800749c:	2b02      	cmp	r3, #2
 800749e:	d10f      	bne.n	80074c0 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	015a      	lsls	r2, r3, #5
 80074a4:	6a3b      	ldr	r3, [r7, #32]
 80074a6:	4413      	add	r3, r2
 80074a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	69fa      	ldr	r2, [r7, #28]
 80074b0:	0151      	lsls	r1, r2, #5
 80074b2:	6a3a      	ldr	r2, [r7, #32]
 80074b4:	440a      	add	r2, r1
 80074b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074be:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80074c0:	79fb      	ldrb	r3, [r7, #7]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10b      	bne.n	80074de <USB_HC_StartXfer+0x86>
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	795b      	ldrb	r3, [r3, #5]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d107      	bne.n	80074de <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	785b      	ldrb	r3, [r3, #1]
 80074d2:	4619      	mov	r1, r3
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f000 fa0f 	bl	80078f8 <USB_DoPing>
      return HAL_OK;
 80074da:	2300      	movs	r3, #0
 80074dc:	e0f8      	b.n	80076d0 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d018      	beq.n	8007518 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	695b      	ldr	r3, [r3, #20]
 80074ea:	68ba      	ldr	r2, [r7, #8]
 80074ec:	8912      	ldrh	r2, [r2, #8]
 80074ee:	4413      	add	r3, r2
 80074f0:	3b01      	subs	r3, #1
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	8912      	ldrh	r2, [r2, #8]
 80074f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80074fa:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80074fc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80074fe:	8b7b      	ldrh	r3, [r7, #26]
 8007500:	429a      	cmp	r2, r3
 8007502:	d90b      	bls.n	800751c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8007504:	8b7b      	ldrh	r3, [r7, #26]
 8007506:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007508:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800750a:	68ba      	ldr	r2, [r7, #8]
 800750c:	8912      	ldrh	r2, [r2, #8]
 800750e:	fb03 f202 	mul.w	r2, r3, r2
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	611a      	str	r2, [r3, #16]
 8007516:	e001      	b.n	800751c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8007518:	2301      	movs	r3, #1
 800751a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	78db      	ldrb	r3, [r3, #3]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d007      	beq.n	8007534 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007524:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	8912      	ldrh	r2, [r2, #8]
 800752a:	fb03 f202 	mul.w	r2, r3, r2
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	611a      	str	r2, [r3, #16]
 8007532:	e003      	b.n	800753c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	695a      	ldr	r2, [r3, #20]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007544:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007546:	04d9      	lsls	r1, r3, #19
 8007548:	4b63      	ldr	r3, [pc, #396]	; (80076d8 <USB_HC_StartXfer+0x280>)
 800754a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800754c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	7a9b      	ldrb	r3, [r3, #10]
 8007552:	075b      	lsls	r3, r3, #29
 8007554:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007558:	69f9      	ldr	r1, [r7, #28]
 800755a:	0148      	lsls	r0, r1, #5
 800755c:	6a39      	ldr	r1, [r7, #32]
 800755e:	4401      	add	r1, r0
 8007560:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007564:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007566:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007568:	79fb      	ldrb	r3, [r7, #7]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d009      	beq.n	8007582 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	68d9      	ldr	r1, [r3, #12]
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	015a      	lsls	r2, r3, #5
 8007576:	6a3b      	ldr	r3, [r7, #32]
 8007578:	4413      	add	r3, r2
 800757a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800757e:	460a      	mov	r2, r1
 8007580:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f003 0301 	and.w	r3, r3, #1
 800758e:	2b00      	cmp	r3, #0
 8007590:	bf0c      	ite	eq
 8007592:	2301      	moveq	r3, #1
 8007594:	2300      	movne	r3, #0
 8007596:	b2db      	uxtb	r3, r3
 8007598:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	015a      	lsls	r2, r3, #5
 800759e:	6a3b      	ldr	r3, [r7, #32]
 80075a0:	4413      	add	r3, r2
 80075a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	69fa      	ldr	r2, [r7, #28]
 80075aa:	0151      	lsls	r1, r2, #5
 80075ac:	6a3a      	ldr	r2, [r7, #32]
 80075ae:	440a      	add	r2, r1
 80075b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075b4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80075b8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	6a3b      	ldr	r3, [r7, #32]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	7e7b      	ldrb	r3, [r7, #25]
 80075ca:	075b      	lsls	r3, r3, #29
 80075cc:	69f9      	ldr	r1, [r7, #28]
 80075ce:	0148      	lsls	r0, r1, #5
 80075d0:	6a39      	ldr	r1, [r7, #32]
 80075d2:	4401      	add	r1, r0
 80075d4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80075d8:	4313      	orrs	r3, r2
 80075da:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	015a      	lsls	r2, r3, #5
 80075e0:	6a3b      	ldr	r3, [r7, #32]
 80075e2:	4413      	add	r3, r2
 80075e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80075f2:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	78db      	ldrb	r3, [r3, #3]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d004      	beq.n	8007606 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007602:	613b      	str	r3, [r7, #16]
 8007604:	e003      	b.n	800760e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800760c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007614:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007616:	69fb      	ldr	r3, [r7, #28]
 8007618:	015a      	lsls	r2, r3, #5
 800761a:	6a3b      	ldr	r3, [r7, #32]
 800761c:	4413      	add	r3, r2
 800761e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007622:	461a      	mov	r2, r3
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007628:	79fb      	ldrb	r3, [r7, #7]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d001      	beq.n	8007632 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	e04e      	b.n	80076d0 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	78db      	ldrb	r3, [r3, #3]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d149      	bne.n	80076ce <USB_HC_StartXfer+0x276>
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d045      	beq.n	80076ce <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	79db      	ldrb	r3, [r3, #7]
 8007646:	2b03      	cmp	r3, #3
 8007648:	d830      	bhi.n	80076ac <USB_HC_StartXfer+0x254>
 800764a:	a201      	add	r2, pc, #4	; (adr r2, 8007650 <USB_HC_StartXfer+0x1f8>)
 800764c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007650:	08007661 	.word	0x08007661
 8007654:	08007685 	.word	0x08007685
 8007658:	08007661 	.word	0x08007661
 800765c:	08007685 	.word	0x08007685
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	695b      	ldr	r3, [r3, #20]
 8007664:	3303      	adds	r3, #3
 8007666:	089b      	lsrs	r3, r3, #2
 8007668:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800766a:	8afa      	ldrh	r2, [r7, #22]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007670:	b29b      	uxth	r3, r3
 8007672:	429a      	cmp	r2, r3
 8007674:	d91c      	bls.n	80076b0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	699b      	ldr	r3, [r3, #24]
 800767a:	f043 0220 	orr.w	r2, r3, #32
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	619a      	str	r2, [r3, #24]
        }
        break;
 8007682:	e015      	b.n	80076b0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	695b      	ldr	r3, [r3, #20]
 8007688:	3303      	adds	r3, #3
 800768a:	089b      	lsrs	r3, r3, #2
 800768c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800768e:	8afa      	ldrh	r2, [r7, #22]
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	b29b      	uxth	r3, r3
 800769a:	429a      	cmp	r2, r3
 800769c:	d90a      	bls.n	80076b4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	699b      	ldr	r3, [r3, #24]
 80076a2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	619a      	str	r2, [r3, #24]
        }
        break;
 80076aa:	e003      	b.n	80076b4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80076ac:	bf00      	nop
 80076ae:	e002      	b.n	80076b6 <USB_HC_StartXfer+0x25e>
        break;
 80076b0:	bf00      	nop
 80076b2:	e000      	b.n	80076b6 <USB_HC_StartXfer+0x25e>
        break;
 80076b4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	68d9      	ldr	r1, [r3, #12]
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	785a      	ldrb	r2, [r3, #1]
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	695b      	ldr	r3, [r3, #20]
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	2000      	movs	r0, #0
 80076c6:	9000      	str	r0, [sp, #0]
 80076c8:	68f8      	ldr	r0, [r7, #12]
 80076ca:	f7ff fb31 	bl	8006d30 <USB_WritePacket>
  }

  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3728      	adds	r7, #40	; 0x28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	1ff80000 	.word	0x1ff80000

080076dc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80076dc:	b480      	push	{r7}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076ee:	695b      	ldr	r3, [r3, #20]
 80076f0:	b29b      	uxth	r3, r3
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3714      	adds	r7, #20
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80076fe:	b480      	push	{r7}
 8007700:	b089      	sub	sp, #36	; 0x24
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
 8007706:	460b      	mov	r3, r1
 8007708:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800770e:	78fb      	ldrb	r3, [r7, #3]
 8007710:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007712:	2300      	movs	r3, #0
 8007714:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	4413      	add	r3, r2
 800771e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	0c9b      	lsrs	r3, r3, #18
 8007726:	f003 0303 	and.w	r3, r3, #3
 800772a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	015a      	lsls	r2, r3, #5
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	4413      	add	r3, r2
 8007734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	0fdb      	lsrs	r3, r3, #31
 800773c:	f003 0301 	and.w	r3, r3, #1
 8007740:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b20      	cmp	r3, #32
 800774c:	d104      	bne.n	8007758 <USB_HC_Halt+0x5a>
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d101      	bne.n	8007758 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8007754:	2300      	movs	r3, #0
 8007756:	e0c8      	b.n	80078ea <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <USB_HC_Halt+0x66>
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	2b02      	cmp	r3, #2
 8007762:	d163      	bne.n	800782c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	015a      	lsls	r2, r3, #5
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	4413      	add	r3, r2
 800776c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	0151      	lsls	r1, r2, #5
 8007776:	69fa      	ldr	r2, [r7, #28]
 8007778:	440a      	add	r2, r1
 800777a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800777e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007782:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	f003 0320 	and.w	r3, r3, #32
 800778c:	2b00      	cmp	r3, #0
 800778e:	f040 80ab 	bne.w	80078e8 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007796:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d133      	bne.n	8007806 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	015a      	lsls	r2, r3, #5
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	4413      	add	r3, r2
 80077a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	69ba      	ldr	r2, [r7, #24]
 80077ae:	0151      	lsls	r1, r2, #5
 80077b0:	69fa      	ldr	r2, [r7, #28]
 80077b2:	440a      	add	r2, r1
 80077b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077bc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	015a      	lsls	r2, r3, #5
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	4413      	add	r3, r2
 80077c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	69ba      	ldr	r2, [r7, #24]
 80077ce:	0151      	lsls	r1, r2, #5
 80077d0:	69fa      	ldr	r2, [r7, #28]
 80077d2:	440a      	add	r2, r1
 80077d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80077dc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	3301      	adds	r3, #1
 80077e2:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80077ea:	d81d      	bhi.n	8007828 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	015a      	lsls	r2, r3, #5
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80077fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007802:	d0ec      	beq.n	80077de <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007804:	e070      	b.n	80078e8 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007806:	69bb      	ldr	r3, [r7, #24]
 8007808:	015a      	lsls	r2, r3, #5
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	4413      	add	r3, r2
 800780e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	69ba      	ldr	r2, [r7, #24]
 8007816:	0151      	lsls	r1, r2, #5
 8007818:	69fa      	ldr	r2, [r7, #28]
 800781a:	440a      	add	r2, r1
 800781c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007820:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007824:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007826:	e05f      	b.n	80078e8 <USB_HC_Halt+0x1ea>
            break;
 8007828:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800782a:	e05d      	b.n	80078e8 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	015a      	lsls	r2, r3, #5
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	4413      	add	r3, r2
 8007834:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	69ba      	ldr	r2, [r7, #24]
 800783c:	0151      	lsls	r1, r2, #5
 800783e:	69fa      	ldr	r2, [r7, #28]
 8007840:	440a      	add	r2, r1
 8007842:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007846:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800784a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007852:	691b      	ldr	r3, [r3, #16]
 8007854:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007858:	2b00      	cmp	r3, #0
 800785a:	d133      	bne.n	80078c4 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	015a      	lsls	r2, r3, #5
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	4413      	add	r3, r2
 8007864:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	69ba      	ldr	r2, [r7, #24]
 800786c:	0151      	lsls	r1, r2, #5
 800786e:	69fa      	ldr	r2, [r7, #28]
 8007870:	440a      	add	r2, r1
 8007872:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007876:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800787a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800787c:	69bb      	ldr	r3, [r7, #24]
 800787e:	015a      	lsls	r2, r3, #5
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	4413      	add	r3, r2
 8007884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	69ba      	ldr	r2, [r7, #24]
 800788c:	0151      	lsls	r1, r2, #5
 800788e:	69fa      	ldr	r2, [r7, #28]
 8007890:	440a      	add	r2, r1
 8007892:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007896:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800789a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	3301      	adds	r3, #1
 80078a0:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078a8:	d81d      	bhi.n	80078e6 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	015a      	lsls	r2, r3, #5
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	4413      	add	r3, r2
 80078b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80078bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80078c0:	d0ec      	beq.n	800789c <USB_HC_Halt+0x19e>
 80078c2:	e011      	b.n	80078e8 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	015a      	lsls	r2, r3, #5
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	4413      	add	r3, r2
 80078cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	69ba      	ldr	r2, [r7, #24]
 80078d4:	0151      	lsls	r1, r2, #5
 80078d6:	69fa      	ldr	r2, [r7, #28]
 80078d8:	440a      	add	r2, r1
 80078da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078e2:	6013      	str	r3, [r2, #0]
 80078e4:	e000      	b.n	80078e8 <USB_HC_Halt+0x1ea>
          break;
 80078e6:	bf00      	nop
    }
  }

  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3724      	adds	r7, #36	; 0x24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
	...

080078f8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b087      	sub	sp, #28
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	460b      	mov	r3, r1
 8007902:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007908:	78fb      	ldrb	r3, [r7, #3]
 800790a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800790c:	2301      	movs	r3, #1
 800790e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	04da      	lsls	r2, r3, #19
 8007914:	4b15      	ldr	r3, [pc, #84]	; (800796c <USB_DoPing+0x74>)
 8007916:	4013      	ands	r3, r2
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	0151      	lsls	r1, r2, #5
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	440a      	add	r2, r1
 8007920:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007924:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007928:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	015a      	lsls	r2, r3, #5
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	4413      	add	r3, r2
 8007932:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007940:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007948:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	015a      	lsls	r2, r3, #5
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	4413      	add	r3, r2
 8007952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007956:	461a      	mov	r2, r3
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	371c      	adds	r7, #28
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	1ff80000 	.word	0x1ff80000

08007970 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b088      	sub	sp, #32
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007978:	2300      	movs	r3, #0
 800797a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7ff f911 	bl	8006bac <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800798a:	2110      	movs	r1, #16
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7ff f96b 	bl	8006c68 <USB_FlushTxFifo>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d001      	beq.n	800799c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff f997 	bl	8006cd0 <USB_FlushRxFifo>
 80079a2:	4603      	mov	r3, r0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d001      	beq.n	80079ac <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80079a8:	2301      	movs	r3, #1
 80079aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80079ac:	2300      	movs	r3, #0
 80079ae:	61bb      	str	r3, [r7, #24]
 80079b0:	e01f      	b.n	80079f2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	015a      	lsls	r2, r3, #5
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	4413      	add	r3, r2
 80079ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079c8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079d0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80079d8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	015a      	lsls	r2, r3, #5
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	4413      	add	r3, r2
 80079e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079e6:	461a      	mov	r2, r3
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80079ec:	69bb      	ldr	r3, [r7, #24]
 80079ee:	3301      	adds	r3, #1
 80079f0:	61bb      	str	r3, [r7, #24]
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	2b0f      	cmp	r3, #15
 80079f6:	d9dc      	bls.n	80079b2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80079f8:	2300      	movs	r3, #0
 80079fa:	61bb      	str	r3, [r7, #24]
 80079fc:	e034      	b.n	8007a68 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	015a      	lsls	r2, r3, #5
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	4413      	add	r3, r2
 8007a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a14:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a1c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a24:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007a26:	69bb      	ldr	r3, [r7, #24]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a32:	461a      	mov	r2, r3
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a44:	d80c      	bhi.n	8007a60 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	015a      	lsls	r2, r3, #5
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a5c:	d0ec      	beq.n	8007a38 <USB_StopHost+0xc8>
 8007a5e:	e000      	b.n	8007a62 <USB_StopHost+0xf2>
        break;
 8007a60:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	3301      	adds	r3, #1
 8007a66:	61bb      	str	r3, [r7, #24]
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	2b0f      	cmp	r3, #15
 8007a6c:	d9c7      	bls.n	80079fe <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a74:	461a      	mov	r2, r3
 8007a76:	f04f 33ff 	mov.w	r3, #4294967295
 8007a7a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a82:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7ff f880 	bl	8006b8a <USB_EnableGlobalInt>

  return ret;
 8007a8a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3720      	adds	r7, #32
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007a94:	b590      	push	{r4, r7, lr}
 8007a96:	b089      	sub	sp, #36	; 0x24
 8007a98:	af04      	add	r7, sp, #16
 8007a9a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	2102      	movs	r1, #2
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f000 fcb8 	bl	8008418 <USBH_FindInterface>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007aac:	7bfb      	ldrb	r3, [r7, #15]
 8007aae:	2bff      	cmp	r3, #255	; 0xff
 8007ab0:	d002      	beq.n	8007ab8 <USBH_CDC_InterfaceInit+0x24>
 8007ab2:	7bfb      	ldrb	r3, [r7, #15]
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d901      	bls.n	8007abc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007ab8:	2302      	movs	r3, #2
 8007aba:	e13d      	b.n	8007d38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
 8007abe:	4619      	mov	r1, r3
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fc8d 	bl	80083e0 <USBH_SelectInterface>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007aca:	7bbb      	ldrb	r3, [r7, #14]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d001      	beq.n	8007ad4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	e131      	b.n	8007d38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8007ada:	2050      	movs	r0, #80	; 0x50
 8007adc:	f004 ffec 	bl	800cab8 <malloc>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007aea:	69db      	ldr	r3, [r3, #28]
 8007aec:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d101      	bne.n	8007af8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007af4:	2302      	movs	r3, #2
 8007af6:	e11f      	b.n	8007d38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007af8:	2250      	movs	r2, #80	; 0x50
 8007afa:	2100      	movs	r1, #0
 8007afc:	68b8      	ldr	r0, [r7, #8]
 8007afe:	f004 fff9 	bl	800caf4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007b02:	7bfb      	ldrb	r3, [r7, #15]
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	211a      	movs	r1, #26
 8007b08:	fb01 f303 	mul.w	r3, r1, r3
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	b25b      	sxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	da15      	bge.n	8007b46 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007b1a:	7bfb      	ldrb	r3, [r7, #15]
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	211a      	movs	r1, #26
 8007b20:	fb01 f303 	mul.w	r3, r1, r3
 8007b24:	4413      	add	r3, r2
 8007b26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007b2a:	781a      	ldrb	r2, [r3, #0]
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	211a      	movs	r1, #26
 8007b36:	fb01 f303 	mul.w	r3, r1, r3
 8007b3a:	4413      	add	r3, r2
 8007b3c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007b40:	881a      	ldrh	r2, [r3, #0]
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	785b      	ldrb	r3, [r3, #1]
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f002 f988 	bl	8009e62 <USBH_AllocPipe>
 8007b52:	4603      	mov	r3, r0
 8007b54:	461a      	mov	r2, r3
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	7819      	ldrb	r1, [r3, #0]
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	7858      	ldrb	r0, [r3, #1]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007b6e:	68ba      	ldr	r2, [r7, #8]
 8007b70:	8952      	ldrh	r2, [r2, #10]
 8007b72:	9202      	str	r2, [sp, #8]
 8007b74:	2203      	movs	r2, #3
 8007b76:	9201      	str	r2, [sp, #4]
 8007b78:	9300      	str	r3, [sp, #0]
 8007b7a:	4623      	mov	r3, r4
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f002 f940 	bl	8009e04 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f004 fee3 	bl	800c958 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007b92:	2300      	movs	r3, #0
 8007b94:	2200      	movs	r2, #0
 8007b96:	210a      	movs	r1, #10
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 fc3d 	bl	8008418 <USBH_FindInterface>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007ba2:	7bfb      	ldrb	r3, [r7, #15]
 8007ba4:	2bff      	cmp	r3, #255	; 0xff
 8007ba6:	d002      	beq.n	8007bae <USBH_CDC_InterfaceInit+0x11a>
 8007ba8:	7bfb      	ldrb	r3, [r7, #15]
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d901      	bls.n	8007bb2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007bae:	2302      	movs	r3, #2
 8007bb0:	e0c2      	b.n	8007d38 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007bb2:	7bfb      	ldrb	r3, [r7, #15]
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	211a      	movs	r1, #26
 8007bb8:	fb01 f303 	mul.w	r3, r1, r3
 8007bbc:	4413      	add	r3, r2
 8007bbe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	b25b      	sxtb	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	da16      	bge.n	8007bf8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007bca:	7bfb      	ldrb	r3, [r7, #15]
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	211a      	movs	r1, #26
 8007bd0:	fb01 f303 	mul.w	r3, r1, r3
 8007bd4:	4413      	add	r3, r2
 8007bd6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007bda:	781a      	ldrb	r2, [r3, #0]
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007be0:	7bfb      	ldrb	r3, [r7, #15]
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	211a      	movs	r1, #26
 8007be6:	fb01 f303 	mul.w	r3, r1, r3
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007bf0:	881a      	ldrh	r2, [r3, #0]
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	835a      	strh	r2, [r3, #26]
 8007bf6:	e015      	b.n	8007c24 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007bf8:	7bfb      	ldrb	r3, [r7, #15]
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	211a      	movs	r1, #26
 8007bfe:	fb01 f303 	mul.w	r3, r1, r3
 8007c02:	4413      	add	r3, r2
 8007c04:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007c08:	781a      	ldrb	r2, [r3, #0]
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007c0e:	7bfb      	ldrb	r3, [r7, #15]
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	211a      	movs	r1, #26
 8007c14:	fb01 f303 	mul.w	r3, r1, r3
 8007c18:	4413      	add	r3, r2
 8007c1a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007c1e:	881a      	ldrh	r2, [r3, #0]
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007c24:	7bfb      	ldrb	r3, [r7, #15]
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	211a      	movs	r1, #26
 8007c2a:	fb01 f303 	mul.w	r3, r1, r3
 8007c2e:	4413      	add	r3, r2
 8007c30:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007c34:	781b      	ldrb	r3, [r3, #0]
 8007c36:	b25b      	sxtb	r3, r3
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	da16      	bge.n	8007c6a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	211a      	movs	r1, #26
 8007c42:	fb01 f303 	mul.w	r3, r1, r3
 8007c46:	4413      	add	r3, r2
 8007c48:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007c4c:	781a      	ldrb	r2, [r3, #0]
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007c52:	7bfb      	ldrb	r3, [r7, #15]
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	211a      	movs	r1, #26
 8007c58:	fb01 f303 	mul.w	r3, r1, r3
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007c62:	881a      	ldrh	r2, [r3, #0]
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	835a      	strh	r2, [r3, #26]
 8007c68:	e015      	b.n	8007c96 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	211a      	movs	r1, #26
 8007c70:	fb01 f303 	mul.w	r3, r1, r3
 8007c74:	4413      	add	r3, r2
 8007c76:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007c7a:	781a      	ldrb	r2, [r3, #0]
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	211a      	movs	r1, #26
 8007c86:	fb01 f303 	mul.w	r3, r1, r3
 8007c8a:	4413      	add	r3, r2
 8007c8c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007c90:	881a      	ldrh	r2, [r3, #0]
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	7b9b      	ldrb	r3, [r3, #14]
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f002 f8e0 	bl	8009e62 <USBH_AllocPipe>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	7bdb      	ldrb	r3, [r3, #15]
 8007cae:	4619      	mov	r1, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f002 f8d6 	bl	8009e62 <USBH_AllocPipe>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	461a      	mov	r2, r3
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	7b59      	ldrb	r1, [r3, #13]
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	7b98      	ldrb	r0, [r3, #14]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007cd2:	68ba      	ldr	r2, [r7, #8]
 8007cd4:	8b12      	ldrh	r2, [r2, #24]
 8007cd6:	9202      	str	r2, [sp, #8]
 8007cd8:	2202      	movs	r2, #2
 8007cda:	9201      	str	r2, [sp, #4]
 8007cdc:	9300      	str	r3, [sp, #0]
 8007cde:	4623      	mov	r3, r4
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f002 f88e 	bl	8009e04 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	7b19      	ldrb	r1, [r3, #12]
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	7bd8      	ldrb	r0, [r3, #15]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007cfc:	68ba      	ldr	r2, [r7, #8]
 8007cfe:	8b52      	ldrh	r2, [r2, #26]
 8007d00:	9202      	str	r2, [sp, #8]
 8007d02:	2202      	movs	r2, #2
 8007d04:	9201      	str	r2, [sp, #4]
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	4623      	mov	r3, r4
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f002 f879 	bl	8009e04 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	7b5b      	ldrb	r3, [r3, #13]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	4619      	mov	r1, r3
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f004 fe18 	bl	800c958 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	7b1b      	ldrb	r3, [r3, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	4619      	mov	r1, r3
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f004 fe11 	bl	800c958 <USBH_LL_SetToggle>

  return USBH_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3714      	adds	r7, #20
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd90      	pop	{r4, r7, pc}

08007d40 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d4e:	69db      	ldr	r3, [r3, #28]
 8007d50:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00e      	beq.n	8007d78 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f002 f86e 	bl	8009e42 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	4619      	mov	r1, r3
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f002 f899 	bl	8009ea4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2200      	movs	r2, #0
 8007d76:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	7b1b      	ldrb	r3, [r3, #12]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00e      	beq.n	8007d9e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	7b1b      	ldrb	r3, [r3, #12]
 8007d84:	4619      	mov	r1, r3
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f002 f85b 	bl	8009e42 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	7b1b      	ldrb	r3, [r3, #12]
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f002 f886 	bl	8009ea4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	7b5b      	ldrb	r3, [r3, #13]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00e      	beq.n	8007dc4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	7b5b      	ldrb	r3, [r3, #13]
 8007daa:	4619      	mov	r1, r3
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f002 f848 	bl	8009e42 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	7b5b      	ldrb	r3, [r3, #13]
 8007db6:	4619      	mov	r1, r3
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f002 f873 	bl	8009ea4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007dca:	69db      	ldr	r3, [r3, #28]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00b      	beq.n	8007de8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007dd6:	69db      	ldr	r3, [r3, #28]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f004 fe75 	bl	800cac8 <free>
    phost->pActiveClass->pData = 0U;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007de4:	2200      	movs	r2, #0
 8007de6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b084      	sub	sp, #16
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	3340      	adds	r3, #64	; 0x40
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 f8b1 	bl	8007f72 <GetLineCoding>
 8007e10:	4603      	mov	r3, r0
 8007e12:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007e14:	7afb      	ldrb	r3, [r7, #11]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d105      	bne.n	8007e26 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007e20:	2102      	movs	r1, #2
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007e26:	7afb      	ldrb	r3, [r7, #11]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e46:	69db      	ldr	r3, [r3, #28]
 8007e48:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007e50:	2b04      	cmp	r3, #4
 8007e52:	d877      	bhi.n	8007f44 <USBH_CDC_Process+0x114>
 8007e54:	a201      	add	r2, pc, #4	; (adr r2, 8007e5c <USBH_CDC_Process+0x2c>)
 8007e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e5a:	bf00      	nop
 8007e5c:	08007e71 	.word	0x08007e71
 8007e60:	08007e77 	.word	0x08007e77
 8007e64:	08007ea7 	.word	0x08007ea7
 8007e68:	08007f1b 	.word	0x08007f1b
 8007e6c:	08007f29 	.word	0x08007f29
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007e70:	2300      	movs	r3, #0
 8007e72:	73fb      	strb	r3, [r7, #15]
      break;
 8007e74:	e06d      	b.n	8007f52 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 f897 	bl	8007fb0 <SetLineCoding>
 8007e82:	4603      	mov	r3, r0
 8007e84:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007e86:	7bbb      	ldrb	r3, [r7, #14]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d104      	bne.n	8007e96 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	2202      	movs	r2, #2
 8007e90:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007e94:	e058      	b.n	8007f48 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007e96:	7bbb      	ldrb	r3, [r7, #14]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d055      	beq.n	8007f48 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	2204      	movs	r2, #4
 8007ea0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007ea4:	e050      	b.n	8007f48 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	3340      	adds	r3, #64	; 0x40
 8007eaa:	4619      	mov	r1, r3
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 f860 	bl	8007f72 <GetLineCoding>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007eb6:	7bbb      	ldrb	r3, [r7, #14]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d126      	bne.n	8007f0a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ece:	791b      	ldrb	r3, [r3, #4]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d13b      	bne.n	8007f4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ede:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d133      	bne.n	8007f4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007eee:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d12b      	bne.n	8007f4c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007efc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d124      	bne.n	8007f4c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f982 	bl	800820c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007f08:	e020      	b.n	8007f4c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007f0a:	7bbb      	ldrb	r3, [r7, #14]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d01d      	beq.n	8007f4c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	2204      	movs	r2, #4
 8007f14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007f18:	e018      	b.n	8007f4c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 f867 	bl	8007fee <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 f8f6 	bl	8008112 <CDC_ProcessReception>
      break;
 8007f26:	e014      	b.n	8007f52 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007f28:	2100      	movs	r1, #0
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f001 f95b 	bl	80091e6 <USBH_ClrFeature>
 8007f30:	4603      	mov	r3, r0
 8007f32:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d10a      	bne.n	8007f50 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8007f42:	e005      	b.n	8007f50 <USBH_CDC_Process+0x120>

    default:
      break;
 8007f44:	bf00      	nop
 8007f46:	e004      	b.n	8007f52 <USBH_CDC_Process+0x122>
      break;
 8007f48:	bf00      	nop
 8007f4a:	e002      	b.n	8007f52 <USBH_CDC_Process+0x122>
      break;
 8007f4c:	bf00      	nop
 8007f4e:	e000      	b.n	8007f52 <USBH_CDC_Process+0x122>
      break;
 8007f50:	bf00      	nop

  }

  return status;
 8007f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3710      	adds	r7, #16
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	370c      	adds	r7, #12
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr

08007f72 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b082      	sub	sp, #8
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
 8007f7a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	22a1      	movs	r2, #161	; 0xa1
 8007f80:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2221      	movs	r2, #33	; 0x21
 8007f86:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2207      	movs	r2, #7
 8007f98:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	2207      	movs	r2, #7
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f001 fbed 	bl	8009780 <USBH_CtlReq>
 8007fa6:	4603      	mov	r3, r0
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3708      	adds	r7, #8
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2221      	movs	r2, #33	; 0x21
 8007fbe:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2220      	movs	r2, #32
 8007fc4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2207      	movs	r2, #7
 8007fd6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	2207      	movs	r2, #7
 8007fdc:	4619      	mov	r1, r3
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f001 fbce 	bl	8009780 <USBH_CtlReq>
 8007fe4:	4603      	mov	r3, r0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b086      	sub	sp, #24
 8007ff2:	af02      	add	r7, sp, #8
 8007ff4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ffc:	69db      	ldr	r3, [r3, #28]
 8007ffe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008000:	2300      	movs	r3, #0
 8008002:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800800a:	2b01      	cmp	r3, #1
 800800c:	d002      	beq.n	8008014 <CDC_ProcessTransmission+0x26>
 800800e:	2b02      	cmp	r3, #2
 8008010:	d023      	beq.n	800805a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008012:	e07a      	b.n	800810a <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008018:	68fa      	ldr	r2, [r7, #12]
 800801a:	8b12      	ldrh	r2, [r2, #24]
 800801c:	4293      	cmp	r3, r2
 800801e:	d90b      	bls.n	8008038 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	69d9      	ldr	r1, [r3, #28]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	8b1a      	ldrh	r2, [r3, #24]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	7b5b      	ldrb	r3, [r3, #13]
 800802c:	2001      	movs	r0, #1
 800802e:	9000      	str	r0, [sp, #0]
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f001 fea4 	bl	8009d7e <USBH_BulkSendData>
 8008036:	e00b      	b.n	8008050 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8008040:	b29a      	uxth	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	7b5b      	ldrb	r3, [r3, #13]
 8008046:	2001      	movs	r0, #1
 8008048:	9000      	str	r0, [sp, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f001 fe97 	bl	8009d7e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2202      	movs	r2, #2
 8008054:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008058:	e057      	b.n	800810a <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	7b5b      	ldrb	r3, [r3, #13]
 800805e:	4619      	mov	r1, r3
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f004 fc4f 	bl	800c904 <USBH_LL_GetURBState>
 8008066:	4603      	mov	r3, r0
 8008068:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800806a:	7afb      	ldrb	r3, [r7, #11]
 800806c:	2b01      	cmp	r3, #1
 800806e:	d136      	bne.n	80080de <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	8b12      	ldrh	r2, [r2, #24]
 8008078:	4293      	cmp	r3, r2
 800807a:	d90e      	bls.n	800809a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008080:	68fa      	ldr	r2, [r7, #12]
 8008082:	8b12      	ldrh	r2, [r2, #24]
 8008084:	1a9a      	subs	r2, r3, r2
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	69db      	ldr	r3, [r3, #28]
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	8b12      	ldrh	r2, [r2, #24]
 8008092:	441a      	add	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	61da      	str	r2, [r3, #28]
 8008098:	e002      	b.n	80080a0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2200      	movs	r2, #0
 800809e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d004      	beq.n	80080b2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 80080b0:	e006      	b.n	80080c0 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 f892 	bl	80081e4 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2204      	movs	r2, #4
 80080c4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80080d4:	2200      	movs	r2, #0
 80080d6:	4619      	mov	r1, r3
 80080d8:	f001 ffe0 	bl	800a09c <osMessagePut>
      break;
 80080dc:	e014      	b.n	8008108 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 80080de:	7afb      	ldrb	r3, [r7, #11]
 80080e0:	2b02      	cmp	r3, #2
 80080e2:	d111      	bne.n	8008108 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2204      	movs	r2, #4
 80080f0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008100:	2200      	movs	r2, #0
 8008102:	4619      	mov	r1, r3
 8008104:	f001 ffca 	bl	800a09c <osMessagePut>
      break;
 8008108:	bf00      	nop
  }
}
 800810a:	bf00      	nop
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008112:	b580      	push	{r7, lr}
 8008114:	b086      	sub	sp, #24
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008120:	69db      	ldr	r3, [r3, #28]
 8008122:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008124:	2300      	movs	r3, #0
 8008126:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800812e:	2b03      	cmp	r3, #3
 8008130:	d002      	beq.n	8008138 <CDC_ProcessReception+0x26>
 8008132:	2b04      	cmp	r3, #4
 8008134:	d00e      	beq.n	8008154 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008136:	e051      	b.n	80081dc <CDC_ProcessReception+0xca>
      (void)USBH_BulkReceiveData(phost,
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	6a19      	ldr	r1, [r3, #32]
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	8b5a      	ldrh	r2, [r3, #26]
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	7b1b      	ldrb	r3, [r3, #12]
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f001 fe3f 	bl	8009dc8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	2204      	movs	r2, #4
 800814e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008152:	e043      	b.n	80081dc <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	7b1b      	ldrb	r3, [r3, #12]
 8008158:	4619      	mov	r1, r3
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f004 fbd2 	bl	800c904 <USBH_LL_GetURBState>
 8008160:	4603      	mov	r3, r0
 8008162:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008164:	7cfb      	ldrb	r3, [r7, #19]
 8008166:	2b01      	cmp	r3, #1
 8008168:	d137      	bne.n	80081da <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	7b1b      	ldrb	r3, [r3, #12]
 800816e:	4619      	mov	r1, r3
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f004 fb35 	bl	800c7e0 <USBH_LL_GetLastXferSize>
 8008176:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	429a      	cmp	r2, r3
 8008180:	d016      	beq.n	80081b0 <CDC_ProcessReception+0x9e>
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	8b5b      	ldrh	r3, [r3, #26]
 8008186:	461a      	mov	r2, r3
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	4293      	cmp	r3, r2
 800818c:	d910      	bls.n	80081b0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	1ad2      	subs	r2, r2, r3
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	6a1a      	ldr	r2, [r3, #32]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	441a      	add	r2, r3
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	2203      	movs	r2, #3
 80081aa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 80081ae:	e006      	b.n	80081be <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f81d 	bl	80081f8 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2204      	movs	r2, #4
 80081c2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80081d2:	2200      	movs	r2, #0
 80081d4:	4619      	mov	r1, r3
 80081d6:	f001 ff61 	bl	800a09c <osMessagePut>
      break;
 80081da:	bf00      	nop
  }
}
 80081dc:	bf00      	nop
 80081de:	3718      	adds	r7, #24
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008200:	bf00      	nop
 8008202:	370c      	adds	r7, #12
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008214:	bf00      	nop
 8008216:	370c      	adds	r7, #12
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr

08008220 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8008220:	b5b0      	push	{r4, r5, r7, lr}
 8008222:	b090      	sub	sp, #64	; 0x40
 8008224:	af00      	add	r7, sp, #0
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	4613      	mov	r3, r2
 800822c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d101      	bne.n	8008238 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008234:	2302      	movs	r3, #2
 8008236:	e04d      	b.n	80082d4 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	79fa      	ldrb	r2, [r7, #7]
 800823c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2200      	movs	r2, #0
 800824c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f000 f847 	bl	80082e4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2200      	movs	r2, #0
 800826a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d003      	beq.n	8008284 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	68ba      	ldr	r2, [r7, #8]
 8008280:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8008284:	4b15      	ldr	r3, [pc, #84]	; (80082dc <USBH_Init+0xbc>)
 8008286:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800828a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800828c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8008290:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008294:	2100      	movs	r1, #0
 8008296:	4618      	mov	r0, r3
 8008298:	f001 fed7 	bl	800a04a <osMessageCreate>
 800829c:	4602      	mov	r2, r0
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 80082a4:	4b0e      	ldr	r3, [pc, #56]	; (80082e0 <USBH_Init+0xc0>)
 80082a6:	f107 0414 	add.w	r4, r7, #20
 80082aa:	461d      	mov	r5, r3
 80082ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80082ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80082b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80082b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 80082b8:	f107 0314 	add.w	r3, r7, #20
 80082bc:	68f9      	ldr	r1, [r7, #12]
 80082be:	4618      	mov	r0, r3
 80082c0:	f001 fe63 	bl	8009f8a <osThreadCreate>
 80082c4:	4602      	mov	r2, r0
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f004 f9d3 	bl	800c678 <USBH_LL_Init>

  return USBH_OK;
 80082d2:	2300      	movs	r3, #0
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3740      	adds	r7, #64	; 0x40
 80082d8:	46bd      	mov	sp, r7
 80082da:	bdb0      	pop	{r4, r5, r7, pc}
 80082dc:	0800cec8 	.word	0x0800cec8
 80082e0:	0800ced8 	.word	0x0800ced8

080082e4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b085      	sub	sp, #20
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80082ec:	2300      	movs	r3, #0
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80082f0:	2300      	movs	r3, #0
 80082f2:	60fb      	str	r3, [r7, #12]
 80082f4:	e009      	b.n	800830a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	33e0      	adds	r3, #224	; 0xe0
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4413      	add	r3, r2
 8008300:	2200      	movs	r2, #0
 8008302:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	3301      	adds	r3, #1
 8008308:	60fb      	str	r3, [r7, #12]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2b0f      	cmp	r3, #15
 800830e:	d9f2      	bls.n	80082f6 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008310:	2300      	movs	r3, #0
 8008312:	60fb      	str	r3, [r7, #12]
 8008314:	e009      	b.n	800832a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008316:	687a      	ldr	r2, [r7, #4]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	4413      	add	r3, r2
 800831c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008320:	2200      	movs	r2, #0
 8008322:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	3301      	adds	r3, #1
 8008328:	60fb      	str	r3, [r7, #12]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008330:	d3f1      	bcc.n	8008316 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2201      	movs	r2, #1
 8008342:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2240      	movs	r2, #64	; 0x40
 8008356:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2201      	movs	r2, #1
 800836a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800838c:	b480      	push	{r7}
 800838e:	b085      	sub	sp, #20
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008396:	2300      	movs	r3, #0
 8008398:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d016      	beq.n	80083ce <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10e      	bne.n	80083c8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80083b0:	1c59      	adds	r1, r3, #1
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80083b8:	687a      	ldr	r2, [r7, #4]
 80083ba:	33de      	adds	r3, #222	; 0xde
 80083bc:	6839      	ldr	r1, [r7, #0]
 80083be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80083c2:	2300      	movs	r3, #0
 80083c4:	73fb      	strb	r3, [r7, #15]
 80083c6:	e004      	b.n	80083d2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80083c8:	2302      	movs	r3, #2
 80083ca:	73fb      	strb	r3, [r7, #15]
 80083cc:	e001      	b.n	80083d2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80083ce:	2302      	movs	r3, #2
 80083d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80083d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3714      	adds	r7, #20
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b085      	sub	sp, #20
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	460b      	mov	r3, r1
 80083ea:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80083ec:	2300      	movs	r3, #0
 80083ee:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80083f6:	78fa      	ldrb	r2, [r7, #3]
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d204      	bcs.n	8008406 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	78fa      	ldrb	r2, [r7, #3]
 8008400:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8008404:	e001      	b.n	800840a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008406:	2302      	movs	r3, #2
 8008408:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800840a:	7bfb      	ldrb	r3, [r7, #15]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008418:	b480      	push	{r7}
 800841a:	b087      	sub	sp, #28
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	4608      	mov	r0, r1
 8008422:	4611      	mov	r1, r2
 8008424:	461a      	mov	r2, r3
 8008426:	4603      	mov	r3, r0
 8008428:	70fb      	strb	r3, [r7, #3]
 800842a:	460b      	mov	r3, r1
 800842c:	70bb      	strb	r3, [r7, #2]
 800842e:	4613      	mov	r3, r2
 8008430:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008432:	2300      	movs	r3, #0
 8008434:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008436:	2300      	movs	r3, #0
 8008438:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008440:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008442:	e025      	b.n	8008490 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008444:	7dfb      	ldrb	r3, [r7, #23]
 8008446:	221a      	movs	r2, #26
 8008448:	fb02 f303 	mul.w	r3, r2, r3
 800844c:	3308      	adds	r3, #8
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	4413      	add	r3, r2
 8008452:	3302      	adds	r3, #2
 8008454:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	795b      	ldrb	r3, [r3, #5]
 800845a:	78fa      	ldrb	r2, [r7, #3]
 800845c:	429a      	cmp	r2, r3
 800845e:	d002      	beq.n	8008466 <USBH_FindInterface+0x4e>
 8008460:	78fb      	ldrb	r3, [r7, #3]
 8008462:	2bff      	cmp	r3, #255	; 0xff
 8008464:	d111      	bne.n	800848a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800846a:	78ba      	ldrb	r2, [r7, #2]
 800846c:	429a      	cmp	r2, r3
 800846e:	d002      	beq.n	8008476 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008470:	78bb      	ldrb	r3, [r7, #2]
 8008472:	2bff      	cmp	r3, #255	; 0xff
 8008474:	d109      	bne.n	800848a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800847a:	787a      	ldrb	r2, [r7, #1]
 800847c:	429a      	cmp	r2, r3
 800847e:	d002      	beq.n	8008486 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008480:	787b      	ldrb	r3, [r7, #1]
 8008482:	2bff      	cmp	r3, #255	; 0xff
 8008484:	d101      	bne.n	800848a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008486:	7dfb      	ldrb	r3, [r7, #23]
 8008488:	e006      	b.n	8008498 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800848a:	7dfb      	ldrb	r3, [r7, #23]
 800848c:	3301      	adds	r3, #1
 800848e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008490:	7dfb      	ldrb	r3, [r7, #23]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d9d6      	bls.n	8008444 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008496:	23ff      	movs	r3, #255	; 0xff
}
 8008498:	4618      	mov	r0, r3
 800849a:	371c      	adds	r7, #28
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f004 f91f 	bl	800c6f0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80084b2:	2101      	movs	r1, #1
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f004 fa38 	bl	800c92a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3708      	adds	r7, #8
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b088      	sub	sp, #32
 80084c8:	af04      	add	r7, sp, #16
 80084ca:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80084cc:	2302      	movs	r3, #2
 80084ce:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80084d0:	2300      	movs	r3, #0
 80084d2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d102      	bne.n	80084e6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2203      	movs	r2, #3
 80084e4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	2b0b      	cmp	r3, #11
 80084ee:	f200 8247 	bhi.w	8008980 <USBH_Process+0x4bc>
 80084f2:	a201      	add	r2, pc, #4	; (adr r2, 80084f8 <USBH_Process+0x34>)
 80084f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084f8:	08008529 	.word	0x08008529
 80084fc:	08008577 	.word	0x08008577
 8008500:	080085fb 	.word	0x080085fb
 8008504:	080088ff 	.word	0x080088ff
 8008508:	08008981 	.word	0x08008981
 800850c:	080086bb 	.word	0x080086bb
 8008510:	08008889 	.word	0x08008889
 8008514:	0800870d 	.word	0x0800870d
 8008518:	08008749 	.word	0x08008749
 800851c:	08008783 	.word	0x08008783
 8008520:	080087e1 	.word	0x080087e1
 8008524:	080088e7 	.word	0x080088e7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800852e:	b2db      	uxtb	r3, r3
 8008530:	2b00      	cmp	r3, #0
 8008532:	f000 8227 	beq.w	8008984 <USBH_Process+0x4c0>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2201      	movs	r2, #1
 800853a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800853c:	20c8      	movs	r0, #200	; 0xc8
 800853e:	f004 fa3b 	bl	800c9b8 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f004 f931 	bl	800c7aa <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800856c:	2200      	movs	r2, #0
 800856e:	4619      	mov	r1, r3
 8008570:	f001 fd94 	bl	800a09c <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008574:	e206      	b.n	8008984 <USBH_Process+0x4c0>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800857c:	2b01      	cmp	r3, #1
 800857e:	d107      	bne.n	8008590 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2202      	movs	r2, #2
 800858c:	701a      	strb	r2, [r3, #0]
 800858e:	e025      	b.n	80085dc <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008596:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800859a:	d914      	bls.n	80085c6 <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80085a2:	3301      	adds	r3, #1
 80085a4:	b2da      	uxtb	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80085b2:	2b03      	cmp	r3, #3
 80085b4:	d903      	bls.n	80085be <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	220d      	movs	r2, #13
 80085ba:	701a      	strb	r2, [r3, #0]
 80085bc:	e00e      	b.n	80085dc <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	701a      	strb	r2, [r3, #0]
 80085c4:	e00a      	b.n	80085dc <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80085cc:	f103 020a 	add.w	r2, r3, #10
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80085d6:	200a      	movs	r0, #10
 80085d8:	f004 f9ee 	bl	800c9b8 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2201      	movs	r2, #1
 80085e0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80085f0:	2200      	movs	r2, #0
 80085f2:	4619      	mov	r1, r3
 80085f4:	f001 fd52 	bl	800a09c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80085f8:	e1cb      	b.n	8008992 <USBH_Process+0x4ce>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008600:	2b00      	cmp	r3, #0
 8008602:	d005      	beq.n	8008610 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800860a:	2104      	movs	r1, #4
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008610:	2064      	movs	r0, #100	; 0x64
 8008612:	f004 f9d1 	bl	800c9b8 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f004 f8a0 	bl	800c75c <USBH_LL_GetSpeed>
 800861c:	4603      	mov	r3, r0
 800861e:	461a      	mov	r2, r3
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2205      	movs	r2, #5
 800862a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800862c:	2100      	movs	r1, #0
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f001 fc17 	bl	8009e62 <USBH_AllocPipe>
 8008634:	4603      	mov	r3, r0
 8008636:	461a      	mov	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800863c:	2180      	movs	r1, #128	; 0x80
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f001 fc0f 	bl	8009e62 <USBH_AllocPipe>
 8008644:	4603      	mov	r3, r0
 8008646:	461a      	mov	r2, r3
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	7919      	ldrb	r1, [r3, #4]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008660:	b292      	uxth	r2, r2
 8008662:	9202      	str	r2, [sp, #8]
 8008664:	2200      	movs	r2, #0
 8008666:	9201      	str	r2, [sp, #4]
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	4603      	mov	r3, r0
 800866c:	2280      	movs	r2, #128	; 0x80
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f001 fbc8 	bl	8009e04 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	7959      	ldrb	r1, [r3, #5]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008688:	b292      	uxth	r2, r2
 800868a:	9202      	str	r2, [sp, #8]
 800868c:	2200      	movs	r2, #0
 800868e:	9201      	str	r2, [sp, #4]
 8008690:	9300      	str	r3, [sp, #0]
 8008692:	4603      	mov	r3, r0
 8008694:	2200      	movs	r2, #0
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f001 fbb4 	bl	8009e04 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80086b0:	2200      	movs	r2, #0
 80086b2:	4619      	mov	r1, r3
 80086b4:	f001 fcf2 	bl	800a09c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80086b8:	e16b      	b.n	8008992 <USBH_Process+0x4ce>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 f96e 	bl	800899c <USBH_HandleEnum>
 80086c0:	4603      	mov	r3, r0
 80086c2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80086c4:	7bbb      	ldrb	r3, [r7, #14]
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f040 815d 	bne.w	8008988 <USBH_Process+0x4c4>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d103      	bne.n	80086e8 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2208      	movs	r2, #8
 80086e4:	701a      	strb	r2, [r3, #0]
 80086e6:	e002      	b.n	80086ee <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2207      	movs	r2, #7
 80086ec:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2205      	movs	r2, #5
 80086f2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008702:	2200      	movs	r2, #0
 8008704:	4619      	mov	r1, r3
 8008706:	f001 fcc9 	bl	800a09c <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800870a:	e13d      	b.n	8008988 <USBH_Process+0x4c4>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008712:	2b00      	cmp	r3, #0
 8008714:	f000 813a 	beq.w	800898c <USBH_Process+0x4c8>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800871e:	2101      	movs	r1, #1
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2208      	movs	r2, #8
 8008728:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2205      	movs	r2, #5
 800872e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800873e:	2200      	movs	r2, #0
 8008740:	4619      	mov	r1, r3
 8008742:	f001 fcab 	bl	800a09c <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008746:	e121      	b.n	800898c <USBH_Process+0x4c8>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800874e:	b29b      	uxth	r3, r3
 8008750:	4619      	mov	r1, r3
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 fd00 	bl	8009158 <USBH_SetCfg>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d102      	bne.n	8008764 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2209      	movs	r2, #9
 8008762:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2201      	movs	r2, #1
 8008768:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008778:	2200      	movs	r2, #0
 800877a:	4619      	mov	r1, r3
 800877c:	f001 fc8e 	bl	800a09c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008780:	e107      	b.n	8008992 <USBH_Process+0x4ce>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8008788:	f003 0320 	and.w	r3, r3, #32
 800878c:	2b00      	cmp	r3, #0
 800878e:	d015      	beq.n	80087bc <USBH_Process+0x2f8>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008790:	2101      	movs	r1, #1
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fd03 	bl	800919e <USBH_SetFeature>
 8008798:	4603      	mov	r3, r0
 800879a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800879c:	7bbb      	ldrb	r3, [r7, #14]
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d103      	bne.n	80087ac <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	220a      	movs	r2, #10
 80087a8:	701a      	strb	r2, [r3, #0]
 80087aa:	e00a      	b.n	80087c2 <USBH_Process+0x2fe>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80087ac:	7bbb      	ldrb	r3, [r7, #14]
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b03      	cmp	r3, #3
 80087b2:	d106      	bne.n	80087c2 <USBH_Process+0x2fe>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	220a      	movs	r2, #10
 80087b8:	701a      	strb	r2, [r3, #0]
 80087ba:	e002      	b.n	80087c2 <USBH_Process+0x2fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	220a      	movs	r2, #10
 80087c0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2201      	movs	r2, #1
 80087c6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80087d6:	2200      	movs	r2, #0
 80087d8:	4619      	mov	r1, r3
 80087da:	f001 fc5f 	bl	800a09c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80087de:	e0d8      	b.n	8008992 <USBH_Process+0x4ce>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d03f      	beq.n	800886a <USBH_Process+0x3a6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80087f2:	2300      	movs	r3, #0
 80087f4:	73fb      	strb	r3, [r7, #15]
 80087f6:	e016      	b.n	8008826 <USBH_Process+0x362>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80087f8:	7bfa      	ldrb	r2, [r7, #15]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	32de      	adds	r2, #222	; 0xde
 80087fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008802:	791a      	ldrb	r2, [r3, #4]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800880a:	429a      	cmp	r2, r3
 800880c:	d108      	bne.n	8008820 <USBH_Process+0x35c>
          {
            phost->pActiveClass = phost->pClass[idx];
 800880e:	7bfa      	ldrb	r2, [r7, #15]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	32de      	adds	r2, #222	; 0xde
 8008814:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800881e:	e005      	b.n	800882c <USBH_Process+0x368>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008820:	7bfb      	ldrb	r3, [r7, #15]
 8008822:	3301      	adds	r3, #1
 8008824:	73fb      	strb	r3, [r7, #15]
 8008826:	7bfb      	ldrb	r3, [r7, #15]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d0e5      	beq.n	80087f8 <USBH_Process+0x334>
          }
        }

        if (phost->pActiveClass != NULL)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008832:	2b00      	cmp	r3, #0
 8008834:	d016      	beq.n	8008864 <USBH_Process+0x3a0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	4798      	blx	r3
 8008842:	4603      	mov	r3, r0
 8008844:	2b00      	cmp	r3, #0
 8008846:	d109      	bne.n	800885c <USBH_Process+0x398>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2206      	movs	r2, #6
 800884c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008854:	2103      	movs	r1, #3
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	4798      	blx	r3
 800885a:	e006      	b.n	800886a <USBH_Process+0x3a6>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	220d      	movs	r2, #13
 8008860:	701a      	strb	r2, [r3, #0]
 8008862:	e002      	b.n	800886a <USBH_Process+0x3a6>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	220d      	movs	r2, #13
 8008868:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2205      	movs	r2, #5
 800886e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800887e:	2200      	movs	r2, #0
 8008880:	4619      	mov	r1, r3
 8008882:	f001 fc0b 	bl	800a09c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008886:	e084      	b.n	8008992 <USBH_Process+0x4ce>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800888e:	2b00      	cmp	r3, #0
 8008890:	d017      	beq.n	80088c2 <USBH_Process+0x3fe>
      {
        status = phost->pActiveClass->Requests(phost);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	4798      	blx	r3
 800889e:	4603      	mov	r3, r0
 80088a0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80088a2:	7bbb      	ldrb	r3, [r7, #14]
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d103      	bne.n	80088b2 <USBH_Process+0x3ee>
        {
          phost->gState = HOST_CLASS;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	220b      	movs	r2, #11
 80088ae:	701a      	strb	r2, [r3, #0]
 80088b0:	e00a      	b.n	80088c8 <USBH_Process+0x404>
        }
        else if (status == USBH_FAIL)
 80088b2:	7bbb      	ldrb	r3, [r7, #14]
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d106      	bne.n	80088c8 <USBH_Process+0x404>
        {
          phost->gState = HOST_ABORT_STATE;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	220d      	movs	r2, #13
 80088be:	701a      	strb	r2, [r3, #0]
 80088c0:	e002      	b.n	80088c8 <USBH_Process+0x404>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	220d      	movs	r2, #13
 80088c6:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2205      	movs	r2, #5
 80088cc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80088dc:	2200      	movs	r2, #0
 80088de:	4619      	mov	r1, r3
 80088e0:	f001 fbdc 	bl	800a09c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80088e4:	e055      	b.n	8008992 <USBH_Process+0x4ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d04f      	beq.n	8008990 <USBH_Process+0x4cc>
      {
        phost->pActiveClass->BgndProcess(phost);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80088f6:	695b      	ldr	r3, [r3, #20]
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	4798      	blx	r3
      }
      break;
 80088fc:	e048      	b.n	8008990 <USBH_Process+0x4cc>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2200      	movs	r2, #0
 8008902:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f7ff fcec 	bl	80082e4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008912:	2b00      	cmp	r3, #0
 8008914:	d009      	beq.n	800892a <USBH_Process+0x466>
      {
        phost->pActiveClass->DeInit(phost);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008930:	2b00      	cmp	r3, #0
 8008932:	d005      	beq.n	8008940 <USBH_Process+0x47c>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800893a:	2105      	movs	r1, #5
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8008946:	b2db      	uxtb	r3, r3
 8008948:	2b01      	cmp	r3, #1
 800894a:	d107      	bne.n	800895c <USBH_Process+0x498>
      {
        phost->device.is_ReEnumerated = 0U;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2200      	movs	r2, #0
 8008950:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f7ff fda5 	bl	80084a4 <USBH_Start>
 800895a:	e002      	b.n	8008962 <USBH_Process+0x49e>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f003 fec7 	bl	800c6f0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2201      	movs	r2, #1
 8008966:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008976:	2200      	movs	r2, #0
 8008978:	4619      	mov	r1, r3
 800897a:	f001 fb8f 	bl	800a09c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800897e:	e008      	b.n	8008992 <USBH_Process+0x4ce>

    case HOST_ABORT_STATE:
    default :
      break;
 8008980:	bf00      	nop
 8008982:	e006      	b.n	8008992 <USBH_Process+0x4ce>
      break;
 8008984:	bf00      	nop
 8008986:	e004      	b.n	8008992 <USBH_Process+0x4ce>
      break;
 8008988:	bf00      	nop
 800898a:	e002      	b.n	8008992 <USBH_Process+0x4ce>
    break;
 800898c:	bf00      	nop
 800898e:	e000      	b.n	8008992 <USBH_Process+0x4ce>
      break;
 8008990:	bf00      	nop
  }
  return USBH_OK;
 8008992:	2300      	movs	r3, #0
}
 8008994:	4618      	mov	r0, r3
 8008996:	3710      	adds	r7, #16
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}

0800899c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b088      	sub	sp, #32
 80089a0:	af04      	add	r7, sp, #16
 80089a2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80089a4:	2301      	movs	r3, #1
 80089a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80089a8:	2301      	movs	r3, #1
 80089aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	785b      	ldrb	r3, [r3, #1]
 80089b0:	2b07      	cmp	r3, #7
 80089b2:	f200 8208 	bhi.w	8008dc6 <USBH_HandleEnum+0x42a>
 80089b6:	a201      	add	r2, pc, #4	; (adr r2, 80089bc <USBH_HandleEnum+0x20>)
 80089b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089bc:	080089dd 	.word	0x080089dd
 80089c0:	08008a9b 	.word	0x08008a9b
 80089c4:	08008b05 	.word	0x08008b05
 80089c8:	08008b93 	.word	0x08008b93
 80089cc:	08008bfd 	.word	0x08008bfd
 80089d0:	08008c6d 	.word	0x08008c6d
 80089d4:	08008d09 	.word	0x08008d09
 80089d8:	08008d87 	.word	0x08008d87
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80089dc:	2108      	movs	r1, #8
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 faea 	bl	8008fb8 <USBH_Get_DevDesc>
 80089e4:	4603      	mov	r3, r0
 80089e6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80089e8:	7bbb      	ldrb	r3, [r7, #14]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d130      	bne.n	8008a50 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	7919      	ldrb	r1, [r3, #4]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008a12:	b292      	uxth	r2, r2
 8008a14:	9202      	str	r2, [sp, #8]
 8008a16:	2200      	movs	r2, #0
 8008a18:	9201      	str	r2, [sp, #4]
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2280      	movs	r2, #128	; 0x80
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f001 f9ef 	bl	8009e04 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	7959      	ldrb	r1, [r3, #5]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008a3a:	b292      	uxth	r2, r2
 8008a3c:	9202      	str	r2, [sp, #8]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	9201      	str	r2, [sp, #4]
 8008a42:	9300      	str	r3, [sp, #0]
 8008a44:	4603      	mov	r3, r0
 8008a46:	2200      	movs	r2, #0
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f001 f9db 	bl	8009e04 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008a4e:	e1bc      	b.n	8008dca <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008a50:	7bbb      	ldrb	r3, [r7, #14]
 8008a52:	2b03      	cmp	r3, #3
 8008a54:	f040 81b9 	bne.w	8008dca <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a5e:	3301      	adds	r3, #1
 8008a60:	b2da      	uxtb	r2, r3
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a6e:	2b03      	cmp	r3, #3
 8008a70:	d903      	bls.n	8008a7a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	220d      	movs	r2, #13
 8008a76:	701a      	strb	r2, [r3, #0]
      break;
 8008a78:	e1a7      	b.n	8008dca <USBH_HandleEnum+0x42e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	795b      	ldrb	r3, [r3, #5]
 8008a7e:	4619      	mov	r1, r3
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f001 fa0f 	bl	8009ea4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	791b      	ldrb	r3, [r3, #4]
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f001 fa09 	bl	8009ea4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	701a      	strb	r2, [r3, #0]
      break;
 8008a98:	e197      	b.n	8008dca <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008a9a:	2112      	movs	r1, #18
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f000 fa8b 	bl	8008fb8 <USBH_Get_DevDesc>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008aa6:	7bbb      	ldrb	r3, [r7, #14]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d103      	bne.n	8008ab4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2202      	movs	r2, #2
 8008ab0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008ab2:	e18c      	b.n	8008dce <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ab4:	7bbb      	ldrb	r3, [r7, #14]
 8008ab6:	2b03      	cmp	r3, #3
 8008ab8:	f040 8189 	bne.w	8008dce <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	b2da      	uxtb	r2, r3
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008ad2:	2b03      	cmp	r3, #3
 8008ad4:	d903      	bls.n	8008ade <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	220d      	movs	r2, #13
 8008ada:	701a      	strb	r2, [r3, #0]
      break;
 8008adc:	e177      	b.n	8008dce <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	795b      	ldrb	r3, [r3, #5]
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f001 f9dd 	bl	8009ea4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	791b      	ldrb	r3, [r3, #4]
 8008aee:	4619      	mov	r1, r3
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f001 f9d7 	bl	8009ea4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	701a      	strb	r2, [r3, #0]
      break;
 8008b02:	e164      	b.n	8008dce <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008b04:	2101      	movs	r1, #1
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 fb02 	bl	8009110 <USBH_SetAddress>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b10:	7bbb      	ldrb	r3, [r7, #14]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d132      	bne.n	8008b7c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008b16:	2002      	movs	r0, #2
 8008b18:	f003 ff4e 	bl	800c9b8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2203      	movs	r2, #3
 8008b28:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	7919      	ldrb	r1, [r3, #4]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b3a:	687a      	ldr	r2, [r7, #4]
 8008b3c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008b3e:	b292      	uxth	r2, r2
 8008b40:	9202      	str	r2, [sp, #8]
 8008b42:	2200      	movs	r2, #0
 8008b44:	9201      	str	r2, [sp, #4]
 8008b46:	9300      	str	r3, [sp, #0]
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2280      	movs	r2, #128	; 0x80
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f001 f959 	bl	8009e04 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	7959      	ldrb	r1, [r3, #5]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b66:	b292      	uxth	r2, r2
 8008b68:	9202      	str	r2, [sp, #8]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	9201      	str	r2, [sp, #4]
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	4603      	mov	r3, r0
 8008b72:	2200      	movs	r2, #0
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f001 f945 	bl	8009e04 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008b7a:	e12a      	b.n	8008dd2 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b7c:	7bbb      	ldrb	r3, [r7, #14]
 8008b7e:	2b03      	cmp	r3, #3
 8008b80:	f040 8127 	bne.w	8008dd2 <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	220d      	movs	r2, #13
 8008b88:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	705a      	strb	r2, [r3, #1]
      break;
 8008b90:	e11f      	b.n	8008dd2 <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008b92:	2109      	movs	r1, #9
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fa37 	bl	8009008 <USBH_Get_CfgDesc>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d103      	bne.n	8008bac <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2204      	movs	r2, #4
 8008ba8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008baa:	e114      	b.n	8008dd6 <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	2b03      	cmp	r3, #3
 8008bb0:	f040 8111 	bne.w	8008dd6 <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008bba:	3301      	adds	r3, #1
 8008bbc:	b2da      	uxtb	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008bca:	2b03      	cmp	r3, #3
 8008bcc:	d903      	bls.n	8008bd6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	220d      	movs	r2, #13
 8008bd2:	701a      	strb	r2, [r3, #0]
      break;
 8008bd4:	e0ff      	b.n	8008dd6 <USBH_HandleEnum+0x43a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	795b      	ldrb	r3, [r3, #5]
 8008bda:	4619      	mov	r1, r3
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f001 f961 	bl	8009ea4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	791b      	ldrb	r3, [r3, #4]
 8008be6:	4619      	mov	r1, r3
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f001 f95b 	bl	8009ea4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	701a      	strb	r2, [r3, #0]
      break;
 8008bfa:	e0ec      	b.n	8008dd6 <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008c02:	4619      	mov	r1, r3
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f000 f9ff 	bl	8009008 <USBH_Get_CfgDesc>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c0e:	7bbb      	ldrb	r3, [r7, #14]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d103      	bne.n	8008c1c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2205      	movs	r2, #5
 8008c18:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c1a:	e0de      	b.n	8008dda <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c1c:	7bbb      	ldrb	r3, [r7, #14]
 8008c1e:	2b03      	cmp	r3, #3
 8008c20:	f040 80db 	bne.w	8008dda <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	b2da      	uxtb	r2, r3
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c3a:	2b03      	cmp	r3, #3
 8008c3c:	d903      	bls.n	8008c46 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	220d      	movs	r2, #13
 8008c42:	701a      	strb	r2, [r3, #0]
      break;
 8008c44:	e0c9      	b.n	8008dda <USBH_HandleEnum+0x43e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	795b      	ldrb	r3, [r3, #5]
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f001 f929 	bl	8009ea4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	791b      	ldrb	r3, [r3, #4]
 8008c56:	4619      	mov	r1, r3
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f001 f923 	bl	8009ea4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	701a      	strb	r2, [r3, #0]
      break;
 8008c6a:	e0b6      	b.n	8008dda <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d036      	beq.n	8008ce4 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008c82:	23ff      	movs	r3, #255	; 0xff
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f9e3 	bl	8009050 <USBH_Get_StringDesc>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008c8e:	7bbb      	ldrb	r3, [r7, #14]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d111      	bne.n	8008cb8 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2206      	movs	r2, #6
 8008c98:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2205      	movs	r2, #5
 8008c9e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008cae:	2200      	movs	r2, #0
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	f001 f9f3 	bl	800a09c <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008cb6:	e092      	b.n	8008dde <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cb8:	7bbb      	ldrb	r3, [r7, #14]
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	f040 808f 	bne.w	8008dde <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2206      	movs	r2, #6
 8008cc4:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2205      	movs	r2, #5
 8008cca:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008cda:	2200      	movs	r2, #0
 8008cdc:	4619      	mov	r1, r3
 8008cde:	f001 f9dd 	bl	800a09c <osMessagePut>
      break;
 8008ce2:	e07c      	b.n	8008dde <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2206      	movs	r2, #6
 8008ce8:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2205      	movs	r2, #5
 8008cee:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008cfe:	2200      	movs	r2, #0
 8008d00:	4619      	mov	r1, r3
 8008d02:	f001 f9cb 	bl	800a09c <osMessagePut>
      break;
 8008d06:	e06a      	b.n	8008dde <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d027      	beq.n	8008d62 <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d1e:	23ff      	movs	r3, #255	; 0xff
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 f995 	bl	8009050 <USBH_Get_StringDesc>
 8008d26:	4603      	mov	r3, r0
 8008d28:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d2a:	7bbb      	ldrb	r3, [r7, #14]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d103      	bne.n	8008d38 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2207      	movs	r2, #7
 8008d34:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d36:	e054      	b.n	8008de2 <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d38:	7bbb      	ldrb	r3, [r7, #14]
 8008d3a:	2b03      	cmp	r3, #3
 8008d3c:	d151      	bne.n	8008de2 <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2207      	movs	r2, #7
 8008d42:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2205      	movs	r2, #5
 8008d48:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008d58:	2200      	movs	r2, #0
 8008d5a:	4619      	mov	r1, r3
 8008d5c:	f001 f99e 	bl	800a09c <osMessagePut>
      break;
 8008d60:	e03f      	b.n	8008de2 <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2207      	movs	r2, #7
 8008d66:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2205      	movs	r2, #5
 8008d6c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	4619      	mov	r1, r3
 8008d80:	f001 f98c 	bl	800a09c <osMessagePut>
      break;
 8008d84:	e02d      	b.n	8008de2 <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d017      	beq.n	8008dc0 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d9c:	23ff      	movs	r3, #255	; 0xff
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 f956 	bl	8009050 <USBH_Get_StringDesc>
 8008da4:	4603      	mov	r3, r0
 8008da6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008da8:	7bbb      	ldrb	r3, [r7, #14]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d102      	bne.n	8008db4 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008dae:	2300      	movs	r3, #0
 8008db0:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008db2:	e018      	b.n	8008de6 <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008db4:	7bbb      	ldrb	r3, [r7, #14]
 8008db6:	2b03      	cmp	r3, #3
 8008db8:	d115      	bne.n	8008de6 <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	73fb      	strb	r3, [r7, #15]
      break;
 8008dbe:	e012      	b.n	8008de6 <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8008dc4:	e00f      	b.n	8008de6 <USBH_HandleEnum+0x44a>

    default:
      break;
 8008dc6:	bf00      	nop
 8008dc8:	e00e      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008dca:	bf00      	nop
 8008dcc:	e00c      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008dce:	bf00      	nop
 8008dd0:	e00a      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008dd2:	bf00      	nop
 8008dd4:	e008      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008dd6:	bf00      	nop
 8008dd8:	e006      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008dda:	bf00      	nop
 8008ddc:	e004      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008dde:	bf00      	nop
 8008de0:	e002      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008de2:	bf00      	nop
 8008de4:	e000      	b.n	8008de8 <USBH_HandleEnum+0x44c>
      break;
 8008de6:	bf00      	nop
  }
  return Status;
 8008de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop

08008df4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	683a      	ldr	r2, [r7, #0]
 8008e02:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008e06:	bf00      	nop
 8008e08:	370c      	adds	r7, #12
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr

08008e12 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008e12:	b580      	push	{r7, lr}
 8008e14:	b082      	sub	sp, #8
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008e20:	1c5a      	adds	r2, r3, #1
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 f804 	bl	8008e36 <USBH_HandleSof>
}
 8008e2e:	bf00      	nop
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008e36:	b580      	push	{r7, lr}
 8008e38:	b082      	sub	sp, #8
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	2b0b      	cmp	r3, #11
 8008e46:	d10a      	bne.n	8008e5e <USBH_HandleSof+0x28>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d005      	beq.n	8008e5e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e58:	699b      	ldr	r3, [r3, #24]
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	4798      	blx	r3
  }
}
 8008e5e:	bf00      	nop
 8008e60:	3708      	adds	r7, #8
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}

08008e66 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008e66:	b580      	push	{r7, lr}
 8008e68:	b082      	sub	sp, #8
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2201      	movs	r2, #1
 8008e72:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	4619      	mov	r1, r3
 8008e8e:	f001 f905 	bl	800a09c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008e92:	bf00      	nop
}
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008e9a:	b480      	push	{r7}
 8008e9c:	b083      	sub	sp, #12
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008eaa:	bf00      	nop
}
 8008eac:	370c      	adds	r7, #12
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr

08008eb6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b082      	sub	sp, #8
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008eea:	2200      	movs	r2, #0
 8008eec:	4619      	mov	r1, r3
 8008eee:	f001 f8d5 	bl	800a09c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3708      	adds	r7, #8
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2201      	movs	r2, #1
 8008f08:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f003 fc02 	bl	800c726 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	791b      	ldrb	r3, [r3, #4]
 8008f26:	4619      	mov	r1, r3
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 ffbb 	bl	8009ea4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	795b      	ldrb	r3, [r3, #5]
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 ffb5 	bl	8009ea4 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008f4e:	2200      	movs	r2, #0
 8008f50:	4619      	mov	r1, r3
 8008f52:	f001 f8a3 	bl	800a09c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3708      	adds	r7, #8
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b086      	sub	sp, #24
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 13d8 	ldr.w	r1, [r3, #984]	; 0x3d8
 8008f6e:	f107 030c 	add.w	r3, r7, #12
 8008f72:	f04f 32ff 	mov.w	r2, #4294967295
 8008f76:	4618      	mov	r0, r3
 8008f78:	f001 f8d0 	bl	800a11c <osMessageGet>
    if (event.status == osEventMessage)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2b10      	cmp	r3, #16
 8008f80:	d1f2      	bne.n	8008f68 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f7ff fa9e 	bl	80084c4 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8008f88:	e7ee      	b.n	8008f68 <USBH_Process_OS+0x8>

08008f8a <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8008f8a:	b580      	push	{r7, lr}
 8008f8c:	b082      	sub	sp, #8
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2201      	movs	r2, #1
 8008f96:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	4619      	mov	r1, r3
 8008faa:	f001 f877 	bl	800a09c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 8008fae:	2300      	movs	r3, #0
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3708      	adds	r7, #8
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af02      	add	r7, sp, #8
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008fca:	78fb      	ldrb	r3, [r7, #3]
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	9300      	str	r3, [sp, #0]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008fd6:	2100      	movs	r1, #0
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f864 	bl	80090a6 <USBH_GetDescriptor>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8008fe2:	7bfb      	ldrb	r3, [r7, #15]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d10a      	bne.n	8008ffe <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f203 3026 	addw	r0, r3, #806	; 0x326
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008ff4:	78fa      	ldrb	r2, [r7, #3]
 8008ff6:	b292      	uxth	r2, r2
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	f000 f918 	bl	800922e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8008ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009008:	b580      	push	{r7, lr}
 800900a:	b086      	sub	sp, #24
 800900c:	af02      	add	r7, sp, #8
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	460b      	mov	r3, r1
 8009012:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	331c      	adds	r3, #28
 8009018:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800901a:	887b      	ldrh	r3, [r7, #2]
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009024:	2100      	movs	r1, #0
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 f83d 	bl	80090a6 <USBH_GetDescriptor>
 800902c:	4603      	mov	r3, r0
 800902e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009030:	7bfb      	ldrb	r3, [r7, #15]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d107      	bne.n	8009046 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009036:	887b      	ldrh	r3, [r7, #2]
 8009038:	461a      	mov	r2, r3
 800903a:	68b9      	ldr	r1, [r7, #8]
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 f987 	bl	8009350 <USBH_ParseCfgDesc>
 8009042:	4603      	mov	r3, r0
 8009044:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009046:	7bfb      	ldrb	r3, [r7, #15]
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b088      	sub	sp, #32
 8009054:	af02      	add	r7, sp, #8
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	607a      	str	r2, [r7, #4]
 800905a:	461a      	mov	r2, r3
 800905c:	460b      	mov	r3, r1
 800905e:	72fb      	strb	r3, [r7, #11]
 8009060:	4613      	mov	r3, r2
 8009062:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8009064:	7afb      	ldrb	r3, [r7, #11]
 8009066:	b29b      	uxth	r3, r3
 8009068:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800906c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009074:	893b      	ldrh	r3, [r7, #8]
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	460b      	mov	r3, r1
 800907a:	2100      	movs	r1, #0
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	f000 f812 	bl	80090a6 <USBH_GetDescriptor>
 8009082:	4603      	mov	r3, r0
 8009084:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009086:	7dfb      	ldrb	r3, [r7, #23]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d107      	bne.n	800909c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009092:	893a      	ldrh	r2, [r7, #8]
 8009094:	6879      	ldr	r1, [r7, #4]
 8009096:	4618      	mov	r0, r3
 8009098:	f000 fb24 	bl	80096e4 <USBH_ParseStringDesc>
  }

  return status;
 800909c:	7dfb      	ldrb	r3, [r7, #23]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3718      	adds	r7, #24
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 80090a6:	b580      	push	{r7, lr}
 80090a8:	b084      	sub	sp, #16
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	60f8      	str	r0, [r7, #12]
 80090ae:	607b      	str	r3, [r7, #4]
 80090b0:	460b      	mov	r3, r1
 80090b2:	72fb      	strb	r3, [r7, #11]
 80090b4:	4613      	mov	r3, r2
 80090b6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	789b      	ldrb	r3, [r3, #2]
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d11c      	bne.n	80090fa <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80090c0:	7afb      	ldrb	r3, [r7, #11]
 80090c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80090c6:	b2da      	uxtb	r2, r3
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2206      	movs	r2, #6
 80090d0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	893a      	ldrh	r2, [r7, #8]
 80090d6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80090d8:	893b      	ldrh	r3, [r7, #8]
 80090da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80090de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090e2:	d104      	bne.n	80090ee <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f240 4209 	movw	r2, #1033	; 0x409
 80090ea:	829a      	strh	r2, [r3, #20]
 80090ec:	e002      	b.n	80090f4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2200      	movs	r2, #0
 80090f2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	8b3a      	ldrh	r2, [r7, #24]
 80090f8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80090fa:	8b3b      	ldrh	r3, [r7, #24]
 80090fc:	461a      	mov	r2, r3
 80090fe:	6879      	ldr	r1, [r7, #4]
 8009100:	68f8      	ldr	r0, [r7, #12]
 8009102:	f000 fb3d 	bl	8009780 <USBH_CtlReq>
 8009106:	4603      	mov	r3, r0
}
 8009108:	4618      	mov	r0, r3
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	460b      	mov	r3, r1
 800911a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	789b      	ldrb	r3, [r3, #2]
 8009120:	2b01      	cmp	r3, #1
 8009122:	d10f      	bne.n	8009144 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2205      	movs	r2, #5
 800912e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009130:	78fb      	ldrb	r3, [r7, #3]
 8009132:	b29a      	uxth	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2200      	movs	r2, #0
 8009142:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009144:	2200      	movs	r2, #0
 8009146:	2100      	movs	r1, #0
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 fb19 	bl	8009780 <USBH_CtlReq>
 800914e:	4603      	mov	r3, r0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	460b      	mov	r3, r1
 8009162:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	789b      	ldrb	r3, [r3, #2]
 8009168:	2b01      	cmp	r3, #1
 800916a:	d10e      	bne.n	800918a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2200      	movs	r2, #0
 8009170:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2209      	movs	r2, #9
 8009176:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	887a      	ldrh	r2, [r7, #2]
 800917c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800918a:	2200      	movs	r2, #0
 800918c:	2100      	movs	r1, #0
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 faf6 	bl	8009780 <USBH_CtlReq>
 8009194:	4603      	mov	r3, r0
}
 8009196:	4618      	mov	r0, r3
 8009198:	3708      	adds	r7, #8
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}

0800919e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800919e:	b580      	push	{r7, lr}
 80091a0:	b082      	sub	sp, #8
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
 80091a6:	460b      	mov	r3, r1
 80091a8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	789b      	ldrb	r3, [r3, #2]
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d10f      	bne.n	80091d2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2203      	movs	r2, #3
 80091bc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80091be:	78fb      	ldrb	r3, [r7, #3]
 80091c0:	b29a      	uxth	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80091d2:	2200      	movs	r2, #0
 80091d4:	2100      	movs	r1, #0
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 fad2 	bl	8009780 <USBH_CtlReq>
 80091dc:	4603      	mov	r3, r0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3708      	adds	r7, #8
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b082      	sub	sp, #8
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
 80091ee:	460b      	mov	r3, r1
 80091f0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	789b      	ldrb	r3, [r3, #2]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d10f      	bne.n	800921a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2202      	movs	r2, #2
 80091fe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2201      	movs	r2, #1
 8009204:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2200      	movs	r2, #0
 800920a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800920c:	78fb      	ldrb	r3, [r7, #3]
 800920e:	b29a      	uxth	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800921a:	2200      	movs	r2, #0
 800921c:	2100      	movs	r1, #0
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 faae 	bl	8009780 <USBH_CtlReq>
 8009224:	4603      	mov	r3, r0
}
 8009226:	4618      	mov	r0, r3
 8009228:	3708      	adds	r7, #8
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800922e:	b480      	push	{r7}
 8009230:	b085      	sub	sp, #20
 8009232:	af00      	add	r7, sp, #0
 8009234:	60f8      	str	r0, [r7, #12]
 8009236:	60b9      	str	r1, [r7, #8]
 8009238:	4613      	mov	r3, r2
 800923a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	781a      	ldrb	r2, [r3, #0]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	785a      	ldrb	r2, [r3, #1]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	3302      	adds	r3, #2
 8009250:	781b      	ldrb	r3, [r3, #0]
 8009252:	b29a      	uxth	r2, r3
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	3303      	adds	r3, #3
 8009258:	781b      	ldrb	r3, [r3, #0]
 800925a:	b29b      	uxth	r3, r3
 800925c:	021b      	lsls	r3, r3, #8
 800925e:	b29b      	uxth	r3, r3
 8009260:	4313      	orrs	r3, r2
 8009262:	b29a      	uxth	r2, r3
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	791a      	ldrb	r2, [r3, #4]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	795a      	ldrb	r2, [r3, #5]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	799a      	ldrb	r2, [r3, #6]
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	79da      	ldrb	r2, [r3, #7]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	79db      	ldrb	r3, [r3, #7]
 800928c:	2b20      	cmp	r3, #32
 800928e:	dc11      	bgt.n	80092b4 <USBH_ParseDevDesc+0x86>
 8009290:	2b08      	cmp	r3, #8
 8009292:	db16      	blt.n	80092c2 <USBH_ParseDevDesc+0x94>
 8009294:	3b08      	subs	r3, #8
 8009296:	2201      	movs	r2, #1
 8009298:	fa02 f303 	lsl.w	r3, r2, r3
 800929c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 80092a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	bf14      	ite	ne
 80092a8:	2301      	movne	r3, #1
 80092aa:	2300      	moveq	r3, #0
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d102      	bne.n	80092b8 <USBH_ParseDevDesc+0x8a>
 80092b2:	e006      	b.n	80092c2 <USBH_ParseDevDesc+0x94>
 80092b4:	2b40      	cmp	r3, #64	; 0x40
 80092b6:	d104      	bne.n	80092c2 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	79da      	ldrb	r2, [r3, #7]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	71da      	strb	r2, [r3, #7]
      break;
 80092c0:	e003      	b.n	80092ca <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2240      	movs	r2, #64	; 0x40
 80092c6:	71da      	strb	r2, [r3, #7]
      break;
 80092c8:	bf00      	nop
  }

  if (length > 8U)
 80092ca:	88fb      	ldrh	r3, [r7, #6]
 80092cc:	2b08      	cmp	r3, #8
 80092ce:	d939      	bls.n	8009344 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	3308      	adds	r3, #8
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	b29a      	uxth	r2, r3
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	3309      	adds	r3, #9
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	b29b      	uxth	r3, r3
 80092e0:	021b      	lsls	r3, r3, #8
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	4313      	orrs	r3, r2
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	330a      	adds	r3, #10
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	b29a      	uxth	r2, r3
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	330b      	adds	r3, #11
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	021b      	lsls	r3, r3, #8
 80092fe:	b29b      	uxth	r3, r3
 8009300:	4313      	orrs	r3, r2
 8009302:	b29a      	uxth	r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	330c      	adds	r3, #12
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	b29a      	uxth	r2, r3
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	330d      	adds	r3, #13
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	b29b      	uxth	r3, r3
 8009318:	021b      	lsls	r3, r3, #8
 800931a:	b29b      	uxth	r3, r3
 800931c:	4313      	orrs	r3, r2
 800931e:	b29a      	uxth	r2, r3
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	7b9a      	ldrb	r2, [r3, #14]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	7bda      	ldrb	r2, [r3, #15]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	7c1a      	ldrb	r2, [r3, #16]
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	7c5a      	ldrb	r2, [r3, #17]
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	745a      	strb	r2, [r3, #17]
  }
}
 8009344:	bf00      	nop
 8009346:	3714      	adds	r7, #20
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b08c      	sub	sp, #48	; 0x30
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	4613      	mov	r3, r2
 800935c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009364:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009366:	2300      	movs	r3, #0
 8009368:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009370:	2300      	movs	r3, #0
 8009372:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8009376:	2300      	movs	r3, #0
 8009378:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	781a      	ldrb	r2, [r3, #0]
 8009384:	6a3b      	ldr	r3, [r7, #32]
 8009386:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	785a      	ldrb	r2, [r3, #1]
 800938c:	6a3b      	ldr	r3, [r7, #32]
 800938e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	3302      	adds	r3, #2
 8009394:	781b      	ldrb	r3, [r3, #0]
 8009396:	b29a      	uxth	r2, r3
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	3303      	adds	r3, #3
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	b29b      	uxth	r3, r3
 80093a0:	021b      	lsls	r3, r3, #8
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	4313      	orrs	r3, r2
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093ac:	bf28      	it	cs
 80093ae:	f44f 7380 	movcs.w	r3, #256	; 0x100
 80093b2:	b29a      	uxth	r2, r3
 80093b4:	6a3b      	ldr	r3, [r7, #32]
 80093b6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	791a      	ldrb	r2, [r3, #4]
 80093bc:	6a3b      	ldr	r3, [r7, #32]
 80093be:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	795a      	ldrb	r2, [r3, #5]
 80093c4:	6a3b      	ldr	r3, [r7, #32]
 80093c6:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	799a      	ldrb	r2, [r3, #6]
 80093cc:	6a3b      	ldr	r3, [r7, #32]
 80093ce:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	79da      	ldrb	r2, [r3, #7]
 80093d4:	6a3b      	ldr	r3, [r7, #32]
 80093d6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	7a1a      	ldrb	r2, [r3, #8]
 80093dc:	6a3b      	ldr	r3, [r7, #32]
 80093de:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 80093e0:	6a3b      	ldr	r3, [r7, #32]
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	2b09      	cmp	r3, #9
 80093e6:	d002      	beq.n	80093ee <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80093e8:	6a3b      	ldr	r3, [r7, #32]
 80093ea:	2209      	movs	r2, #9
 80093ec:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80093ee:	88fb      	ldrh	r3, [r7, #6]
 80093f0:	2b09      	cmp	r3, #9
 80093f2:	f240 809d 	bls.w	8009530 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 80093f6:	2309      	movs	r3, #9
 80093f8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80093fa:	2300      	movs	r3, #0
 80093fc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80093fe:	e081      	b.n	8009504 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009400:	f107 0316 	add.w	r3, r7, #22
 8009404:	4619      	mov	r1, r3
 8009406:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009408:	f000 f99f 	bl	800974a <USBH_GetNextDesc>
 800940c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800940e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009410:	785b      	ldrb	r3, [r3, #1]
 8009412:	2b04      	cmp	r3, #4
 8009414:	d176      	bne.n	8009504 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	2b09      	cmp	r3, #9
 800941c:	d002      	beq.n	8009424 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800941e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009420:	2209      	movs	r2, #9
 8009422:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009424:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009428:	221a      	movs	r2, #26
 800942a:	fb02 f303 	mul.w	r3, r2, r3
 800942e:	3308      	adds	r3, #8
 8009430:	6a3a      	ldr	r2, [r7, #32]
 8009432:	4413      	add	r3, r2
 8009434:	3302      	adds	r3, #2
 8009436:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009438:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800943a:	69f8      	ldr	r0, [r7, #28]
 800943c:	f000 f87e 	bl	800953c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009440:	2300      	movs	r3, #0
 8009442:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009446:	2300      	movs	r3, #0
 8009448:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800944a:	e043      	b.n	80094d4 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800944c:	f107 0316 	add.w	r3, r7, #22
 8009450:	4619      	mov	r1, r3
 8009452:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009454:	f000 f979 	bl	800974a <USBH_GetNextDesc>
 8009458:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800945a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800945c:	785b      	ldrb	r3, [r3, #1]
 800945e:	2b05      	cmp	r3, #5
 8009460:	d138      	bne.n	80094d4 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8009462:	69fb      	ldr	r3, [r7, #28]
 8009464:	795b      	ldrb	r3, [r3, #5]
 8009466:	2b01      	cmp	r3, #1
 8009468:	d10f      	bne.n	800948a <USBH_ParseCfgDesc+0x13a>
 800946a:	69fb      	ldr	r3, [r7, #28]
 800946c:	799b      	ldrb	r3, [r3, #6]
 800946e:	2b02      	cmp	r3, #2
 8009470:	d10b      	bne.n	800948a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	79db      	ldrb	r3, [r3, #7]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d10f      	bne.n	800949a <USBH_ParseCfgDesc+0x14a>
 800947a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	2b09      	cmp	r3, #9
 8009480:	d00b      	beq.n	800949a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8009482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009484:	2209      	movs	r2, #9
 8009486:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009488:	e007      	b.n	800949a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800948a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800948c:	781b      	ldrb	r3, [r3, #0]
 800948e:	2b07      	cmp	r3, #7
 8009490:	d004      	beq.n	800949c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009494:	2207      	movs	r2, #7
 8009496:	701a      	strb	r2, [r3, #0]
 8009498:	e000      	b.n	800949c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800949a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800949c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094a0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80094a4:	3201      	adds	r2, #1
 80094a6:	00d2      	lsls	r2, r2, #3
 80094a8:	211a      	movs	r1, #26
 80094aa:	fb01 f303 	mul.w	r3, r1, r3
 80094ae:	4413      	add	r3, r2
 80094b0:	3308      	adds	r3, #8
 80094b2:	6a3a      	ldr	r2, [r7, #32]
 80094b4:	4413      	add	r3, r2
 80094b6:	3304      	adds	r3, #4
 80094b8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80094ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094bc:	69b9      	ldr	r1, [r7, #24]
 80094be:	68f8      	ldr	r0, [r7, #12]
 80094c0:	f000 f86b 	bl	800959a <USBH_ParseEPDesc>
 80094c4:	4603      	mov	r3, r0
 80094c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 80094ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80094ce:	3301      	adds	r3, #1
 80094d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	791b      	ldrb	r3, [r3, #4]
 80094d8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80094dc:	429a      	cmp	r2, r3
 80094de:	d204      	bcs.n	80094ea <USBH_ParseCfgDesc+0x19a>
 80094e0:	6a3b      	ldr	r3, [r7, #32]
 80094e2:	885a      	ldrh	r2, [r3, #2]
 80094e4:	8afb      	ldrh	r3, [r7, #22]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d8b0      	bhi.n	800944c <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80094ea:	69fb      	ldr	r3, [r7, #28]
 80094ec:	791b      	ldrb	r3, [r3, #4]
 80094ee:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d201      	bcs.n	80094fa <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 80094f6:	2303      	movs	r3, #3
 80094f8:	e01c      	b.n	8009534 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 80094fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094fe:	3301      	adds	r3, #1
 8009500:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009504:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009508:	2b01      	cmp	r3, #1
 800950a:	d805      	bhi.n	8009518 <USBH_ParseCfgDesc+0x1c8>
 800950c:	6a3b      	ldr	r3, [r7, #32]
 800950e:	885a      	ldrh	r2, [r3, #2]
 8009510:	8afb      	ldrh	r3, [r7, #22]
 8009512:	429a      	cmp	r2, r3
 8009514:	f63f af74 	bhi.w	8009400 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009518:	6a3b      	ldr	r3, [r7, #32]
 800951a:	791b      	ldrb	r3, [r3, #4]
 800951c:	2b02      	cmp	r3, #2
 800951e:	bf28      	it	cs
 8009520:	2302      	movcs	r3, #2
 8009522:	b2db      	uxtb	r3, r3
 8009524:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009528:	429a      	cmp	r2, r3
 800952a:	d201      	bcs.n	8009530 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800952c:	2303      	movs	r3, #3
 800952e:	e001      	b.n	8009534 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8009530:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009534:	4618      	mov	r0, r3
 8009536:	3730      	adds	r7, #48	; 0x30
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	781a      	ldrb	r2, [r3, #0]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	785a      	ldrb	r2, [r3, #1]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	789a      	ldrb	r2, [r3, #2]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	78da      	ldrb	r2, [r3, #3]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	791a      	ldrb	r2, [r3, #4]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	795a      	ldrb	r2, [r3, #5]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	799a      	ldrb	r2, [r3, #6]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	79da      	ldrb	r2, [r3, #7]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	7a1a      	ldrb	r2, [r3, #8]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	721a      	strb	r2, [r3, #8]
}
 800958e:	bf00      	nop
 8009590:	370c      	adds	r7, #12
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800959a:	b480      	push	{r7}
 800959c:	b087      	sub	sp, #28
 800959e:	af00      	add	r7, sp, #0
 80095a0:	60f8      	str	r0, [r7, #12]
 80095a2:	60b9      	str	r1, [r7, #8]
 80095a4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80095a6:	2300      	movs	r3, #0
 80095a8:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	781a      	ldrb	r2, [r3, #0]
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	785a      	ldrb	r2, [r3, #1]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	789a      	ldrb	r2, [r3, #2]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	78da      	ldrb	r2, [r3, #3]
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	3304      	adds	r3, #4
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	3305      	adds	r3, #5
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	b29b      	uxth	r3, r3
 80095da:	021b      	lsls	r3, r3, #8
 80095dc:	b29b      	uxth	r3, r3
 80095de:	4313      	orrs	r3, r2
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	799a      	ldrb	r2, [r3, #6]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	889b      	ldrh	r3, [r3, #4]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d102      	bne.n	80095fc <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 80095f6:	2303      	movs	r3, #3
 80095f8:	75fb      	strb	r3, [r7, #23]
 80095fa:	e033      	b.n	8009664 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	889b      	ldrh	r3, [r3, #4]
 8009600:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009604:	f023 0307 	bic.w	r3, r3, #7
 8009608:	b29a      	uxth	r2, r3
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	889b      	ldrh	r3, [r3, #4]
 8009612:	b21a      	sxth	r2, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	3304      	adds	r3, #4
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	b299      	uxth	r1, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	3305      	adds	r3, #5
 8009620:	781b      	ldrb	r3, [r3, #0]
 8009622:	b29b      	uxth	r3, r3
 8009624:	021b      	lsls	r3, r3, #8
 8009626:	b29b      	uxth	r3, r3
 8009628:	430b      	orrs	r3, r1
 800962a:	b29b      	uxth	r3, r3
 800962c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009630:	2b00      	cmp	r3, #0
 8009632:	d110      	bne.n	8009656 <USBH_ParseEPDesc+0xbc>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	3304      	adds	r3, #4
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	b299      	uxth	r1, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	3305      	adds	r3, #5
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	b29b      	uxth	r3, r3
 8009644:	021b      	lsls	r3, r3, #8
 8009646:	b29b      	uxth	r3, r3
 8009648:	430b      	orrs	r3, r1
 800964a:	b29b      	uxth	r3, r3
 800964c:	b21b      	sxth	r3, r3
 800964e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009652:	b21b      	sxth	r3, r3
 8009654:	e001      	b.n	800965a <USBH_ParseEPDesc+0xc0>
 8009656:	f44f 7300 	mov.w	r3, #512	; 0x200
 800965a:	4313      	orrs	r3, r2
 800965c:	b21b      	sxth	r3, r3
 800965e:	b29a      	uxth	r2, r3
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800966a:	2b00      	cmp	r3, #0
 800966c:	d116      	bne.n	800969c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	78db      	ldrb	r3, [r3, #3]
 8009672:	f003 0303 	and.w	r3, r3, #3
 8009676:	2b01      	cmp	r3, #1
 8009678:	d005      	beq.n	8009686 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	78db      	ldrb	r3, [r3, #3]
 800967e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009682:	2b03      	cmp	r3, #3
 8009684:	d127      	bne.n	80096d6 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	799b      	ldrb	r3, [r3, #6]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d003      	beq.n	8009696 <USBH_ParseEPDesc+0xfc>
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	799b      	ldrb	r3, [r3, #6]
 8009692:	2b10      	cmp	r3, #16
 8009694:	d91f      	bls.n	80096d6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009696:	2303      	movs	r3, #3
 8009698:	75fb      	strb	r3, [r7, #23]
 800969a:	e01c      	b.n	80096d6 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	78db      	ldrb	r3, [r3, #3]
 80096a0:	f003 0303 	and.w	r3, r3, #3
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d10a      	bne.n	80096be <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	799b      	ldrb	r3, [r3, #6]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d003      	beq.n	80096b8 <USBH_ParseEPDesc+0x11e>
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	799b      	ldrb	r3, [r3, #6]
 80096b4:	2b10      	cmp	r3, #16
 80096b6:	d90e      	bls.n	80096d6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80096b8:	2303      	movs	r3, #3
 80096ba:	75fb      	strb	r3, [r7, #23]
 80096bc:	e00b      	b.n	80096d6 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	78db      	ldrb	r3, [r3, #3]
 80096c2:	f003 0303 	and.w	r3, r3, #3
 80096c6:	2b03      	cmp	r3, #3
 80096c8:	d105      	bne.n	80096d6 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	799b      	ldrb	r3, [r3, #6]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d101      	bne.n	80096d6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80096d2:	2303      	movs	r3, #3
 80096d4:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 80096d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80096d8:	4618      	mov	r0, r3
 80096da:	371c      	adds	r7, #28
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b087      	sub	sp, #28
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	60b9      	str	r1, [r7, #8]
 80096ee:	4613      	mov	r3, r2
 80096f0:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	3301      	adds	r3, #1
 80096f6:	781b      	ldrb	r3, [r3, #0]
 80096f8:	2b03      	cmp	r3, #3
 80096fa:	d120      	bne.n	800973e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	1e9a      	subs	r2, r3, #2
 8009702:	88fb      	ldrh	r3, [r7, #6]
 8009704:	4293      	cmp	r3, r2
 8009706:	bf28      	it	cs
 8009708:	4613      	movcs	r3, r2
 800970a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	3302      	adds	r3, #2
 8009710:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009712:	2300      	movs	r3, #0
 8009714:	82fb      	strh	r3, [r7, #22]
 8009716:	e00b      	b.n	8009730 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009718:	8afb      	ldrh	r3, [r7, #22]
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	4413      	add	r3, r2
 800971e:	781a      	ldrb	r2, [r3, #0]
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	3301      	adds	r3, #1
 8009728:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800972a:	8afb      	ldrh	r3, [r7, #22]
 800972c:	3302      	adds	r3, #2
 800972e:	82fb      	strh	r3, [r7, #22]
 8009730:	8afa      	ldrh	r2, [r7, #22]
 8009732:	8abb      	ldrh	r3, [r7, #20]
 8009734:	429a      	cmp	r2, r3
 8009736:	d3ef      	bcc.n	8009718 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	2200      	movs	r2, #0
 800973c:	701a      	strb	r2, [r3, #0]
  }
}
 800973e:	bf00      	nop
 8009740:	371c      	adds	r7, #28
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr

0800974a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800974a:	b480      	push	{r7}
 800974c:	b085      	sub	sp, #20
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
 8009752:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	881a      	ldrh	r2, [r3, #0]
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	b29b      	uxth	r3, r3
 800975e:	4413      	add	r3, r2
 8009760:	b29a      	uxth	r2, r3
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4413      	add	r3, r2
 8009770:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009772:	68fb      	ldr	r3, [r7, #12]
}
 8009774:	4618      	mov	r0, r3
 8009776:	3714      	adds	r7, #20
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	4613      	mov	r3, r2
 800978c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800978e:	2301      	movs	r3, #1
 8009790:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	789b      	ldrb	r3, [r3, #2]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d002      	beq.n	80097a0 <USBH_CtlReq+0x20>
 800979a:	2b02      	cmp	r3, #2
 800979c:	d01d      	beq.n	80097da <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800979e:	e043      	b.n	8009828 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	68ba      	ldr	r2, [r7, #8]
 80097a4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	88fa      	ldrh	r2, [r7, #6]
 80097aa:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2201      	movs	r2, #1
 80097b0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2202      	movs	r2, #2
 80097b6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80097b8:	2301      	movs	r3, #1
 80097ba:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2203      	movs	r2, #3
 80097c0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80097d0:	2200      	movs	r2, #0
 80097d2:	4619      	mov	r1, r3
 80097d4:	f000 fc62 	bl	800a09c <osMessagePut>
      break;
 80097d8:	e026      	b.n	8009828 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 80097da:	68f8      	ldr	r0, [r7, #12]
 80097dc:	f000 f82a 	bl	8009834 <USBH_HandleControl>
 80097e0:	4603      	mov	r3, r0
 80097e2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80097e4:	7dfb      	ldrb	r3, [r7, #23]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d002      	beq.n	80097f0 <USBH_CtlReq+0x70>
 80097ea:	7dfb      	ldrb	r3, [r7, #23]
 80097ec:	2b03      	cmp	r3, #3
 80097ee:	d106      	bne.n	80097fe <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2201      	movs	r2, #1
 80097f4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2200      	movs	r2, #0
 80097fa:	761a      	strb	r2, [r3, #24]
 80097fc:	e005      	b.n	800980a <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 80097fe:	7dfb      	ldrb	r3, [r7, #23]
 8009800:	2b02      	cmp	r3, #2
 8009802:	d102      	bne.n	800980a <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2201      	movs	r2, #1
 8009808:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2203      	movs	r2, #3
 800980e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800981e:	2200      	movs	r2, #0
 8009820:	4619      	mov	r1, r3
 8009822:	f000 fc3b 	bl	800a09c <osMessagePut>
      break;
 8009826:	bf00      	nop
  }
  return status;
 8009828:	7dfb      	ldrb	r3, [r7, #23]
}
 800982a:	4618      	mov	r0, r3
 800982c:	3718      	adds	r7, #24
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
	...

08009834 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b086      	sub	sp, #24
 8009838:	af02      	add	r7, sp, #8
 800983a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800983c:	2301      	movs	r3, #1
 800983e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009840:	2300      	movs	r3, #0
 8009842:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	7e1b      	ldrb	r3, [r3, #24]
 8009848:	3b01      	subs	r3, #1
 800984a:	2b0a      	cmp	r3, #10
 800984c:	f200 8229 	bhi.w	8009ca2 <USBH_HandleControl+0x46e>
 8009850:	a201      	add	r2, pc, #4	; (adr r2, 8009858 <USBH_HandleControl+0x24>)
 8009852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009856:	bf00      	nop
 8009858:	08009885 	.word	0x08009885
 800985c:	0800989f 	.word	0x0800989f
 8009860:	08009941 	.word	0x08009941
 8009864:	08009967 	.word	0x08009967
 8009868:	080099f3 	.word	0x080099f3
 800986c:	08009a1d 	.word	0x08009a1d
 8009870:	08009adf 	.word	0x08009adf
 8009874:	08009b01 	.word	0x08009b01
 8009878:	08009b93 	.word	0x08009b93
 800987c:	08009bb9 	.word	0x08009bb9
 8009880:	08009c4b 	.word	0x08009c4b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f103 0110 	add.w	r1, r3, #16
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	795b      	ldrb	r3, [r3, #5]
 800988e:	461a      	mov	r2, r3
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 fa17 	bl	8009cc4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2202      	movs	r2, #2
 800989a:	761a      	strb	r2, [r3, #24]
      break;
 800989c:	e20c      	b.n	8009cb8 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	795b      	ldrb	r3, [r3, #5]
 80098a2:	4619      	mov	r1, r3
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f003 f82d 	bl	800c904 <USBH_LL_GetURBState>
 80098aa:	4603      	mov	r3, r0
 80098ac:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80098ae:	7bbb      	ldrb	r3, [r7, #14]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d12c      	bne.n	800990e <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	7c1b      	ldrb	r3, [r3, #16]
 80098b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80098bc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	8adb      	ldrh	r3, [r3, #22]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00a      	beq.n	80098dc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80098c6:	7b7b      	ldrb	r3, [r7, #13]
 80098c8:	2b80      	cmp	r3, #128	; 0x80
 80098ca:	d103      	bne.n	80098d4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2203      	movs	r2, #3
 80098d0:	761a      	strb	r2, [r3, #24]
 80098d2:	e00d      	b.n	80098f0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2205      	movs	r2, #5
 80098d8:	761a      	strb	r2, [r3, #24]
 80098da:	e009      	b.n	80098f0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80098dc:	7b7b      	ldrb	r3, [r7, #13]
 80098de:	2b80      	cmp	r3, #128	; 0x80
 80098e0:	d103      	bne.n	80098ea <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2209      	movs	r2, #9
 80098e6:	761a      	strb	r2, [r3, #24]
 80098e8:	e002      	b.n	80098f0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2207      	movs	r2, #7
 80098ee:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2203      	movs	r2, #3
 80098f4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009904:	2200      	movs	r2, #0
 8009906:	4619      	mov	r1, r3
 8009908:	f000 fbc8 	bl	800a09c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800990c:	e1cb      	b.n	8009ca6 <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800990e:	7bbb      	ldrb	r3, [r7, #14]
 8009910:	2b04      	cmp	r3, #4
 8009912:	d003      	beq.n	800991c <USBH_HandleControl+0xe8>
 8009914:	7bbb      	ldrb	r3, [r7, #14]
 8009916:	2b02      	cmp	r3, #2
 8009918:	f040 81c5 	bne.w	8009ca6 <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	220b      	movs	r2, #11
 8009920:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2203      	movs	r2, #3
 8009926:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009936:	2200      	movs	r2, #0
 8009938:	4619      	mov	r1, r3
 800993a:	f000 fbaf 	bl	800a09c <osMessagePut>
      break;
 800993e:	e1b2      	b.n	8009ca6 <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009946:	b29a      	uxth	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6899      	ldr	r1, [r3, #8]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	899a      	ldrh	r2, [r3, #12]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	791b      	ldrb	r3, [r3, #4]
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f9f2 	bl	8009d42 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2204      	movs	r2, #4
 8009962:	761a      	strb	r2, [r3, #24]
      break;
 8009964:	e1a8      	b.n	8009cb8 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	791b      	ldrb	r3, [r3, #4]
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f002 ffc9 	bl	800c904 <USBH_LL_GetURBState>
 8009972:	4603      	mov	r3, r0
 8009974:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009976:	7bbb      	ldrb	r3, [r7, #14]
 8009978:	2b01      	cmp	r3, #1
 800997a:	d110      	bne.n	800999e <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2209      	movs	r2, #9
 8009980:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2203      	movs	r2, #3
 8009986:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009996:	2200      	movs	r2, #0
 8009998:	4619      	mov	r1, r3
 800999a:	f000 fb7f 	bl	800a09c <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800999e:	7bbb      	ldrb	r3, [r7, #14]
 80099a0:	2b05      	cmp	r3, #5
 80099a2:	d110      	bne.n	80099c6 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80099a4:	2303      	movs	r3, #3
 80099a6:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2203      	movs	r2, #3
 80099ac:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80099bc:	2200      	movs	r2, #0
 80099be:	4619      	mov	r1, r3
 80099c0:	f000 fb6c 	bl	800a09c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80099c4:	e171      	b.n	8009caa <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 80099c6:	7bbb      	ldrb	r3, [r7, #14]
 80099c8:	2b04      	cmp	r3, #4
 80099ca:	f040 816e 	bne.w	8009caa <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	220b      	movs	r2, #11
 80099d2:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2203      	movs	r2, #3
 80099d8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80099e8:	2200      	movs	r2, #0
 80099ea:	4619      	mov	r1, r3
 80099ec:	f000 fb56 	bl	800a09c <osMessagePut>
      break;
 80099f0:	e15b      	b.n	8009caa <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6899      	ldr	r1, [r3, #8]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	899a      	ldrh	r2, [r3, #12]
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	795b      	ldrb	r3, [r3, #5]
 80099fe:	2001      	movs	r0, #1
 8009a00:	9000      	str	r0, [sp, #0]
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 f978 	bl	8009cf8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009a0e:	b29a      	uxth	r2, r3
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2206      	movs	r2, #6
 8009a18:	761a      	strb	r2, [r3, #24]
      break;
 8009a1a:	e14d      	b.n	8009cb8 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	795b      	ldrb	r3, [r3, #5]
 8009a20:	4619      	mov	r1, r3
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f002 ff6e 	bl	800c904 <USBH_LL_GetURBState>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a2c:	7bbb      	ldrb	r3, [r7, #14]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d111      	bne.n	8009a56 <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2207      	movs	r2, #7
 8009a36:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2203      	movs	r2, #3
 8009a3c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	4619      	mov	r1, r3
 8009a50:	f000 fb24 	bl	800a09c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009a54:	e12b      	b.n	8009cae <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 8009a56:	7bbb      	ldrb	r3, [r7, #14]
 8009a58:	2b05      	cmp	r3, #5
 8009a5a:	d113      	bne.n	8009a84 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	220c      	movs	r2, #12
 8009a60:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009a62:	2303      	movs	r3, #3
 8009a64:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2203      	movs	r2, #3
 8009a6a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	f000 fb0d 	bl	800a09c <osMessagePut>
      break;
 8009a82:	e114      	b.n	8009cae <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009a84:	7bbb      	ldrb	r3, [r7, #14]
 8009a86:	2b02      	cmp	r3, #2
 8009a88:	d111      	bne.n	8009aae <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2205      	movs	r2, #5
 8009a8e:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2203      	movs	r2, #3
 8009a94:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	f000 faf8 	bl	800a09c <osMessagePut>
      break;
 8009aac:	e0ff      	b.n	8009cae <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 8009aae:	7bbb      	ldrb	r3, [r7, #14]
 8009ab0:	2b04      	cmp	r3, #4
 8009ab2:	f040 80fc 	bne.w	8009cae <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	220b      	movs	r2, #11
 8009aba:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009abc:	2302      	movs	r3, #2
 8009abe:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2203      	movs	r2, #3
 8009ac4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	f000 fae0 	bl	800a09c <osMessagePut>
      break;
 8009adc:	e0e7      	b.n	8009cae <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	791b      	ldrb	r3, [r3, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	2100      	movs	r1, #0
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f92b 	bl	8009d42 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009af2:	b29a      	uxth	r2, r3
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2208      	movs	r2, #8
 8009afc:	761a      	strb	r2, [r3, #24]

      break;
 8009afe:	e0db      	b.n	8009cb8 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	791b      	ldrb	r3, [r3, #4]
 8009b04:	4619      	mov	r1, r3
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f002 fefc 	bl	800c904 <USBH_LL_GetURBState>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009b10:	7bbb      	ldrb	r3, [r7, #14]
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d113      	bne.n	8009b3e <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	220d      	movs	r2, #13
 8009b1a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2203      	movs	r2, #3
 8009b24:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009b34:	2200      	movs	r2, #0
 8009b36:	4619      	mov	r1, r3
 8009b38:	f000 fab0 	bl	800a09c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009b3c:	e0b9      	b.n	8009cb2 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 8009b3e:	7bbb      	ldrb	r3, [r7, #14]
 8009b40:	2b04      	cmp	r3, #4
 8009b42:	d111      	bne.n	8009b68 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	220b      	movs	r2, #11
 8009b48:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2203      	movs	r2, #3
 8009b4e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009b5e:	2200      	movs	r2, #0
 8009b60:	4619      	mov	r1, r3
 8009b62:	f000 fa9b 	bl	800a09c <osMessagePut>
      break;
 8009b66:	e0a4      	b.n	8009cb2 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 8009b68:	7bbb      	ldrb	r3, [r7, #14]
 8009b6a:	2b05      	cmp	r3, #5
 8009b6c:	f040 80a1 	bne.w	8009cb2 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 8009b70:	2303      	movs	r3, #3
 8009b72:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2203      	movs	r2, #3
 8009b78:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009b88:	2200      	movs	r2, #0
 8009b8a:	4619      	mov	r1, r3
 8009b8c:	f000 fa86 	bl	800a09c <osMessagePut>
      break;
 8009b90:	e08f      	b.n	8009cb2 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	795b      	ldrb	r3, [r3, #5]
 8009b96:	2201      	movs	r2, #1
 8009b98:	9200      	str	r2, [sp, #0]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 f8aa 	bl	8009cf8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009baa:	b29a      	uxth	r2, r3
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	220a      	movs	r2, #10
 8009bb4:	761a      	strb	r2, [r3, #24]
      break;
 8009bb6:	e07f      	b.n	8009cb8 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	795b      	ldrb	r3, [r3, #5]
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f002 fea0 	bl	800c904 <USBH_LL_GetURBState>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009bc8:	7bbb      	ldrb	r3, [r7, #14]
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d113      	bne.n	8009bf6 <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	220d      	movs	r2, #13
 8009bd6:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2203      	movs	r2, #3
 8009bdc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009bec:	2200      	movs	r2, #0
 8009bee:	4619      	mov	r1, r3
 8009bf0:	f000 fa54 	bl	800a09c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009bf4:	e05f      	b.n	8009cb6 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009bf6:	7bbb      	ldrb	r3, [r7, #14]
 8009bf8:	2b02      	cmp	r3, #2
 8009bfa:	d111      	bne.n	8009c20 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2209      	movs	r2, #9
 8009c00:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2203      	movs	r2, #3
 8009c06:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009c16:	2200      	movs	r2, #0
 8009c18:	4619      	mov	r1, r3
 8009c1a:	f000 fa3f 	bl	800a09c <osMessagePut>
      break;
 8009c1e:	e04a      	b.n	8009cb6 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 8009c20:	7bbb      	ldrb	r3, [r7, #14]
 8009c22:	2b04      	cmp	r3, #4
 8009c24:	d147      	bne.n	8009cb6 <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	220b      	movs	r2, #11
 8009c2a:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2203      	movs	r2, #3
 8009c30:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009c40:	2200      	movs	r2, #0
 8009c42:	4619      	mov	r1, r3
 8009c44:	f000 fa2a 	bl	800a09c <osMessagePut>
      break;
 8009c48:	e035      	b.n	8009cb6 <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	7e5b      	ldrb	r3, [r3, #25]
 8009c4e:	3301      	adds	r3, #1
 8009c50:	b2da      	uxtb	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	765a      	strb	r2, [r3, #25]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	7e5b      	ldrb	r3, [r3, #25]
 8009c5a:	2b02      	cmp	r3, #2
 8009c5c:	d806      	bhi.n	8009c6c <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2201      	movs	r2, #1
 8009c62:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2201      	movs	r2, #1
 8009c68:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009c6a:	e025      	b.n	8009cb8 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009c72:	2106      	movs	r1, #6
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	795b      	ldrb	r3, [r3, #5]
 8009c82:	4619      	mov	r1, r3
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 f90d 	bl	8009ea4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	791b      	ldrb	r3, [r3, #4]
 8009c8e:	4619      	mov	r1, r3
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f907 	bl	8009ea4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009c9c:	2302      	movs	r3, #2
 8009c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8009ca0:	e00a      	b.n	8009cb8 <USBH_HandleControl+0x484>

    default:
      break;
 8009ca2:	bf00      	nop
 8009ca4:	e008      	b.n	8009cb8 <USBH_HandleControl+0x484>
      break;
 8009ca6:	bf00      	nop
 8009ca8:	e006      	b.n	8009cb8 <USBH_HandleControl+0x484>
      break;
 8009caa:	bf00      	nop
 8009cac:	e004      	b.n	8009cb8 <USBH_HandleControl+0x484>
      break;
 8009cae:	bf00      	nop
 8009cb0:	e002      	b.n	8009cb8 <USBH_HandleControl+0x484>
      break;
 8009cb2:	bf00      	nop
 8009cb4:	e000      	b.n	8009cb8 <USBH_HandleControl+0x484>
      break;
 8009cb6:	bf00      	nop
  }

  return status;
 8009cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3710      	adds	r7, #16
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop

08009cc4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b088      	sub	sp, #32
 8009cc8:	af04      	add	r7, sp, #16
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009cd2:	79f9      	ldrb	r1, [r7, #7]
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	9303      	str	r3, [sp, #12]
 8009cd8:	2308      	movs	r3, #8
 8009cda:	9302      	str	r3, [sp, #8]
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	9301      	str	r3, [sp, #4]
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	68f8      	ldr	r0, [r7, #12]
 8009cea:	f002 fdda 	bl	800c8a2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009cee:	2300      	movs	r3, #0
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3710      	adds	r7, #16
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b088      	sub	sp, #32
 8009cfc:	af04      	add	r7, sp, #16
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	4611      	mov	r1, r2
 8009d04:	461a      	mov	r2, r3
 8009d06:	460b      	mov	r3, r1
 8009d08:	80fb      	strh	r3, [r7, #6]
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d001      	beq.n	8009d1c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d1c:	7979      	ldrb	r1, [r7, #5]
 8009d1e:	7e3b      	ldrb	r3, [r7, #24]
 8009d20:	9303      	str	r3, [sp, #12]
 8009d22:	88fb      	ldrh	r3, [r7, #6]
 8009d24:	9302      	str	r3, [sp, #8]
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	9301      	str	r3, [sp, #4]
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	9300      	str	r3, [sp, #0]
 8009d2e:	2300      	movs	r3, #0
 8009d30:	2200      	movs	r2, #0
 8009d32:	68f8      	ldr	r0, [r7, #12]
 8009d34:	f002 fdb5 	bl	800c8a2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3710      	adds	r7, #16
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}

08009d42 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009d42:	b580      	push	{r7, lr}
 8009d44:	b088      	sub	sp, #32
 8009d46:	af04      	add	r7, sp, #16
 8009d48:	60f8      	str	r0, [r7, #12]
 8009d4a:	60b9      	str	r1, [r7, #8]
 8009d4c:	4611      	mov	r1, r2
 8009d4e:	461a      	mov	r2, r3
 8009d50:	460b      	mov	r3, r1
 8009d52:	80fb      	strh	r3, [r7, #6]
 8009d54:	4613      	mov	r3, r2
 8009d56:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d58:	7979      	ldrb	r1, [r7, #5]
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	9303      	str	r3, [sp, #12]
 8009d5e:	88fb      	ldrh	r3, [r7, #6]
 8009d60:	9302      	str	r3, [sp, #8]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	9301      	str	r3, [sp, #4]
 8009d66:	2301      	movs	r3, #1
 8009d68:	9300      	str	r3, [sp, #0]
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	f002 fd97 	bl	800c8a2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009d74:	2300      	movs	r3, #0

}
 8009d76:	4618      	mov	r0, r3
 8009d78:	3710      	adds	r7, #16
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}

08009d7e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009d7e:	b580      	push	{r7, lr}
 8009d80:	b088      	sub	sp, #32
 8009d82:	af04      	add	r7, sp, #16
 8009d84:	60f8      	str	r0, [r7, #12]
 8009d86:	60b9      	str	r1, [r7, #8]
 8009d88:	4611      	mov	r1, r2
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	460b      	mov	r3, r1
 8009d8e:	80fb      	strh	r3, [r7, #6]
 8009d90:	4613      	mov	r3, r2
 8009d92:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d001      	beq.n	8009da2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009da2:	7979      	ldrb	r1, [r7, #5]
 8009da4:	7e3b      	ldrb	r3, [r7, #24]
 8009da6:	9303      	str	r3, [sp, #12]
 8009da8:	88fb      	ldrh	r3, [r7, #6]
 8009daa:	9302      	str	r3, [sp, #8]
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	9301      	str	r3, [sp, #4]
 8009db0:	2301      	movs	r3, #1
 8009db2:	9300      	str	r3, [sp, #0]
 8009db4:	2302      	movs	r3, #2
 8009db6:	2200      	movs	r2, #0
 8009db8:	68f8      	ldr	r0, [r7, #12]
 8009dba:	f002 fd72 	bl	800c8a2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	3710      	adds	r7, #16
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}

08009dc8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b088      	sub	sp, #32
 8009dcc:	af04      	add	r7, sp, #16
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	4611      	mov	r1, r2
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	80fb      	strh	r3, [r7, #6]
 8009dda:	4613      	mov	r3, r2
 8009ddc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009dde:	7979      	ldrb	r1, [r7, #5]
 8009de0:	2300      	movs	r3, #0
 8009de2:	9303      	str	r3, [sp, #12]
 8009de4:	88fb      	ldrh	r3, [r7, #6]
 8009de6:	9302      	str	r3, [sp, #8]
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	9301      	str	r3, [sp, #4]
 8009dec:	2301      	movs	r3, #1
 8009dee:	9300      	str	r3, [sp, #0]
 8009df0:	2302      	movs	r3, #2
 8009df2:	2201      	movs	r2, #1
 8009df4:	68f8      	ldr	r0, [r7, #12]
 8009df6:	f002 fd54 	bl	800c8a2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3710      	adds	r7, #16
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}

08009e04 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b086      	sub	sp, #24
 8009e08:	af04      	add	r7, sp, #16
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	4608      	mov	r0, r1
 8009e0e:	4611      	mov	r1, r2
 8009e10:	461a      	mov	r2, r3
 8009e12:	4603      	mov	r3, r0
 8009e14:	70fb      	strb	r3, [r7, #3]
 8009e16:	460b      	mov	r3, r1
 8009e18:	70bb      	strb	r3, [r7, #2]
 8009e1a:	4613      	mov	r3, r2
 8009e1c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009e1e:	7878      	ldrb	r0, [r7, #1]
 8009e20:	78ba      	ldrb	r2, [r7, #2]
 8009e22:	78f9      	ldrb	r1, [r7, #3]
 8009e24:	8b3b      	ldrh	r3, [r7, #24]
 8009e26:	9302      	str	r3, [sp, #8]
 8009e28:	7d3b      	ldrb	r3, [r7, #20]
 8009e2a:	9301      	str	r3, [sp, #4]
 8009e2c:	7c3b      	ldrb	r3, [r7, #16]
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	4603      	mov	r3, r0
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f002 fce7 	bl	800c806 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3708      	adds	r7, #8
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b082      	sub	sp, #8
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009e4e:	78fb      	ldrb	r3, [r7, #3]
 8009e50:	4619      	mov	r1, r3
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f002 fd06 	bl	800c864 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009e58:	2300      	movs	r3, #0
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b084      	sub	sp, #16
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f836 	bl	8009ee0 <USBH_GetFreePipe>
 8009e74:	4603      	mov	r3, r0
 8009e76:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009e78:	89fb      	ldrh	r3, [r7, #14]
 8009e7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d00a      	beq.n	8009e98 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009e82:	78fa      	ldrb	r2, [r7, #3]
 8009e84:	89fb      	ldrh	r3, [r7, #14]
 8009e86:	f003 030f 	and.w	r3, r3, #15
 8009e8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009e8e:	6879      	ldr	r1, [r7, #4]
 8009e90:	33e0      	adds	r3, #224	; 0xe0
 8009e92:	009b      	lsls	r3, r3, #2
 8009e94:	440b      	add	r3, r1
 8009e96:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009e98:	89fb      	ldrh	r3, [r7, #14]
 8009e9a:	b2db      	uxtb	r3, r3
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3710      	adds	r7, #16
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	460b      	mov	r3, r1
 8009eae:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009eb0:	78fb      	ldrb	r3, [r7, #3]
 8009eb2:	2b0f      	cmp	r3, #15
 8009eb4:	d80d      	bhi.n	8009ed2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009eb6:	78fb      	ldrb	r3, [r7, #3]
 8009eb8:	687a      	ldr	r2, [r7, #4]
 8009eba:	33e0      	adds	r3, #224	; 0xe0
 8009ebc:	009b      	lsls	r3, r3, #2
 8009ebe:	4413      	add	r3, r2
 8009ec0:	685a      	ldr	r2, [r3, #4]
 8009ec2:	78fb      	ldrb	r3, [r7, #3]
 8009ec4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009ec8:	6879      	ldr	r1, [r7, #4]
 8009eca:	33e0      	adds	r3, #224	; 0xe0
 8009ecc:	009b      	lsls	r3, r3, #2
 8009ece:	440b      	add	r3, r1
 8009ed0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009ed2:	2300      	movs	r3, #0
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b085      	sub	sp, #20
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009eec:	2300      	movs	r3, #0
 8009eee:	73fb      	strb	r3, [r7, #15]
 8009ef0:	e00f      	b.n	8009f12 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009ef2:	7bfb      	ldrb	r3, [r7, #15]
 8009ef4:	687a      	ldr	r2, [r7, #4]
 8009ef6:	33e0      	adds	r3, #224	; 0xe0
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d102      	bne.n	8009f0c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009f06:	7bfb      	ldrb	r3, [r7, #15]
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	e007      	b.n	8009f1c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009f0c:	7bfb      	ldrb	r3, [r7, #15]
 8009f0e:	3301      	adds	r3, #1
 8009f10:	73fb      	strb	r3, [r7, #15]
 8009f12:	7bfb      	ldrb	r3, [r7, #15]
 8009f14:	2b0f      	cmp	r3, #15
 8009f16:	d9ec      	bls.n	8009ef2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009f18:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3714      	adds	r7, #20
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	4603      	mov	r3, r0
 8009f30:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009f32:	2300      	movs	r3, #0
 8009f34:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009f36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009f3a:	2b84      	cmp	r3, #132	; 0x84
 8009f3c:	d005      	beq.n	8009f4a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009f3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	4413      	add	r3, r2
 8009f46:	3303      	adds	r3, #3
 8009f48:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3714      	adds	r7, #20
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f5e:	f3ef 8305 	mrs	r3, IPSR
 8009f62:	607b      	str	r3, [r7, #4]
  return(result);
 8009f64:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	bf14      	ite	ne
 8009f6a:	2301      	movne	r3, #1
 8009f6c:	2300      	moveq	r3, #0
 8009f6e:	b2db      	uxtb	r3, r3
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009f80:	f001 f916 	bl	800b1b0 <vTaskStartScheduler>
  
  return osOK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	bd80      	pop	{r7, pc}

08009f8a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009f8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f8c:	b089      	sub	sp, #36	; 0x24
 8009f8e:	af04      	add	r7, sp, #16
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	695b      	ldr	r3, [r3, #20]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d020      	beq.n	8009fde <osThreadCreate+0x54>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	699b      	ldr	r3, [r3, #24]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d01c      	beq.n	8009fde <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	685c      	ldr	r4, [r3, #4]
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681d      	ldr	r5, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	691e      	ldr	r6, [r3, #16]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f7ff ffb6 	bl	8009f28 <makeFreeRtosPriority>
 8009fbc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	695b      	ldr	r3, [r3, #20]
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009fc6:	9202      	str	r2, [sp, #8]
 8009fc8:	9301      	str	r3, [sp, #4]
 8009fca:	9100      	str	r1, [sp, #0]
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	4632      	mov	r2, r6
 8009fd0:	4629      	mov	r1, r5
 8009fd2:	4620      	mov	r0, r4
 8009fd4:	f000 ff0e 	bl	800adf4 <xTaskCreateStatic>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	60fb      	str	r3, [r7, #12]
 8009fdc:	e01c      	b.n	800a018 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	685c      	ldr	r4, [r3, #4]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009fea:	b29e      	uxth	r6, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7ff ff98 	bl	8009f28 <makeFreeRtosPriority>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	f107 030c 	add.w	r3, r7, #12
 8009ffe:	9301      	str	r3, [sp, #4]
 800a000:	9200      	str	r2, [sp, #0]
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	4632      	mov	r2, r6
 800a006:	4629      	mov	r1, r5
 800a008:	4620      	mov	r0, r4
 800a00a:	f000 ff50 	bl	800aeae <xTaskCreate>
 800a00e:	4603      	mov	r3, r0
 800a010:	2b01      	cmp	r3, #1
 800a012:	d001      	beq.n	800a018 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a014:	2300      	movs	r3, #0
 800a016:	e000      	b.n	800a01a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a018:	68fb      	ldr	r3, [r7, #12]
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3714      	adds	r7, #20
 800a01e:	46bd      	mov	sp, r7
 800a020:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a022 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a022:	b580      	push	{r7, lr}
 800a024:	b084      	sub	sp, #16
 800a026:	af00      	add	r7, sp, #0
 800a028:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d001      	beq.n	800a038 <osDelay+0x16>
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	e000      	b.n	800a03a <osDelay+0x18>
 800a038:	2301      	movs	r3, #1
 800a03a:	4618      	mov	r0, r3
 800a03c:	f001 f884 	bl	800b148 <vTaskDelay>
  
  return osOK;
 800a040:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a042:	4618      	mov	r0, r3
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a04a:	b590      	push	{r4, r7, lr}
 800a04c:	b085      	sub	sp, #20
 800a04e:	af02      	add	r7, sp, #8
 800a050:	6078      	str	r0, [r7, #4]
 800a052:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d011      	beq.n	800a080 <osMessageCreate+0x36>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d00d      	beq.n	800a080 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6818      	ldr	r0, [r3, #0]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6859      	ldr	r1, [r3, #4]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	689a      	ldr	r2, [r3, #8]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	68db      	ldr	r3, [r3, #12]
 800a074:	2400      	movs	r4, #0
 800a076:	9400      	str	r4, [sp, #0]
 800a078:	f000 f9e0 	bl	800a43c <xQueueGenericCreateStatic>
 800a07c:	4603      	mov	r3, r0
 800a07e:	e008      	b.n	800a092 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6818      	ldr	r0, [r3, #0]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	685b      	ldr	r3, [r3, #4]
 800a088:	2200      	movs	r2, #0
 800a08a:	4619      	mov	r1, r3
 800a08c:	f000 fa4e 	bl	800a52c <xQueueGenericCreate>
 800a090:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a092:	4618      	mov	r0, r3
 800a094:	370c      	adds	r7, #12
 800a096:	46bd      	mov	sp, r7
 800a098:	bd90      	pop	{r4, r7, pc}
	...

0800a09c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b086      	sub	sp, #24
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d101      	bne.n	800a0ba <osMessagePut+0x1e>
    ticks = 1;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a0ba:	f7ff ff4d 	bl	8009f58 <inHandlerMode>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d018      	beq.n	800a0f6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a0c4:	f107 0210 	add.w	r2, r7, #16
 800a0c8:	f107 0108 	add.w	r1, r7, #8
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	68f8      	ldr	r0, [r7, #12]
 800a0d0:	f000 fb84 	bl	800a7dc <xQueueGenericSendFromISR>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	d001      	beq.n	800a0de <osMessagePut+0x42>
      return osErrorOS;
 800a0da:	23ff      	movs	r3, #255	; 0xff
 800a0dc:	e018      	b.n	800a110 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d014      	beq.n	800a10e <osMessagePut+0x72>
 800a0e4:	4b0c      	ldr	r3, [pc, #48]	; (800a118 <osMessagePut+0x7c>)
 800a0e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0ea:	601a      	str	r2, [r3, #0]
 800a0ec:	f3bf 8f4f 	dsb	sy
 800a0f0:	f3bf 8f6f 	isb	sy
 800a0f4:	e00b      	b.n	800a10e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a0f6:	f107 0108 	add.w	r1, r7, #8
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	697a      	ldr	r2, [r7, #20]
 800a0fe:	68f8      	ldr	r0, [r7, #12]
 800a100:	f000 fa6e 	bl	800a5e0 <xQueueGenericSend>
 800a104:	4603      	mov	r3, r0
 800a106:	2b01      	cmp	r3, #1
 800a108:	d001      	beq.n	800a10e <osMessagePut+0x72>
      return osErrorOS;
 800a10a:	23ff      	movs	r3, #255	; 0xff
 800a10c:	e000      	b.n	800a110 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a10e:	2300      	movs	r3, #0
}
 800a110:	4618      	mov	r0, r3
 800a112:	3718      	adds	r7, #24
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}
 800a118:	e000ed04 	.word	0xe000ed04

0800a11c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a11c:	b590      	push	{r4, r7, lr}
 800a11e:	b08b      	sub	sp, #44	; 0x2c
 800a120:	af00      	add	r7, sp, #0
 800a122:	60f8      	str	r0, [r7, #12]
 800a124:	60b9      	str	r1, [r7, #8]
 800a126:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a12c:	2300      	movs	r3, #0
 800a12e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d10a      	bne.n	800a14c <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a136:	2380      	movs	r3, #128	; 0x80
 800a138:	617b      	str	r3, [r7, #20]
    return event;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	461c      	mov	r4, r3
 800a13e:	f107 0314 	add.w	r3, r7, #20
 800a142:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a146:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a14a:	e054      	b.n	800a1f6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a14c:	2300      	movs	r3, #0
 800a14e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a150:	2300      	movs	r3, #0
 800a152:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a15a:	d103      	bne.n	800a164 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a15c:	f04f 33ff 	mov.w	r3, #4294967295
 800a160:	627b      	str	r3, [r7, #36]	; 0x24
 800a162:	e009      	b.n	800a178 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d006      	beq.n	800a178 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800a16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a170:	2b00      	cmp	r3, #0
 800a172:	d101      	bne.n	800a178 <osMessageGet+0x5c>
      ticks = 1;
 800a174:	2301      	movs	r3, #1
 800a176:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a178:	f7ff feee 	bl	8009f58 <inHandlerMode>
 800a17c:	4603      	mov	r3, r0
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d01c      	beq.n	800a1bc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a182:	f107 0220 	add.w	r2, r7, #32
 800a186:	f107 0314 	add.w	r3, r7, #20
 800a18a:	3304      	adds	r3, #4
 800a18c:	4619      	mov	r1, r3
 800a18e:	68b8      	ldr	r0, [r7, #8]
 800a190:	f000 fca0 	bl	800aad4 <xQueueReceiveFromISR>
 800a194:	4603      	mov	r3, r0
 800a196:	2b01      	cmp	r3, #1
 800a198:	d102      	bne.n	800a1a0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a19a:	2310      	movs	r3, #16
 800a19c:	617b      	str	r3, [r7, #20]
 800a19e:	e001      	b.n	800a1a4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a1a4:	6a3b      	ldr	r3, [r7, #32]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d01d      	beq.n	800a1e6 <osMessageGet+0xca>
 800a1aa:	4b15      	ldr	r3, [pc, #84]	; (800a200 <osMessageGet+0xe4>)
 800a1ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1b0:	601a      	str	r2, [r3, #0]
 800a1b2:	f3bf 8f4f 	dsb	sy
 800a1b6:	f3bf 8f6f 	isb	sy
 800a1ba:	e014      	b.n	800a1e6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a1bc:	f107 0314 	add.w	r3, r7, #20
 800a1c0:	3304      	adds	r3, #4
 800a1c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	68b8      	ldr	r0, [r7, #8]
 800a1c8:	f000 fba4 	bl	800a914 <xQueueReceive>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	2b01      	cmp	r3, #1
 800a1d0:	d102      	bne.n	800a1d8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a1d2:	2310      	movs	r3, #16
 800a1d4:	617b      	str	r3, [r7, #20]
 800a1d6:	e006      	b.n	800a1e6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d101      	bne.n	800a1e2 <osMessageGet+0xc6>
 800a1de:	2300      	movs	r3, #0
 800a1e0:	e000      	b.n	800a1e4 <osMessageGet+0xc8>
 800a1e2:	2340      	movs	r3, #64	; 0x40
 800a1e4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	461c      	mov	r4, r3
 800a1ea:	f107 0314 	add.w	r3, r7, #20
 800a1ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a1f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a1f6:	68f8      	ldr	r0, [r7, #12]
 800a1f8:	372c      	adds	r7, #44	; 0x2c
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd90      	pop	{r4, r7, pc}
 800a1fe:	bf00      	nop
 800a200:	e000ed04 	.word	0xe000ed04

0800a204 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a204:	b480      	push	{r7}
 800a206:	b083      	sub	sp, #12
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f103 0208 	add.w	r2, r3, #8
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f04f 32ff 	mov.w	r2, #4294967295
 800a21c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f103 0208 	add.w	r2, r3, #8
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f103 0208 	add.w	r2, r3, #8
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a244:	b480      	push	{r7}
 800a246:	b083      	sub	sp, #12
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a252:	bf00      	nop
 800a254:	370c      	adds	r7, #12
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr

0800a25e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a25e:	b480      	push	{r7}
 800a260:	b085      	sub	sp, #20
 800a262:	af00      	add	r7, sp, #0
 800a264:	6078      	str	r0, [r7, #4]
 800a266:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	68fa      	ldr	r2, [r7, #12]
 800a272:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	689a      	ldr	r2, [r3, #8]
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	689b      	ldr	r3, [r3, #8]
 800a280:	683a      	ldr	r2, [r7, #0]
 800a282:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	683a      	ldr	r2, [r7, #0]
 800a288:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	1c5a      	adds	r2, r3, #1
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	601a      	str	r2, [r3, #0]
}
 800a29a:	bf00      	nop
 800a29c:	3714      	adds	r7, #20
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr

0800a2a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a2a6:	b480      	push	{r7}
 800a2a8:	b085      	sub	sp, #20
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
 800a2ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2bc:	d103      	bne.n	800a2c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	60fb      	str	r3, [r7, #12]
 800a2c4:	e00c      	b.n	800a2e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	3308      	adds	r3, #8
 800a2ca:	60fb      	str	r3, [r7, #12]
 800a2cc:	e002      	b.n	800a2d4 <vListInsert+0x2e>
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	60fb      	str	r3, [r7, #12]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	68ba      	ldr	r2, [r7, #8]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d2f6      	bcs.n	800a2ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	685a      	ldr	r2, [r3, #4]
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	68fa      	ldr	r2, [r7, #12]
 800a2f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	683a      	ldr	r2, [r7, #0]
 800a2fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	1c5a      	adds	r2, r3, #1
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	601a      	str	r2, [r3, #0]
}
 800a30c:	bf00      	nop
 800a30e:	3714      	adds	r7, #20
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a318:	b480      	push	{r7}
 800a31a:	b085      	sub	sp, #20
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	691b      	ldr	r3, [r3, #16]
 800a324:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	6892      	ldr	r2, [r2, #8]
 800a32e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	6852      	ldr	r2, [r2, #4]
 800a338:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	429a      	cmp	r2, r3
 800a342:	d103      	bne.n	800a34c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	689a      	ldr	r2, [r3, #8]
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2200      	movs	r2, #0
 800a350:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	1e5a      	subs	r2, r3, #1
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
}
 800a360:	4618      	mov	r0, r3
 800a362:	3714      	adds	r7, #20
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d10a      	bne.n	800a396 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a392:	bf00      	nop
 800a394:	e7fe      	b.n	800a394 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a396:	f001 fd55 	bl	800be44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3a2:	68f9      	ldr	r1, [r7, #12]
 800a3a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a3a6:	fb01 f303 	mul.w	r3, r1, r3
 800a3aa:	441a      	add	r2, r3
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681a      	ldr	r2, [r3, #0]
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3c6:	3b01      	subs	r3, #1
 800a3c8:	68f9      	ldr	r1, [r7, #12]
 800a3ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a3cc:	fb01 f303 	mul.w	r3, r1, r3
 800a3d0:	441a      	add	r2, r3
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	22ff      	movs	r2, #255	; 0xff
 800a3da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	22ff      	movs	r2, #255	; 0xff
 800a3e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d114      	bne.n	800a416 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	691b      	ldr	r3, [r3, #16]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d01a      	beq.n	800a42a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	3310      	adds	r3, #16
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f001 f92b 	bl	800b654 <xTaskRemoveFromEventList>
 800a3fe:	4603      	mov	r3, r0
 800a400:	2b00      	cmp	r3, #0
 800a402:	d012      	beq.n	800a42a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a404:	4b0c      	ldr	r3, [pc, #48]	; (800a438 <xQueueGenericReset+0xcc>)
 800a406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a40a:	601a      	str	r2, [r3, #0]
 800a40c:	f3bf 8f4f 	dsb	sy
 800a410:	f3bf 8f6f 	isb	sy
 800a414:	e009      	b.n	800a42a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	3310      	adds	r3, #16
 800a41a:	4618      	mov	r0, r3
 800a41c:	f7ff fef2 	bl	800a204 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	3324      	adds	r3, #36	; 0x24
 800a424:	4618      	mov	r0, r3
 800a426:	f7ff feed 	bl	800a204 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a42a:	f001 fd3b 	bl	800bea4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a42e:	2301      	movs	r3, #1
}
 800a430:	4618      	mov	r0, r3
 800a432:	3710      	adds	r7, #16
 800a434:	46bd      	mov	sp, r7
 800a436:	bd80      	pop	{r7, pc}
 800a438:	e000ed04 	.word	0xe000ed04

0800a43c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b08e      	sub	sp, #56	; 0x38
 800a440:	af02      	add	r7, sp, #8
 800a442:	60f8      	str	r0, [r7, #12]
 800a444:	60b9      	str	r1, [r7, #8]
 800a446:	607a      	str	r2, [r7, #4]
 800a448:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d10a      	bne.n	800a466 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a454:	f383 8811 	msr	BASEPRI, r3
 800a458:	f3bf 8f6f 	isb	sy
 800a45c:	f3bf 8f4f 	dsb	sy
 800a460:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a462:	bf00      	nop
 800a464:	e7fe      	b.n	800a464 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d10a      	bne.n	800a482 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a46c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a470:	f383 8811 	msr	BASEPRI, r3
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	f3bf 8f4f 	dsb	sy
 800a47c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a47e:	bf00      	nop
 800a480:	e7fe      	b.n	800a480 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d002      	beq.n	800a48e <xQueueGenericCreateStatic+0x52>
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d001      	beq.n	800a492 <xQueueGenericCreateStatic+0x56>
 800a48e:	2301      	movs	r3, #1
 800a490:	e000      	b.n	800a494 <xQueueGenericCreateStatic+0x58>
 800a492:	2300      	movs	r3, #0
 800a494:	2b00      	cmp	r3, #0
 800a496:	d10a      	bne.n	800a4ae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a49c:	f383 8811 	msr	BASEPRI, r3
 800a4a0:	f3bf 8f6f 	isb	sy
 800a4a4:	f3bf 8f4f 	dsb	sy
 800a4a8:	623b      	str	r3, [r7, #32]
}
 800a4aa:	bf00      	nop
 800a4ac:	e7fe      	b.n	800a4ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d102      	bne.n	800a4ba <xQueueGenericCreateStatic+0x7e>
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d101      	bne.n	800a4be <xQueueGenericCreateStatic+0x82>
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	e000      	b.n	800a4c0 <xQueueGenericCreateStatic+0x84>
 800a4be:	2300      	movs	r3, #0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d10a      	bne.n	800a4da <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c8:	f383 8811 	msr	BASEPRI, r3
 800a4cc:	f3bf 8f6f 	isb	sy
 800a4d0:	f3bf 8f4f 	dsb	sy
 800a4d4:	61fb      	str	r3, [r7, #28]
}
 800a4d6:	bf00      	nop
 800a4d8:	e7fe      	b.n	800a4d8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a4da:	2348      	movs	r3, #72	; 0x48
 800a4dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	2b48      	cmp	r3, #72	; 0x48
 800a4e2:	d00a      	beq.n	800a4fa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e8:	f383 8811 	msr	BASEPRI, r3
 800a4ec:	f3bf 8f6f 	isb	sy
 800a4f0:	f3bf 8f4f 	dsb	sy
 800a4f4:	61bb      	str	r3, [r7, #24]
}
 800a4f6:	bf00      	nop
 800a4f8:	e7fe      	b.n	800a4f8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a4fa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a502:	2b00      	cmp	r3, #0
 800a504:	d00d      	beq.n	800a522 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a508:	2201      	movs	r2, #1
 800a50a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a50e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a514:	9300      	str	r3, [sp, #0]
 800a516:	4613      	mov	r3, r2
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	68b9      	ldr	r1, [r7, #8]
 800a51c:	68f8      	ldr	r0, [r7, #12]
 800a51e:	f000 f83f 	bl	800a5a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a524:	4618      	mov	r0, r3
 800a526:	3730      	adds	r7, #48	; 0x30
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b08a      	sub	sp, #40	; 0x28
 800a530:	af02      	add	r7, sp, #8
 800a532:	60f8      	str	r0, [r7, #12]
 800a534:	60b9      	str	r1, [r7, #8]
 800a536:	4613      	mov	r3, r2
 800a538:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d10a      	bne.n	800a556 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a540:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a544:	f383 8811 	msr	BASEPRI, r3
 800a548:	f3bf 8f6f 	isb	sy
 800a54c:	f3bf 8f4f 	dsb	sy
 800a550:	613b      	str	r3, [r7, #16]
}
 800a552:	bf00      	nop
 800a554:	e7fe      	b.n	800a554 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	68ba      	ldr	r2, [r7, #8]
 800a55a:	fb02 f303 	mul.w	r3, r2, r3
 800a55e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	3348      	adds	r3, #72	; 0x48
 800a564:	4618      	mov	r0, r3
 800a566:	f001 fd8f 	bl	800c088 <pvPortMalloc>
 800a56a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a56c:	69bb      	ldr	r3, [r7, #24]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d011      	beq.n	800a596 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a572:	69bb      	ldr	r3, [r7, #24]
 800a574:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	3348      	adds	r3, #72	; 0x48
 800a57a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a57c:	69bb      	ldr	r3, [r7, #24]
 800a57e:	2200      	movs	r2, #0
 800a580:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a584:	79fa      	ldrb	r2, [r7, #7]
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	9300      	str	r3, [sp, #0]
 800a58a:	4613      	mov	r3, r2
 800a58c:	697a      	ldr	r2, [r7, #20]
 800a58e:	68b9      	ldr	r1, [r7, #8]
 800a590:	68f8      	ldr	r0, [r7, #12]
 800a592:	f000 f805 	bl	800a5a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a596:	69bb      	ldr	r3, [r7, #24]
	}
 800a598:	4618      	mov	r0, r3
 800a59a:	3720      	adds	r7, #32
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}

0800a5a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	60b9      	str	r1, [r7, #8]
 800a5aa:	607a      	str	r2, [r7, #4]
 800a5ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d103      	bne.n	800a5bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a5b4:	69bb      	ldr	r3, [r7, #24]
 800a5b6:	69ba      	ldr	r2, [r7, #24]
 800a5b8:	601a      	str	r2, [r3, #0]
 800a5ba:	e002      	b.n	800a5c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a5c2:	69bb      	ldr	r3, [r7, #24]
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a5c8:	69bb      	ldr	r3, [r7, #24]
 800a5ca:	68ba      	ldr	r2, [r7, #8]
 800a5cc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a5ce:	2101      	movs	r1, #1
 800a5d0:	69b8      	ldr	r0, [r7, #24]
 800a5d2:	f7ff fecb 	bl	800a36c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a5d6:	bf00      	nop
 800a5d8:	3710      	adds	r7, #16
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
	...

0800a5e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b08e      	sub	sp, #56	; 0x38
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	607a      	str	r2, [r7, #4]
 800a5ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d10a      	bne.n	800a612 <xQueueGenericSend+0x32>
	__asm volatile
 800a5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a600:	f383 8811 	msr	BASEPRI, r3
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a60e:	bf00      	nop
 800a610:	e7fe      	b.n	800a610 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a612:	68bb      	ldr	r3, [r7, #8]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d103      	bne.n	800a620 <xQueueGenericSend+0x40>
 800a618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a61a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d101      	bne.n	800a624 <xQueueGenericSend+0x44>
 800a620:	2301      	movs	r3, #1
 800a622:	e000      	b.n	800a626 <xQueueGenericSend+0x46>
 800a624:	2300      	movs	r3, #0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d10a      	bne.n	800a640 <xQueueGenericSend+0x60>
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a63c:	bf00      	nop
 800a63e:	e7fe      	b.n	800a63e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	2b02      	cmp	r3, #2
 800a644:	d103      	bne.n	800a64e <xQueueGenericSend+0x6e>
 800a646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a64a:	2b01      	cmp	r3, #1
 800a64c:	d101      	bne.n	800a652 <xQueueGenericSend+0x72>
 800a64e:	2301      	movs	r3, #1
 800a650:	e000      	b.n	800a654 <xQueueGenericSend+0x74>
 800a652:	2300      	movs	r3, #0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d10a      	bne.n	800a66e <xQueueGenericSend+0x8e>
	__asm volatile
 800a658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65c:	f383 8811 	msr	BASEPRI, r3
 800a660:	f3bf 8f6f 	isb	sy
 800a664:	f3bf 8f4f 	dsb	sy
 800a668:	623b      	str	r3, [r7, #32]
}
 800a66a:	bf00      	nop
 800a66c:	e7fe      	b.n	800a66c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a66e:	f001 f9b1 	bl	800b9d4 <xTaskGetSchedulerState>
 800a672:	4603      	mov	r3, r0
 800a674:	2b00      	cmp	r3, #0
 800a676:	d102      	bne.n	800a67e <xQueueGenericSend+0x9e>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d101      	bne.n	800a682 <xQueueGenericSend+0xa2>
 800a67e:	2301      	movs	r3, #1
 800a680:	e000      	b.n	800a684 <xQueueGenericSend+0xa4>
 800a682:	2300      	movs	r3, #0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d10a      	bne.n	800a69e <xQueueGenericSend+0xbe>
	__asm volatile
 800a688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68c:	f383 8811 	msr	BASEPRI, r3
 800a690:	f3bf 8f6f 	isb	sy
 800a694:	f3bf 8f4f 	dsb	sy
 800a698:	61fb      	str	r3, [r7, #28]
}
 800a69a:	bf00      	nop
 800a69c:	e7fe      	b.n	800a69c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a69e:	f001 fbd1 	bl	800be44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d302      	bcc.n	800a6b4 <xQueueGenericSend+0xd4>
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	2b02      	cmp	r3, #2
 800a6b2:	d129      	bne.n	800a708 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a6b4:	683a      	ldr	r2, [r7, #0]
 800a6b6:	68b9      	ldr	r1, [r7, #8]
 800a6b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a6ba:	f000 fa8b 	bl	800abd4 <prvCopyDataToQueue>
 800a6be:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d010      	beq.n	800a6ea <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ca:	3324      	adds	r3, #36	; 0x24
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	f000 ffc1 	bl	800b654 <xTaskRemoveFromEventList>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d013      	beq.n	800a700 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a6d8:	4b3f      	ldr	r3, [pc, #252]	; (800a7d8 <xQueueGenericSend+0x1f8>)
 800a6da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6de:	601a      	str	r2, [r3, #0]
 800a6e0:	f3bf 8f4f 	dsb	sy
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	e00a      	b.n	800a700 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a6ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d007      	beq.n	800a700 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a6f0:	4b39      	ldr	r3, [pc, #228]	; (800a7d8 <xQueueGenericSend+0x1f8>)
 800a6f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6f6:	601a      	str	r2, [r3, #0]
 800a6f8:	f3bf 8f4f 	dsb	sy
 800a6fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a700:	f001 fbd0 	bl	800bea4 <vPortExitCritical>
				return pdPASS;
 800a704:	2301      	movs	r3, #1
 800a706:	e063      	b.n	800a7d0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d103      	bne.n	800a716 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a70e:	f001 fbc9 	bl	800bea4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a712:	2300      	movs	r3, #0
 800a714:	e05c      	b.n	800a7d0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d106      	bne.n	800a72a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a71c:	f107 0314 	add.w	r3, r7, #20
 800a720:	4618      	mov	r0, r3
 800a722:	f000 fff9 	bl	800b718 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a726:	2301      	movs	r3, #1
 800a728:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a72a:	f001 fbbb 	bl	800bea4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a72e:	f000 fda9 	bl	800b284 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a732:	f001 fb87 	bl	800be44 <vPortEnterCritical>
 800a736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a738:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a73c:	b25b      	sxtb	r3, r3
 800a73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a742:	d103      	bne.n	800a74c <xQueueGenericSend+0x16c>
 800a744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a746:	2200      	movs	r2, #0
 800a748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a74e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a752:	b25b      	sxtb	r3, r3
 800a754:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a758:	d103      	bne.n	800a762 <xQueueGenericSend+0x182>
 800a75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75c:	2200      	movs	r2, #0
 800a75e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a762:	f001 fb9f 	bl	800bea4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a766:	1d3a      	adds	r2, r7, #4
 800a768:	f107 0314 	add.w	r3, r7, #20
 800a76c:	4611      	mov	r1, r2
 800a76e:	4618      	mov	r0, r3
 800a770:	f000 ffe8 	bl	800b744 <xTaskCheckForTimeOut>
 800a774:	4603      	mov	r3, r0
 800a776:	2b00      	cmp	r3, #0
 800a778:	d124      	bne.n	800a7c4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a77a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a77c:	f000 fb22 	bl	800adc4 <prvIsQueueFull>
 800a780:	4603      	mov	r3, r0
 800a782:	2b00      	cmp	r3, #0
 800a784:	d018      	beq.n	800a7b8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a788:	3310      	adds	r3, #16
 800a78a:	687a      	ldr	r2, [r7, #4]
 800a78c:	4611      	mov	r1, r2
 800a78e:	4618      	mov	r0, r3
 800a790:	f000 ff3c 	bl	800b60c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a796:	f000 faad 	bl	800acf4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a79a:	f000 fd81 	bl	800b2a0 <xTaskResumeAll>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	f47f af7c 	bne.w	800a69e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a7a6:	4b0c      	ldr	r3, [pc, #48]	; (800a7d8 <xQueueGenericSend+0x1f8>)
 800a7a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7ac:	601a      	str	r2, [r3, #0]
 800a7ae:	f3bf 8f4f 	dsb	sy
 800a7b2:	f3bf 8f6f 	isb	sy
 800a7b6:	e772      	b.n	800a69e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a7b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7ba:	f000 fa9b 	bl	800acf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a7be:	f000 fd6f 	bl	800b2a0 <xTaskResumeAll>
 800a7c2:	e76c      	b.n	800a69e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a7c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7c6:	f000 fa95 	bl	800acf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a7ca:	f000 fd69 	bl	800b2a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a7ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3738      	adds	r7, #56	; 0x38
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	e000ed04 	.word	0xe000ed04

0800a7dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b090      	sub	sp, #64	; 0x40
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	60f8      	str	r0, [r7, #12]
 800a7e4:	60b9      	str	r1, [r7, #8]
 800a7e6:	607a      	str	r2, [r7, #4]
 800a7e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a7ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d10a      	bne.n	800a80a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f8:	f383 8811 	msr	BASEPRI, r3
 800a7fc:	f3bf 8f6f 	isb	sy
 800a800:	f3bf 8f4f 	dsb	sy
 800a804:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a806:	bf00      	nop
 800a808:	e7fe      	b.n	800a808 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d103      	bne.n	800a818 <xQueueGenericSendFromISR+0x3c>
 800a810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a814:	2b00      	cmp	r3, #0
 800a816:	d101      	bne.n	800a81c <xQueueGenericSendFromISR+0x40>
 800a818:	2301      	movs	r3, #1
 800a81a:	e000      	b.n	800a81e <xQueueGenericSendFromISR+0x42>
 800a81c:	2300      	movs	r3, #0
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10a      	bne.n	800a838 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a826:	f383 8811 	msr	BASEPRI, r3
 800a82a:	f3bf 8f6f 	isb	sy
 800a82e:	f3bf 8f4f 	dsb	sy
 800a832:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a834:	bf00      	nop
 800a836:	e7fe      	b.n	800a836 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	2b02      	cmp	r3, #2
 800a83c:	d103      	bne.n	800a846 <xQueueGenericSendFromISR+0x6a>
 800a83e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a842:	2b01      	cmp	r3, #1
 800a844:	d101      	bne.n	800a84a <xQueueGenericSendFromISR+0x6e>
 800a846:	2301      	movs	r3, #1
 800a848:	e000      	b.n	800a84c <xQueueGenericSendFromISR+0x70>
 800a84a:	2300      	movs	r3, #0
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d10a      	bne.n	800a866 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a854:	f383 8811 	msr	BASEPRI, r3
 800a858:	f3bf 8f6f 	isb	sy
 800a85c:	f3bf 8f4f 	dsb	sy
 800a860:	623b      	str	r3, [r7, #32]
}
 800a862:	bf00      	nop
 800a864:	e7fe      	b.n	800a864 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a866:	f001 fbcf 	bl	800c008 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a86a:	f3ef 8211 	mrs	r2, BASEPRI
 800a86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a872:	f383 8811 	msr	BASEPRI, r3
 800a876:	f3bf 8f6f 	isb	sy
 800a87a:	f3bf 8f4f 	dsb	sy
 800a87e:	61fa      	str	r2, [r7, #28]
 800a880:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a882:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a884:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a888:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a88a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a88c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a88e:	429a      	cmp	r2, r3
 800a890:	d302      	bcc.n	800a898 <xQueueGenericSendFromISR+0xbc>
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	2b02      	cmp	r3, #2
 800a896:	d12f      	bne.n	800a8f8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a89a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a89e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a8a8:	683a      	ldr	r2, [r7, #0]
 800a8aa:	68b9      	ldr	r1, [r7, #8]
 800a8ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a8ae:	f000 f991 	bl	800abd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a8b2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a8b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ba:	d112      	bne.n	800a8e2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a8bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d016      	beq.n	800a8f2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a8c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8c6:	3324      	adds	r3, #36	; 0x24
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f000 fec3 	bl	800b654 <xTaskRemoveFromEventList>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00e      	beq.n	800a8f2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00b      	beq.n	800a8f2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	601a      	str	r2, [r3, #0]
 800a8e0:	e007      	b.n	800a8f2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a8e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	b25a      	sxtb	r2, r3
 800a8ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a8f6:	e001      	b.n	800a8fc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8fe:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a906:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3740      	adds	r7, #64	; 0x40
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}
	...

0800a914 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b08c      	sub	sp, #48	; 0x30
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	60b9      	str	r1, [r7, #8]
 800a91e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a920:	2300      	movs	r3, #0
 800a922:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d10a      	bne.n	800a944 <xQueueReceive+0x30>
	__asm volatile
 800a92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a932:	f383 8811 	msr	BASEPRI, r3
 800a936:	f3bf 8f6f 	isb	sy
 800a93a:	f3bf 8f4f 	dsb	sy
 800a93e:	623b      	str	r3, [r7, #32]
}
 800a940:	bf00      	nop
 800a942:	e7fe      	b.n	800a942 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d103      	bne.n	800a952 <xQueueReceive+0x3e>
 800a94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a94c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d101      	bne.n	800a956 <xQueueReceive+0x42>
 800a952:	2301      	movs	r3, #1
 800a954:	e000      	b.n	800a958 <xQueueReceive+0x44>
 800a956:	2300      	movs	r3, #0
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d10a      	bne.n	800a972 <xQueueReceive+0x5e>
	__asm volatile
 800a95c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a960:	f383 8811 	msr	BASEPRI, r3
 800a964:	f3bf 8f6f 	isb	sy
 800a968:	f3bf 8f4f 	dsb	sy
 800a96c:	61fb      	str	r3, [r7, #28]
}
 800a96e:	bf00      	nop
 800a970:	e7fe      	b.n	800a970 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a972:	f001 f82f 	bl	800b9d4 <xTaskGetSchedulerState>
 800a976:	4603      	mov	r3, r0
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d102      	bne.n	800a982 <xQueueReceive+0x6e>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d101      	bne.n	800a986 <xQueueReceive+0x72>
 800a982:	2301      	movs	r3, #1
 800a984:	e000      	b.n	800a988 <xQueueReceive+0x74>
 800a986:	2300      	movs	r3, #0
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d10a      	bne.n	800a9a2 <xQueueReceive+0x8e>
	__asm volatile
 800a98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a990:	f383 8811 	msr	BASEPRI, r3
 800a994:	f3bf 8f6f 	isb	sy
 800a998:	f3bf 8f4f 	dsb	sy
 800a99c:	61bb      	str	r3, [r7, #24]
}
 800a99e:	bf00      	nop
 800a9a0:	e7fe      	b.n	800a9a0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9a2:	f001 fa4f 	bl	800be44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a9a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9aa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d01f      	beq.n	800a9f2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a9b2:	68b9      	ldr	r1, [r7, #8]
 800a9b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9b6:	f000 f977 	bl	800aca8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9bc:	1e5a      	subs	r2, r3, #1
 800a9be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9c0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9c4:	691b      	ldr	r3, [r3, #16]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00f      	beq.n	800a9ea <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9cc:	3310      	adds	r3, #16
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 fe40 	bl	800b654 <xTaskRemoveFromEventList>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d007      	beq.n	800a9ea <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a9da:	4b3d      	ldr	r3, [pc, #244]	; (800aad0 <xQueueReceive+0x1bc>)
 800a9dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9e0:	601a      	str	r2, [r3, #0]
 800a9e2:	f3bf 8f4f 	dsb	sy
 800a9e6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a9ea:	f001 fa5b 	bl	800bea4 <vPortExitCritical>
				return pdPASS;
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	e069      	b.n	800aac6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d103      	bne.n	800aa00 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a9f8:	f001 fa54 	bl	800bea4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	e062      	b.n	800aac6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d106      	bne.n	800aa14 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa06:	f107 0310 	add.w	r3, r7, #16
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f000 fe84 	bl	800b718 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa10:	2301      	movs	r3, #1
 800aa12:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa14:	f001 fa46 	bl	800bea4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa18:	f000 fc34 	bl	800b284 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa1c:	f001 fa12 	bl	800be44 <vPortEnterCritical>
 800aa20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa26:	b25b      	sxtb	r3, r3
 800aa28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa2c:	d103      	bne.n	800aa36 <xQueueReceive+0x122>
 800aa2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa30:	2200      	movs	r2, #0
 800aa32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa3c:	b25b      	sxtb	r3, r3
 800aa3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa42:	d103      	bne.n	800aa4c <xQueueReceive+0x138>
 800aa44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa46:	2200      	movs	r2, #0
 800aa48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa4c:	f001 fa2a 	bl	800bea4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa50:	1d3a      	adds	r2, r7, #4
 800aa52:	f107 0310 	add.w	r3, r7, #16
 800aa56:	4611      	mov	r1, r2
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f000 fe73 	bl	800b744 <xTaskCheckForTimeOut>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d123      	bne.n	800aaac <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa66:	f000 f997 	bl	800ad98 <prvIsQueueEmpty>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d017      	beq.n	800aaa0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aa70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa72:	3324      	adds	r3, #36	; 0x24
 800aa74:	687a      	ldr	r2, [r7, #4]
 800aa76:	4611      	mov	r1, r2
 800aa78:	4618      	mov	r0, r3
 800aa7a:	f000 fdc7 	bl	800b60c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aa7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa80:	f000 f938 	bl	800acf4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aa84:	f000 fc0c 	bl	800b2a0 <xTaskResumeAll>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d189      	bne.n	800a9a2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800aa8e:	4b10      	ldr	r3, [pc, #64]	; (800aad0 <xQueueReceive+0x1bc>)
 800aa90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa94:	601a      	str	r2, [r3, #0]
 800aa96:	f3bf 8f4f 	dsb	sy
 800aa9a:	f3bf 8f6f 	isb	sy
 800aa9e:	e780      	b.n	800a9a2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aaa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaa2:	f000 f927 	bl	800acf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aaa6:	f000 fbfb 	bl	800b2a0 <xTaskResumeAll>
 800aaaa:	e77a      	b.n	800a9a2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aaac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaae:	f000 f921 	bl	800acf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aab2:	f000 fbf5 	bl	800b2a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aab6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aab8:	f000 f96e 	bl	800ad98 <prvIsQueueEmpty>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	f43f af6f 	beq.w	800a9a2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aac4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	3730      	adds	r7, #48	; 0x30
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}
 800aace:	bf00      	nop
 800aad0:	e000ed04 	.word	0xe000ed04

0800aad4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b08e      	sub	sp, #56	; 0x38
 800aad8:	af00      	add	r7, sp, #0
 800aada:	60f8      	str	r0, [r7, #12]
 800aadc:	60b9      	str	r1, [r7, #8]
 800aade:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d10a      	bne.n	800ab00 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800aaea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaee:	f383 8811 	msr	BASEPRI, r3
 800aaf2:	f3bf 8f6f 	isb	sy
 800aaf6:	f3bf 8f4f 	dsb	sy
 800aafa:	623b      	str	r3, [r7, #32]
}
 800aafc:	bf00      	nop
 800aafe:	e7fe      	b.n	800aafe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d103      	bne.n	800ab0e <xQueueReceiveFromISR+0x3a>
 800ab06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d101      	bne.n	800ab12 <xQueueReceiveFromISR+0x3e>
 800ab0e:	2301      	movs	r3, #1
 800ab10:	e000      	b.n	800ab14 <xQueueReceiveFromISR+0x40>
 800ab12:	2300      	movs	r3, #0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d10a      	bne.n	800ab2e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800ab18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1c:	f383 8811 	msr	BASEPRI, r3
 800ab20:	f3bf 8f6f 	isb	sy
 800ab24:	f3bf 8f4f 	dsb	sy
 800ab28:	61fb      	str	r3, [r7, #28]
}
 800ab2a:	bf00      	nop
 800ab2c:	e7fe      	b.n	800ab2c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab2e:	f001 fa6b 	bl	800c008 <vPortValidateInterruptPriority>
	__asm volatile
 800ab32:	f3ef 8211 	mrs	r2, BASEPRI
 800ab36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab3a:	f383 8811 	msr	BASEPRI, r3
 800ab3e:	f3bf 8f6f 	isb	sy
 800ab42:	f3bf 8f4f 	dsb	sy
 800ab46:	61ba      	str	r2, [r7, #24]
 800ab48:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ab4a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab4c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab52:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d02f      	beq.n	800abba <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ab5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab64:	68b9      	ldr	r1, [r7, #8]
 800ab66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab68:	f000 f89e 	bl	800aca8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab6e:	1e5a      	subs	r2, r3, #1
 800ab70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab72:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ab74:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab7c:	d112      	bne.n	800aba4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab80:	691b      	ldr	r3, [r3, #16]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d016      	beq.n	800abb4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab88:	3310      	adds	r3, #16
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	f000 fd62 	bl	800b654 <xTaskRemoveFromEventList>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d00e      	beq.n	800abb4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00b      	beq.n	800abb4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2201      	movs	r2, #1
 800aba0:	601a      	str	r2, [r3, #0]
 800aba2:	e007      	b.n	800abb4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800aba4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aba8:	3301      	adds	r3, #1
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	b25a      	sxtb	r2, r3
 800abae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800abb4:	2301      	movs	r3, #1
 800abb6:	637b      	str	r3, [r7, #52]	; 0x34
 800abb8:	e001      	b.n	800abbe <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800abba:	2300      	movs	r3, #0
 800abbc:	637b      	str	r3, [r7, #52]	; 0x34
 800abbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abc0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	f383 8811 	msr	BASEPRI, r3
}
 800abc8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800abca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3738      	adds	r7, #56	; 0x38
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b086      	sub	sp, #24
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800abe0:	2300      	movs	r3, #0
 800abe2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abe8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d10d      	bne.n	800ac0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d14d      	bne.n	800ac96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	4618      	mov	r0, r3
 800ac00:	f000 ff06 	bl	800ba10 <xTaskPriorityDisinherit>
 800ac04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	2200      	movs	r2, #0
 800ac0a:	609a      	str	r2, [r3, #8]
 800ac0c:	e043      	b.n	800ac96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d119      	bne.n	800ac48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	6858      	ldr	r0, [r3, #4]
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	68b9      	ldr	r1, [r7, #8]
 800ac20:	f001 ff5a 	bl	800cad8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	685a      	ldr	r2, [r3, #4]
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac2c:	441a      	add	r2, r3
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	685a      	ldr	r2, [r3, #4]
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d32b      	bcc.n	800ac96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	605a      	str	r2, [r3, #4]
 800ac46:	e026      	b.n	800ac96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	68d8      	ldr	r0, [r3, #12]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac50:	461a      	mov	r2, r3
 800ac52:	68b9      	ldr	r1, [r7, #8]
 800ac54:	f001 ff40 	bl	800cad8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	68da      	ldr	r2, [r3, #12]
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac60:	425b      	negs	r3, r3
 800ac62:	441a      	add	r2, r3
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	68da      	ldr	r2, [r3, #12]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d207      	bcs.n	800ac84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	689a      	ldr	r2, [r3, #8]
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac7c:	425b      	negs	r3, r3
 800ac7e:	441a      	add	r2, r3
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2b02      	cmp	r3, #2
 800ac88:	d105      	bne.n	800ac96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac8a:	693b      	ldr	r3, [r7, #16]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d002      	beq.n	800ac96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	3b01      	subs	r3, #1
 800ac94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	1c5a      	adds	r2, r3, #1
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ac9e:	697b      	ldr	r3, [r7, #20]
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	3718      	adds	r7, #24
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d018      	beq.n	800acec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	68da      	ldr	r2, [r3, #12]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acc2:	441a      	add	r2, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	68da      	ldr	r2, [r3, #12]
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	689b      	ldr	r3, [r3, #8]
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d303      	bcc.n	800acdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	68d9      	ldr	r1, [r3, #12]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ace4:	461a      	mov	r2, r3
 800ace6:	6838      	ldr	r0, [r7, #0]
 800ace8:	f001 fef6 	bl	800cad8 <memcpy>
	}
}
 800acec:	bf00      	nop
 800acee:	3708      	adds	r7, #8
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b084      	sub	sp, #16
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800acfc:	f001 f8a2 	bl	800be44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad08:	e011      	b.n	800ad2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d012      	beq.n	800ad38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	3324      	adds	r3, #36	; 0x24
 800ad16:	4618      	mov	r0, r3
 800ad18:	f000 fc9c 	bl	800b654 <xTaskRemoveFromEventList>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d001      	beq.n	800ad26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ad22:	f000 fd71 	bl	800b808 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ad26:	7bfb      	ldrb	r3, [r7, #15]
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	b2db      	uxtb	r3, r3
 800ad2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	dce9      	bgt.n	800ad0a <prvUnlockQueue+0x16>
 800ad36:	e000      	b.n	800ad3a <prvUnlockQueue+0x46>
					break;
 800ad38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	22ff      	movs	r2, #255	; 0xff
 800ad3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ad42:	f001 f8af 	bl	800bea4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ad46:	f001 f87d 	bl	800be44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad52:	e011      	b.n	800ad78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d012      	beq.n	800ad82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	3310      	adds	r3, #16
 800ad60:	4618      	mov	r0, r3
 800ad62:	f000 fc77 	bl	800b654 <xTaskRemoveFromEventList>
 800ad66:	4603      	mov	r3, r0
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d001      	beq.n	800ad70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ad6c:	f000 fd4c 	bl	800b808 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ad70:	7bbb      	ldrb	r3, [r7, #14]
 800ad72:	3b01      	subs	r3, #1
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	dce9      	bgt.n	800ad54 <prvUnlockQueue+0x60>
 800ad80:	e000      	b.n	800ad84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ad82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	22ff      	movs	r2, #255	; 0xff
 800ad88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ad8c:	f001 f88a 	bl	800bea4 <vPortExitCritical>
}
 800ad90:	bf00      	nop
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b084      	sub	sp, #16
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ada0:	f001 f850 	bl	800be44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d102      	bne.n	800adb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800adac:	2301      	movs	r3, #1
 800adae:	60fb      	str	r3, [r7, #12]
 800adb0:	e001      	b.n	800adb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800adb2:	2300      	movs	r3, #0
 800adb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adb6:	f001 f875 	bl	800bea4 <vPortExitCritical>

	return xReturn;
 800adba:	68fb      	ldr	r3, [r7, #12]
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3710      	adds	r7, #16
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b084      	sub	sp, #16
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800adcc:	f001 f83a 	bl	800be44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800add8:	429a      	cmp	r2, r3
 800adda:	d102      	bne.n	800ade2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800addc:	2301      	movs	r3, #1
 800adde:	60fb      	str	r3, [r7, #12]
 800ade0:	e001      	b.n	800ade6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ade2:	2300      	movs	r3, #0
 800ade4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ade6:	f001 f85d 	bl	800bea4 <vPortExitCritical>

	return xReturn;
 800adea:	68fb      	ldr	r3, [r7, #12]
}
 800adec:	4618      	mov	r0, r3
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b08e      	sub	sp, #56	; 0x38
 800adf8:	af04      	add	r7, sp, #16
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]
 800ae00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ae02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d10a      	bne.n	800ae1e <xTaskCreateStatic+0x2a>
	__asm volatile
 800ae08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae0c:	f383 8811 	msr	BASEPRI, r3
 800ae10:	f3bf 8f6f 	isb	sy
 800ae14:	f3bf 8f4f 	dsb	sy
 800ae18:	623b      	str	r3, [r7, #32]
}
 800ae1a:	bf00      	nop
 800ae1c:	e7fe      	b.n	800ae1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ae1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d10a      	bne.n	800ae3a <xTaskCreateStatic+0x46>
	__asm volatile
 800ae24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae28:	f383 8811 	msr	BASEPRI, r3
 800ae2c:	f3bf 8f6f 	isb	sy
 800ae30:	f3bf 8f4f 	dsb	sy
 800ae34:	61fb      	str	r3, [r7, #28]
}
 800ae36:	bf00      	nop
 800ae38:	e7fe      	b.n	800ae38 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ae3a:	23b4      	movs	r3, #180	; 0xb4
 800ae3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	2bb4      	cmp	r3, #180	; 0xb4
 800ae42:	d00a      	beq.n	800ae5a <xTaskCreateStatic+0x66>
	__asm volatile
 800ae44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae48:	f383 8811 	msr	BASEPRI, r3
 800ae4c:	f3bf 8f6f 	isb	sy
 800ae50:	f3bf 8f4f 	dsb	sy
 800ae54:	61bb      	str	r3, [r7, #24]
}
 800ae56:	bf00      	nop
 800ae58:	e7fe      	b.n	800ae58 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ae5a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ae5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d01e      	beq.n	800aea0 <xTaskCreateStatic+0xac>
 800ae62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d01b      	beq.n	800aea0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ae68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae6a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ae6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae70:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ae72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae74:	2202      	movs	r2, #2
 800ae76:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	9303      	str	r3, [sp, #12]
 800ae7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae80:	9302      	str	r3, [sp, #8]
 800ae82:	f107 0314 	add.w	r3, r7, #20
 800ae86:	9301      	str	r3, [sp, #4]
 800ae88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae8a:	9300      	str	r3, [sp, #0]
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	68b9      	ldr	r1, [r7, #8]
 800ae92:	68f8      	ldr	r0, [r7, #12]
 800ae94:	f000 f850 	bl	800af38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ae9a:	f000 f8eb 	bl	800b074 <prvAddNewTaskToReadyList>
 800ae9e:	e001      	b.n	800aea4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800aea0:	2300      	movs	r3, #0
 800aea2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aea4:	697b      	ldr	r3, [r7, #20]
	}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3728      	adds	r7, #40	; 0x28
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}

0800aeae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aeae:	b580      	push	{r7, lr}
 800aeb0:	b08c      	sub	sp, #48	; 0x30
 800aeb2:	af04      	add	r7, sp, #16
 800aeb4:	60f8      	str	r0, [r7, #12]
 800aeb6:	60b9      	str	r1, [r7, #8]
 800aeb8:	603b      	str	r3, [r7, #0]
 800aeba:	4613      	mov	r3, r2
 800aebc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aebe:	88fb      	ldrh	r3, [r7, #6]
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	4618      	mov	r0, r3
 800aec4:	f001 f8e0 	bl	800c088 <pvPortMalloc>
 800aec8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00e      	beq.n	800aeee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aed0:	20b4      	movs	r0, #180	; 0xb4
 800aed2:	f001 f8d9 	bl	800c088 <pvPortMalloc>
 800aed6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aed8:	69fb      	ldr	r3, [r7, #28]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d003      	beq.n	800aee6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aede:	69fb      	ldr	r3, [r7, #28]
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	631a      	str	r2, [r3, #48]	; 0x30
 800aee4:	e005      	b.n	800aef2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aee6:	6978      	ldr	r0, [r7, #20]
 800aee8:	f001 f99a 	bl	800c220 <vPortFree>
 800aeec:	e001      	b.n	800aef2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aeee:	2300      	movs	r3, #0
 800aef0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aef2:	69fb      	ldr	r3, [r7, #28]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d017      	beq.n	800af28 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aef8:	69fb      	ldr	r3, [r7, #28]
 800aefa:	2200      	movs	r2, #0
 800aefc:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800af00:	88fa      	ldrh	r2, [r7, #6]
 800af02:	2300      	movs	r3, #0
 800af04:	9303      	str	r3, [sp, #12]
 800af06:	69fb      	ldr	r3, [r7, #28]
 800af08:	9302      	str	r3, [sp, #8]
 800af0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af0c:	9301      	str	r3, [sp, #4]
 800af0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af10:	9300      	str	r3, [sp, #0]
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	68b9      	ldr	r1, [r7, #8]
 800af16:	68f8      	ldr	r0, [r7, #12]
 800af18:	f000 f80e 	bl	800af38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af1c:	69f8      	ldr	r0, [r7, #28]
 800af1e:	f000 f8a9 	bl	800b074 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800af22:	2301      	movs	r3, #1
 800af24:	61bb      	str	r3, [r7, #24]
 800af26:	e002      	b.n	800af2e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800af28:	f04f 33ff 	mov.w	r3, #4294967295
 800af2c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800af2e:	69bb      	ldr	r3, [r7, #24]
	}
 800af30:	4618      	mov	r0, r3
 800af32:	3720      	adds	r7, #32
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b088      	sub	sp, #32
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	60f8      	str	r0, [r7, #12]
 800af40:	60b9      	str	r1, [r7, #8]
 800af42:	607a      	str	r2, [r7, #4]
 800af44:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800af46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800af50:	3b01      	subs	r3, #1
 800af52:	009b      	lsls	r3, r3, #2
 800af54:	4413      	add	r3, r2
 800af56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800af58:	69bb      	ldr	r3, [r7, #24]
 800af5a:	f023 0307 	bic.w	r3, r3, #7
 800af5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800af60:	69bb      	ldr	r3, [r7, #24]
 800af62:	f003 0307 	and.w	r3, r3, #7
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00a      	beq.n	800af80 <prvInitialiseNewTask+0x48>
	__asm volatile
 800af6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af6e:	f383 8811 	msr	BASEPRI, r3
 800af72:	f3bf 8f6f 	isb	sy
 800af76:	f3bf 8f4f 	dsb	sy
 800af7a:	617b      	str	r3, [r7, #20]
}
 800af7c:	bf00      	nop
 800af7e:	e7fe      	b.n	800af7e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d01f      	beq.n	800afc6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af86:	2300      	movs	r3, #0
 800af88:	61fb      	str	r3, [r7, #28]
 800af8a:	e012      	b.n	800afb2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800af8c:	68ba      	ldr	r2, [r7, #8]
 800af8e:	69fb      	ldr	r3, [r7, #28]
 800af90:	4413      	add	r3, r2
 800af92:	7819      	ldrb	r1, [r3, #0]
 800af94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	4413      	add	r3, r2
 800af9a:	3334      	adds	r3, #52	; 0x34
 800af9c:	460a      	mov	r2, r1
 800af9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800afa0:	68ba      	ldr	r2, [r7, #8]
 800afa2:	69fb      	ldr	r3, [r7, #28]
 800afa4:	4413      	add	r3, r2
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d006      	beq.n	800afba <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	3301      	adds	r3, #1
 800afb0:	61fb      	str	r3, [r7, #28]
 800afb2:	69fb      	ldr	r3, [r7, #28]
 800afb4:	2b0f      	cmp	r3, #15
 800afb6:	d9e9      	bls.n	800af8c <prvInitialiseNewTask+0x54>
 800afb8:	e000      	b.n	800afbc <prvInitialiseNewTask+0x84>
			{
				break;
 800afba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800afbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afbe:	2200      	movs	r2, #0
 800afc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800afc4:	e003      	b.n	800afce <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800afc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc8:	2200      	movs	r2, #0
 800afca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800afce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afd0:	2b06      	cmp	r3, #6
 800afd2:	d901      	bls.n	800afd8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800afd4:	2306      	movs	r3, #6
 800afd6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800afd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afdc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800afde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afe0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afe2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800afe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afe6:	2200      	movs	r2, #0
 800afe8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800afea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afec:	3304      	adds	r3, #4
 800afee:	4618      	mov	r0, r3
 800aff0:	f7ff f928 	bl	800a244 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800aff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aff6:	3318      	adds	r3, #24
 800aff8:	4618      	mov	r0, r3
 800affa:	f7ff f923 	bl	800a244 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800affe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b002:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b006:	f1c3 0207 	rsb	r2, r3, #7
 800b00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b00c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b010:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b012:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b016:	2200      	movs	r2, #0
 800b018:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b01c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b01e:	2200      	movs	r2, #0
 800b020:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b026:	334c      	adds	r3, #76	; 0x4c
 800b028:	2260      	movs	r2, #96	; 0x60
 800b02a:	2100      	movs	r1, #0
 800b02c:	4618      	mov	r0, r3
 800b02e:	f001 fd61 	bl	800caf4 <memset>
 800b032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b034:	4a0c      	ldr	r2, [pc, #48]	; (800b068 <prvInitialiseNewTask+0x130>)
 800b036:	651a      	str	r2, [r3, #80]	; 0x50
 800b038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b03a:	4a0c      	ldr	r2, [pc, #48]	; (800b06c <prvInitialiseNewTask+0x134>)
 800b03c:	655a      	str	r2, [r3, #84]	; 0x54
 800b03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b040:	4a0b      	ldr	r2, [pc, #44]	; (800b070 <prvInitialiseNewTask+0x138>)
 800b042:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b044:	683a      	ldr	r2, [r7, #0]
 800b046:	68f9      	ldr	r1, [r7, #12]
 800b048:	69b8      	ldr	r0, [r7, #24]
 800b04a:	f000 fdcd 	bl	800bbe8 <pxPortInitialiseStack>
 800b04e:	4602      	mov	r2, r0
 800b050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b052:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b056:	2b00      	cmp	r3, #0
 800b058:	d002      	beq.n	800b060 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b05a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b05c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b05e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b060:	bf00      	nop
 800b062:	3720      	adds	r7, #32
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	0800cf34 	.word	0x0800cf34
 800b06c:	0800cf54 	.word	0x0800cf54
 800b070:	0800cf14 	.word	0x0800cf14

0800b074 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b07c:	f000 fee2 	bl	800be44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b080:	4b2a      	ldr	r3, [pc, #168]	; (800b12c <prvAddNewTaskToReadyList+0xb8>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	3301      	adds	r3, #1
 800b086:	4a29      	ldr	r2, [pc, #164]	; (800b12c <prvAddNewTaskToReadyList+0xb8>)
 800b088:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b08a:	4b29      	ldr	r3, [pc, #164]	; (800b130 <prvAddNewTaskToReadyList+0xbc>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d109      	bne.n	800b0a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b092:	4a27      	ldr	r2, [pc, #156]	; (800b130 <prvAddNewTaskToReadyList+0xbc>)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b098:	4b24      	ldr	r3, [pc, #144]	; (800b12c <prvAddNewTaskToReadyList+0xb8>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d110      	bne.n	800b0c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b0a0:	f000 fbd6 	bl	800b850 <prvInitialiseTaskLists>
 800b0a4:	e00d      	b.n	800b0c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b0a6:	4b23      	ldr	r3, [pc, #140]	; (800b134 <prvAddNewTaskToReadyList+0xc0>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d109      	bne.n	800b0c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b0ae:	4b20      	ldr	r3, [pc, #128]	; (800b130 <prvAddNewTaskToReadyList+0xbc>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d802      	bhi.n	800b0c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b0bc:	4a1c      	ldr	r2, [pc, #112]	; (800b130 <prvAddNewTaskToReadyList+0xbc>)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b0c2:	4b1d      	ldr	r3, [pc, #116]	; (800b138 <prvAddNewTaskToReadyList+0xc4>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	4a1b      	ldr	r2, [pc, #108]	; (800b138 <prvAddNewTaskToReadyList+0xc4>)
 800b0ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	409a      	lsls	r2, r3
 800b0d4:	4b19      	ldr	r3, [pc, #100]	; (800b13c <prvAddNewTaskToReadyList+0xc8>)
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	4313      	orrs	r3, r2
 800b0da:	4a18      	ldr	r2, [pc, #96]	; (800b13c <prvAddNewTaskToReadyList+0xc8>)
 800b0dc:	6013      	str	r3, [r2, #0]
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0e2:	4613      	mov	r3, r2
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	4413      	add	r3, r2
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4a15      	ldr	r2, [pc, #84]	; (800b140 <prvAddNewTaskToReadyList+0xcc>)
 800b0ec:	441a      	add	r2, r3
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	3304      	adds	r3, #4
 800b0f2:	4619      	mov	r1, r3
 800b0f4:	4610      	mov	r0, r2
 800b0f6:	f7ff f8b2 	bl	800a25e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b0fa:	f000 fed3 	bl	800bea4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b0fe:	4b0d      	ldr	r3, [pc, #52]	; (800b134 <prvAddNewTaskToReadyList+0xc0>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d00e      	beq.n	800b124 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b106:	4b0a      	ldr	r3, [pc, #40]	; (800b130 <prvAddNewTaskToReadyList+0xbc>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b110:	429a      	cmp	r2, r3
 800b112:	d207      	bcs.n	800b124 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b114:	4b0b      	ldr	r3, [pc, #44]	; (800b144 <prvAddNewTaskToReadyList+0xd0>)
 800b116:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b11a:	601a      	str	r2, [r3, #0]
 800b11c:	f3bf 8f4f 	dsb	sy
 800b120:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b124:	bf00      	nop
 800b126:	3708      	adds	r7, #8
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}
 800b12c:	20000718 	.word	0x20000718
 800b130:	20000618 	.word	0x20000618
 800b134:	20000724 	.word	0x20000724
 800b138:	20000734 	.word	0x20000734
 800b13c:	20000720 	.word	0x20000720
 800b140:	2000061c 	.word	0x2000061c
 800b144:	e000ed04 	.word	0xe000ed04

0800b148 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b150:	2300      	movs	r3, #0
 800b152:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d017      	beq.n	800b18a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b15a:	4b13      	ldr	r3, [pc, #76]	; (800b1a8 <vTaskDelay+0x60>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d00a      	beq.n	800b178 <vTaskDelay+0x30>
	__asm volatile
 800b162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b166:	f383 8811 	msr	BASEPRI, r3
 800b16a:	f3bf 8f6f 	isb	sy
 800b16e:	f3bf 8f4f 	dsb	sy
 800b172:	60bb      	str	r3, [r7, #8]
}
 800b174:	bf00      	nop
 800b176:	e7fe      	b.n	800b176 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b178:	f000 f884 	bl	800b284 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b17c:	2100      	movs	r1, #0
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 fccc 	bl	800bb1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b184:	f000 f88c 	bl	800b2a0 <xTaskResumeAll>
 800b188:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d107      	bne.n	800b1a0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b190:	4b06      	ldr	r3, [pc, #24]	; (800b1ac <vTaskDelay+0x64>)
 800b192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b196:	601a      	str	r2, [r3, #0]
 800b198:	f3bf 8f4f 	dsb	sy
 800b19c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b1a0:	bf00      	nop
 800b1a2:	3710      	adds	r7, #16
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}
 800b1a8:	20000740 	.word	0x20000740
 800b1ac:	e000ed04 	.word	0xe000ed04

0800b1b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b08a      	sub	sp, #40	; 0x28
 800b1b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b1be:	463a      	mov	r2, r7
 800b1c0:	1d39      	adds	r1, r7, #4
 800b1c2:	f107 0308 	add.w	r3, r7, #8
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7f5 f9b2 	bl	8000530 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b1cc:	6839      	ldr	r1, [r7, #0]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	68ba      	ldr	r2, [r7, #8]
 800b1d2:	9202      	str	r2, [sp, #8]
 800b1d4:	9301      	str	r3, [sp, #4]
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	9300      	str	r3, [sp, #0]
 800b1da:	2300      	movs	r3, #0
 800b1dc:	460a      	mov	r2, r1
 800b1de:	4921      	ldr	r1, [pc, #132]	; (800b264 <vTaskStartScheduler+0xb4>)
 800b1e0:	4821      	ldr	r0, [pc, #132]	; (800b268 <vTaskStartScheduler+0xb8>)
 800b1e2:	f7ff fe07 	bl	800adf4 <xTaskCreateStatic>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	4a20      	ldr	r2, [pc, #128]	; (800b26c <vTaskStartScheduler+0xbc>)
 800b1ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b1ec:	4b1f      	ldr	r3, [pc, #124]	; (800b26c <vTaskStartScheduler+0xbc>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d002      	beq.n	800b1fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	617b      	str	r3, [r7, #20]
 800b1f8:	e001      	b.n	800b1fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	2b01      	cmp	r3, #1
 800b202:	d11b      	bne.n	800b23c <vTaskStartScheduler+0x8c>
	__asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	613b      	str	r3, [r7, #16]
}
 800b216:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b218:	4b15      	ldr	r3, [pc, #84]	; (800b270 <vTaskStartScheduler+0xc0>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	334c      	adds	r3, #76	; 0x4c
 800b21e:	4a15      	ldr	r2, [pc, #84]	; (800b274 <vTaskStartScheduler+0xc4>)
 800b220:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b222:	4b15      	ldr	r3, [pc, #84]	; (800b278 <vTaskStartScheduler+0xc8>)
 800b224:	f04f 32ff 	mov.w	r2, #4294967295
 800b228:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b22a:	4b14      	ldr	r3, [pc, #80]	; (800b27c <vTaskStartScheduler+0xcc>)
 800b22c:	2201      	movs	r2, #1
 800b22e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b230:	4b13      	ldr	r3, [pc, #76]	; (800b280 <vTaskStartScheduler+0xd0>)
 800b232:	2200      	movs	r2, #0
 800b234:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b236:	f000 fd63 	bl	800bd00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b23a:	e00e      	b.n	800b25a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b242:	d10a      	bne.n	800b25a <vTaskStartScheduler+0xaa>
	__asm volatile
 800b244:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b248:	f383 8811 	msr	BASEPRI, r3
 800b24c:	f3bf 8f6f 	isb	sy
 800b250:	f3bf 8f4f 	dsb	sy
 800b254:	60fb      	str	r3, [r7, #12]
}
 800b256:	bf00      	nop
 800b258:	e7fe      	b.n	800b258 <vTaskStartScheduler+0xa8>
}
 800b25a:	bf00      	nop
 800b25c:	3718      	adds	r7, #24
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	0800cef4 	.word	0x0800cef4
 800b268:	0800b821 	.word	0x0800b821
 800b26c:	2000073c 	.word	0x2000073c
 800b270:	20000618 	.word	0x20000618
 800b274:	2000003c 	.word	0x2000003c
 800b278:	20000738 	.word	0x20000738
 800b27c:	20000724 	.word	0x20000724
 800b280:	2000071c 	.word	0x2000071c

0800b284 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b284:	b480      	push	{r7}
 800b286:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b288:	4b04      	ldr	r3, [pc, #16]	; (800b29c <vTaskSuspendAll+0x18>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	3301      	adds	r3, #1
 800b28e:	4a03      	ldr	r2, [pc, #12]	; (800b29c <vTaskSuspendAll+0x18>)
 800b290:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b292:	bf00      	nop
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr
 800b29c:	20000740 	.word	0x20000740

0800b2a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b2ae:	4b41      	ldr	r3, [pc, #260]	; (800b3b4 <xTaskResumeAll+0x114>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d10a      	bne.n	800b2cc <xTaskResumeAll+0x2c>
	__asm volatile
 800b2b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ba:	f383 8811 	msr	BASEPRI, r3
 800b2be:	f3bf 8f6f 	isb	sy
 800b2c2:	f3bf 8f4f 	dsb	sy
 800b2c6:	603b      	str	r3, [r7, #0]
}
 800b2c8:	bf00      	nop
 800b2ca:	e7fe      	b.n	800b2ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b2cc:	f000 fdba 	bl	800be44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b2d0:	4b38      	ldr	r3, [pc, #224]	; (800b3b4 <xTaskResumeAll+0x114>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	3b01      	subs	r3, #1
 800b2d6:	4a37      	ldr	r2, [pc, #220]	; (800b3b4 <xTaskResumeAll+0x114>)
 800b2d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2da:	4b36      	ldr	r3, [pc, #216]	; (800b3b4 <xTaskResumeAll+0x114>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d161      	bne.n	800b3a6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b2e2:	4b35      	ldr	r3, [pc, #212]	; (800b3b8 <xTaskResumeAll+0x118>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d05d      	beq.n	800b3a6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2ea:	e02e      	b.n	800b34a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2ec:	4b33      	ldr	r3, [pc, #204]	; (800b3bc <xTaskResumeAll+0x11c>)
 800b2ee:	68db      	ldr	r3, [r3, #12]
 800b2f0:	68db      	ldr	r3, [r3, #12]
 800b2f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	3318      	adds	r3, #24
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	f7ff f80d 	bl	800a318 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	3304      	adds	r3, #4
 800b302:	4618      	mov	r0, r3
 800b304:	f7ff f808 	bl	800a318 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b30c:	2201      	movs	r2, #1
 800b30e:	409a      	lsls	r2, r3
 800b310:	4b2b      	ldr	r3, [pc, #172]	; (800b3c0 <xTaskResumeAll+0x120>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	4313      	orrs	r3, r2
 800b316:	4a2a      	ldr	r2, [pc, #168]	; (800b3c0 <xTaskResumeAll+0x120>)
 800b318:	6013      	str	r3, [r2, #0]
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b31e:	4613      	mov	r3, r2
 800b320:	009b      	lsls	r3, r3, #2
 800b322:	4413      	add	r3, r2
 800b324:	009b      	lsls	r3, r3, #2
 800b326:	4a27      	ldr	r2, [pc, #156]	; (800b3c4 <xTaskResumeAll+0x124>)
 800b328:	441a      	add	r2, r3
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	3304      	adds	r3, #4
 800b32e:	4619      	mov	r1, r3
 800b330:	4610      	mov	r0, r2
 800b332:	f7fe ff94 	bl	800a25e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b33a:	4b23      	ldr	r3, [pc, #140]	; (800b3c8 <xTaskResumeAll+0x128>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b340:	429a      	cmp	r2, r3
 800b342:	d302      	bcc.n	800b34a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b344:	4b21      	ldr	r3, [pc, #132]	; (800b3cc <xTaskResumeAll+0x12c>)
 800b346:	2201      	movs	r2, #1
 800b348:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b34a:	4b1c      	ldr	r3, [pc, #112]	; (800b3bc <xTaskResumeAll+0x11c>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d1cc      	bne.n	800b2ec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d001      	beq.n	800b35c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b358:	f000 fb1c 	bl	800b994 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b35c:	4b1c      	ldr	r3, [pc, #112]	; (800b3d0 <xTaskResumeAll+0x130>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d010      	beq.n	800b38a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b368:	f000 f836 	bl	800b3d8 <xTaskIncrementTick>
 800b36c:	4603      	mov	r3, r0
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d002      	beq.n	800b378 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b372:	4b16      	ldr	r3, [pc, #88]	; (800b3cc <xTaskResumeAll+0x12c>)
 800b374:	2201      	movs	r2, #1
 800b376:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	3b01      	subs	r3, #1
 800b37c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d1f1      	bne.n	800b368 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800b384:	4b12      	ldr	r3, [pc, #72]	; (800b3d0 <xTaskResumeAll+0x130>)
 800b386:	2200      	movs	r2, #0
 800b388:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b38a:	4b10      	ldr	r3, [pc, #64]	; (800b3cc <xTaskResumeAll+0x12c>)
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d009      	beq.n	800b3a6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b392:	2301      	movs	r3, #1
 800b394:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b396:	4b0f      	ldr	r3, [pc, #60]	; (800b3d4 <xTaskResumeAll+0x134>)
 800b398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b39c:	601a      	str	r2, [r3, #0]
 800b39e:	f3bf 8f4f 	dsb	sy
 800b3a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b3a6:	f000 fd7d 	bl	800bea4 <vPortExitCritical>

	return xAlreadyYielded;
 800b3aa:	68bb      	ldr	r3, [r7, #8]
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3710      	adds	r7, #16
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	20000740 	.word	0x20000740
 800b3b8:	20000718 	.word	0x20000718
 800b3bc:	200006d8 	.word	0x200006d8
 800b3c0:	20000720 	.word	0x20000720
 800b3c4:	2000061c 	.word	0x2000061c
 800b3c8:	20000618 	.word	0x20000618
 800b3cc:	2000072c 	.word	0x2000072c
 800b3d0:	20000728 	.word	0x20000728
 800b3d4:	e000ed04 	.word	0xe000ed04

0800b3d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b086      	sub	sp, #24
 800b3dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3e2:	4b4e      	ldr	r3, [pc, #312]	; (800b51c <xTaskIncrementTick+0x144>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	f040 808e 	bne.w	800b508 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b3ec:	4b4c      	ldr	r3, [pc, #304]	; (800b520 <xTaskIncrementTick+0x148>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b3f4:	4a4a      	ldr	r2, [pc, #296]	; (800b520 <xTaskIncrementTick+0x148>)
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d120      	bne.n	800b442 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b400:	4b48      	ldr	r3, [pc, #288]	; (800b524 <xTaskIncrementTick+0x14c>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00a      	beq.n	800b420 <xTaskIncrementTick+0x48>
	__asm volatile
 800b40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40e:	f383 8811 	msr	BASEPRI, r3
 800b412:	f3bf 8f6f 	isb	sy
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	603b      	str	r3, [r7, #0]
}
 800b41c:	bf00      	nop
 800b41e:	e7fe      	b.n	800b41e <xTaskIncrementTick+0x46>
 800b420:	4b40      	ldr	r3, [pc, #256]	; (800b524 <xTaskIncrementTick+0x14c>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	60fb      	str	r3, [r7, #12]
 800b426:	4b40      	ldr	r3, [pc, #256]	; (800b528 <xTaskIncrementTick+0x150>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	4a3e      	ldr	r2, [pc, #248]	; (800b524 <xTaskIncrementTick+0x14c>)
 800b42c:	6013      	str	r3, [r2, #0]
 800b42e:	4a3e      	ldr	r2, [pc, #248]	; (800b528 <xTaskIncrementTick+0x150>)
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	4b3d      	ldr	r3, [pc, #244]	; (800b52c <xTaskIncrementTick+0x154>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	3301      	adds	r3, #1
 800b43a:	4a3c      	ldr	r2, [pc, #240]	; (800b52c <xTaskIncrementTick+0x154>)
 800b43c:	6013      	str	r3, [r2, #0]
 800b43e:	f000 faa9 	bl	800b994 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b442:	4b3b      	ldr	r3, [pc, #236]	; (800b530 <xTaskIncrementTick+0x158>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	693a      	ldr	r2, [r7, #16]
 800b448:	429a      	cmp	r2, r3
 800b44a:	d348      	bcc.n	800b4de <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b44c:	4b35      	ldr	r3, [pc, #212]	; (800b524 <xTaskIncrementTick+0x14c>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d104      	bne.n	800b460 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b456:	4b36      	ldr	r3, [pc, #216]	; (800b530 <xTaskIncrementTick+0x158>)
 800b458:	f04f 32ff 	mov.w	r2, #4294967295
 800b45c:	601a      	str	r2, [r3, #0]
					break;
 800b45e:	e03e      	b.n	800b4de <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b460:	4b30      	ldr	r3, [pc, #192]	; (800b524 <xTaskIncrementTick+0x14c>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	68db      	ldr	r3, [r3, #12]
 800b466:	68db      	ldr	r3, [r3, #12]
 800b468:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	685b      	ldr	r3, [r3, #4]
 800b46e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b470:	693a      	ldr	r2, [r7, #16]
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	429a      	cmp	r2, r3
 800b476:	d203      	bcs.n	800b480 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b478:	4a2d      	ldr	r2, [pc, #180]	; (800b530 <xTaskIncrementTick+0x158>)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b47e:	e02e      	b.n	800b4de <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	3304      	adds	r3, #4
 800b484:	4618      	mov	r0, r3
 800b486:	f7fe ff47 	bl	800a318 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d004      	beq.n	800b49c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	3318      	adds	r3, #24
 800b496:	4618      	mov	r0, r3
 800b498:	f7fe ff3e 	bl	800a318 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4a0:	2201      	movs	r2, #1
 800b4a2:	409a      	lsls	r2, r3
 800b4a4:	4b23      	ldr	r3, [pc, #140]	; (800b534 <xTaskIncrementTick+0x15c>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	4a22      	ldr	r2, [pc, #136]	; (800b534 <xTaskIncrementTick+0x15c>)
 800b4ac:	6013      	str	r3, [r2, #0]
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4b2:	4613      	mov	r3, r2
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	4413      	add	r3, r2
 800b4b8:	009b      	lsls	r3, r3, #2
 800b4ba:	4a1f      	ldr	r2, [pc, #124]	; (800b538 <xTaskIncrementTick+0x160>)
 800b4bc:	441a      	add	r2, r3
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	3304      	adds	r3, #4
 800b4c2:	4619      	mov	r1, r3
 800b4c4:	4610      	mov	r0, r2
 800b4c6:	f7fe feca 	bl	800a25e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ce:	4b1b      	ldr	r3, [pc, #108]	; (800b53c <xTaskIncrementTick+0x164>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d3b9      	bcc.n	800b44c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b4d8:	2301      	movs	r3, #1
 800b4da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4dc:	e7b6      	b.n	800b44c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b4de:	4b17      	ldr	r3, [pc, #92]	; (800b53c <xTaskIncrementTick+0x164>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4e4:	4914      	ldr	r1, [pc, #80]	; (800b538 <xTaskIncrementTick+0x160>)
 800b4e6:	4613      	mov	r3, r2
 800b4e8:	009b      	lsls	r3, r3, #2
 800b4ea:	4413      	add	r3, r2
 800b4ec:	009b      	lsls	r3, r3, #2
 800b4ee:	440b      	add	r3, r1
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d901      	bls.n	800b4fa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b4fa:	4b11      	ldr	r3, [pc, #68]	; (800b540 <xTaskIncrementTick+0x168>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d007      	beq.n	800b512 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800b502:	2301      	movs	r3, #1
 800b504:	617b      	str	r3, [r7, #20]
 800b506:	e004      	b.n	800b512 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b508:	4b0e      	ldr	r3, [pc, #56]	; (800b544 <xTaskIncrementTick+0x16c>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	3301      	adds	r3, #1
 800b50e:	4a0d      	ldr	r2, [pc, #52]	; (800b544 <xTaskIncrementTick+0x16c>)
 800b510:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b512:	697b      	ldr	r3, [r7, #20]
}
 800b514:	4618      	mov	r0, r3
 800b516:	3718      	adds	r7, #24
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}
 800b51c:	20000740 	.word	0x20000740
 800b520:	2000071c 	.word	0x2000071c
 800b524:	200006d0 	.word	0x200006d0
 800b528:	200006d4 	.word	0x200006d4
 800b52c:	20000730 	.word	0x20000730
 800b530:	20000738 	.word	0x20000738
 800b534:	20000720 	.word	0x20000720
 800b538:	2000061c 	.word	0x2000061c
 800b53c:	20000618 	.word	0x20000618
 800b540:	2000072c 	.word	0x2000072c
 800b544:	20000728 	.word	0x20000728

0800b548 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b548:	b480      	push	{r7}
 800b54a:	b087      	sub	sp, #28
 800b54c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b54e:	4b29      	ldr	r3, [pc, #164]	; (800b5f4 <vTaskSwitchContext+0xac>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d003      	beq.n	800b55e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b556:	4b28      	ldr	r3, [pc, #160]	; (800b5f8 <vTaskSwitchContext+0xb0>)
 800b558:	2201      	movs	r2, #1
 800b55a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b55c:	e044      	b.n	800b5e8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800b55e:	4b26      	ldr	r3, [pc, #152]	; (800b5f8 <vTaskSwitchContext+0xb0>)
 800b560:	2200      	movs	r2, #0
 800b562:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b564:	4b25      	ldr	r3, [pc, #148]	; (800b5fc <vTaskSwitchContext+0xb4>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	fab3 f383 	clz	r3, r3
 800b570:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b572:	7afb      	ldrb	r3, [r7, #11]
 800b574:	f1c3 031f 	rsb	r3, r3, #31
 800b578:	617b      	str	r3, [r7, #20]
 800b57a:	4921      	ldr	r1, [pc, #132]	; (800b600 <vTaskSwitchContext+0xb8>)
 800b57c:	697a      	ldr	r2, [r7, #20]
 800b57e:	4613      	mov	r3, r2
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	4413      	add	r3, r2
 800b584:	009b      	lsls	r3, r3, #2
 800b586:	440b      	add	r3, r1
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d10a      	bne.n	800b5a4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800b58e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b592:	f383 8811 	msr	BASEPRI, r3
 800b596:	f3bf 8f6f 	isb	sy
 800b59a:	f3bf 8f4f 	dsb	sy
 800b59e:	607b      	str	r3, [r7, #4]
}
 800b5a0:	bf00      	nop
 800b5a2:	e7fe      	b.n	800b5a2 <vTaskSwitchContext+0x5a>
 800b5a4:	697a      	ldr	r2, [r7, #20]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	009b      	lsls	r3, r3, #2
 800b5aa:	4413      	add	r3, r2
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	4a14      	ldr	r2, [pc, #80]	; (800b600 <vTaskSwitchContext+0xb8>)
 800b5b0:	4413      	add	r3, r2
 800b5b2:	613b      	str	r3, [r7, #16]
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	685b      	ldr	r3, [r3, #4]
 800b5b8:	685a      	ldr	r2, [r3, #4]
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	605a      	str	r2, [r3, #4]
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	685a      	ldr	r2, [r3, #4]
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	3308      	adds	r3, #8
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d104      	bne.n	800b5d4 <vTaskSwitchContext+0x8c>
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	685a      	ldr	r2, [r3, #4]
 800b5d0:	693b      	ldr	r3, [r7, #16]
 800b5d2:	605a      	str	r2, [r3, #4]
 800b5d4:	693b      	ldr	r3, [r7, #16]
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	68db      	ldr	r3, [r3, #12]
 800b5da:	4a0a      	ldr	r2, [pc, #40]	; (800b604 <vTaskSwitchContext+0xbc>)
 800b5dc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b5de:	4b09      	ldr	r3, [pc, #36]	; (800b604 <vTaskSwitchContext+0xbc>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	334c      	adds	r3, #76	; 0x4c
 800b5e4:	4a08      	ldr	r2, [pc, #32]	; (800b608 <vTaskSwitchContext+0xc0>)
 800b5e6:	6013      	str	r3, [r2, #0]
}
 800b5e8:	bf00      	nop
 800b5ea:	371c      	adds	r7, #28
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr
 800b5f4:	20000740 	.word	0x20000740
 800b5f8:	2000072c 	.word	0x2000072c
 800b5fc:	20000720 	.word	0x20000720
 800b600:	2000061c 	.word	0x2000061c
 800b604:	20000618 	.word	0x20000618
 800b608:	2000003c 	.word	0x2000003c

0800b60c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b084      	sub	sp, #16
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
 800b614:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d10a      	bne.n	800b632 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b620:	f383 8811 	msr	BASEPRI, r3
 800b624:	f3bf 8f6f 	isb	sy
 800b628:	f3bf 8f4f 	dsb	sy
 800b62c:	60fb      	str	r3, [r7, #12]
}
 800b62e:	bf00      	nop
 800b630:	e7fe      	b.n	800b630 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b632:	4b07      	ldr	r3, [pc, #28]	; (800b650 <vTaskPlaceOnEventList+0x44>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	3318      	adds	r3, #24
 800b638:	4619      	mov	r1, r3
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f7fe fe33 	bl	800a2a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b640:	2101      	movs	r1, #1
 800b642:	6838      	ldr	r0, [r7, #0]
 800b644:	f000 fa6a 	bl	800bb1c <prvAddCurrentTaskToDelayedList>
}
 800b648:	bf00      	nop
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	20000618 	.word	0x20000618

0800b654 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b086      	sub	sp, #24
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	68db      	ldr	r3, [r3, #12]
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d10a      	bne.n	800b680 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b66e:	f383 8811 	msr	BASEPRI, r3
 800b672:	f3bf 8f6f 	isb	sy
 800b676:	f3bf 8f4f 	dsb	sy
 800b67a:	60fb      	str	r3, [r7, #12]
}
 800b67c:	bf00      	nop
 800b67e:	e7fe      	b.n	800b67e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	3318      	adds	r3, #24
 800b684:	4618      	mov	r0, r3
 800b686:	f7fe fe47 	bl	800a318 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b68a:	4b1d      	ldr	r3, [pc, #116]	; (800b700 <xTaskRemoveFromEventList+0xac>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d11c      	bne.n	800b6cc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	3304      	adds	r3, #4
 800b696:	4618      	mov	r0, r3
 800b698:	f7fe fe3e 	bl	800a318 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6a0:	2201      	movs	r2, #1
 800b6a2:	409a      	lsls	r2, r3
 800b6a4:	4b17      	ldr	r3, [pc, #92]	; (800b704 <xTaskRemoveFromEventList+0xb0>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	4a16      	ldr	r2, [pc, #88]	; (800b704 <xTaskRemoveFromEventList+0xb0>)
 800b6ac:	6013      	str	r3, [r2, #0]
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b2:	4613      	mov	r3, r2
 800b6b4:	009b      	lsls	r3, r3, #2
 800b6b6:	4413      	add	r3, r2
 800b6b8:	009b      	lsls	r3, r3, #2
 800b6ba:	4a13      	ldr	r2, [pc, #76]	; (800b708 <xTaskRemoveFromEventList+0xb4>)
 800b6bc:	441a      	add	r2, r3
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	3304      	adds	r3, #4
 800b6c2:	4619      	mov	r1, r3
 800b6c4:	4610      	mov	r0, r2
 800b6c6:	f7fe fdca 	bl	800a25e <vListInsertEnd>
 800b6ca:	e005      	b.n	800b6d8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b6cc:	693b      	ldr	r3, [r7, #16]
 800b6ce:	3318      	adds	r3, #24
 800b6d0:	4619      	mov	r1, r3
 800b6d2:	480e      	ldr	r0, [pc, #56]	; (800b70c <xTaskRemoveFromEventList+0xb8>)
 800b6d4:	f7fe fdc3 	bl	800a25e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6dc:	4b0c      	ldr	r3, [pc, #48]	; (800b710 <xTaskRemoveFromEventList+0xbc>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e2:	429a      	cmp	r2, r3
 800b6e4:	d905      	bls.n	800b6f2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b6ea:	4b0a      	ldr	r3, [pc, #40]	; (800b714 <xTaskRemoveFromEventList+0xc0>)
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	601a      	str	r2, [r3, #0]
 800b6f0:	e001      	b.n	800b6f6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b6f6:	697b      	ldr	r3, [r7, #20]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3718      	adds	r7, #24
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}
 800b700:	20000740 	.word	0x20000740
 800b704:	20000720 	.word	0x20000720
 800b708:	2000061c 	.word	0x2000061c
 800b70c:	200006d8 	.word	0x200006d8
 800b710:	20000618 	.word	0x20000618
 800b714:	2000072c 	.word	0x2000072c

0800b718 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b718:	b480      	push	{r7}
 800b71a:	b083      	sub	sp, #12
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b720:	4b06      	ldr	r3, [pc, #24]	; (800b73c <vTaskInternalSetTimeOutState+0x24>)
 800b722:	681a      	ldr	r2, [r3, #0]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b728:	4b05      	ldr	r3, [pc, #20]	; (800b740 <vTaskInternalSetTimeOutState+0x28>)
 800b72a:	681a      	ldr	r2, [r3, #0]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	605a      	str	r2, [r3, #4]
}
 800b730:	bf00      	nop
 800b732:	370c      	adds	r7, #12
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr
 800b73c:	20000730 	.word	0x20000730
 800b740:	2000071c 	.word	0x2000071c

0800b744 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b088      	sub	sp, #32
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
 800b74c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d10a      	bne.n	800b76a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b758:	f383 8811 	msr	BASEPRI, r3
 800b75c:	f3bf 8f6f 	isb	sy
 800b760:	f3bf 8f4f 	dsb	sy
 800b764:	613b      	str	r3, [r7, #16]
}
 800b766:	bf00      	nop
 800b768:	e7fe      	b.n	800b768 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d10a      	bne.n	800b786 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b774:	f383 8811 	msr	BASEPRI, r3
 800b778:	f3bf 8f6f 	isb	sy
 800b77c:	f3bf 8f4f 	dsb	sy
 800b780:	60fb      	str	r3, [r7, #12]
}
 800b782:	bf00      	nop
 800b784:	e7fe      	b.n	800b784 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b786:	f000 fb5d 	bl	800be44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b78a:	4b1d      	ldr	r3, [pc, #116]	; (800b800 <xTaskCheckForTimeOut+0xbc>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	69ba      	ldr	r2, [r7, #24]
 800b796:	1ad3      	subs	r3, r2, r3
 800b798:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7a2:	d102      	bne.n	800b7aa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	61fb      	str	r3, [r7, #28]
 800b7a8:	e023      	b.n	800b7f2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681a      	ldr	r2, [r3, #0]
 800b7ae:	4b15      	ldr	r3, [pc, #84]	; (800b804 <xTaskCheckForTimeOut+0xc0>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d007      	beq.n	800b7c6 <xTaskCheckForTimeOut+0x82>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	685b      	ldr	r3, [r3, #4]
 800b7ba:	69ba      	ldr	r2, [r7, #24]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d302      	bcc.n	800b7c6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	61fb      	str	r3, [r7, #28]
 800b7c4:	e015      	b.n	800b7f2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	697a      	ldr	r2, [r7, #20]
 800b7cc:	429a      	cmp	r2, r3
 800b7ce:	d20b      	bcs.n	800b7e8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	681a      	ldr	r2, [r3, #0]
 800b7d4:	697b      	ldr	r3, [r7, #20]
 800b7d6:	1ad2      	subs	r2, r2, r3
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f7ff ff9b 	bl	800b718 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	61fb      	str	r3, [r7, #28]
 800b7e6:	e004      	b.n	800b7f2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b7f2:	f000 fb57 	bl	800bea4 <vPortExitCritical>

	return xReturn;
 800b7f6:	69fb      	ldr	r3, [r7, #28]
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3720      	adds	r7, #32
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	2000071c 	.word	0x2000071c
 800b804:	20000730 	.word	0x20000730

0800b808 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b808:	b480      	push	{r7}
 800b80a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b80c:	4b03      	ldr	r3, [pc, #12]	; (800b81c <vTaskMissedYield+0x14>)
 800b80e:	2201      	movs	r2, #1
 800b810:	601a      	str	r2, [r3, #0]
}
 800b812:	bf00      	nop
 800b814:	46bd      	mov	sp, r7
 800b816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81a:	4770      	bx	lr
 800b81c:	2000072c 	.word	0x2000072c

0800b820 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b082      	sub	sp, #8
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b828:	f000 f852 	bl	800b8d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b82c:	4b06      	ldr	r3, [pc, #24]	; (800b848 <prvIdleTask+0x28>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2b01      	cmp	r3, #1
 800b832:	d9f9      	bls.n	800b828 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b834:	4b05      	ldr	r3, [pc, #20]	; (800b84c <prvIdleTask+0x2c>)
 800b836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b83a:	601a      	str	r2, [r3, #0]
 800b83c:	f3bf 8f4f 	dsb	sy
 800b840:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b844:	e7f0      	b.n	800b828 <prvIdleTask+0x8>
 800b846:	bf00      	nop
 800b848:	2000061c 	.word	0x2000061c
 800b84c:	e000ed04 	.word	0xe000ed04

0800b850 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b856:	2300      	movs	r3, #0
 800b858:	607b      	str	r3, [r7, #4]
 800b85a:	e00c      	b.n	800b876 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	4613      	mov	r3, r2
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	4413      	add	r3, r2
 800b864:	009b      	lsls	r3, r3, #2
 800b866:	4a12      	ldr	r2, [pc, #72]	; (800b8b0 <prvInitialiseTaskLists+0x60>)
 800b868:	4413      	add	r3, r2
 800b86a:	4618      	mov	r0, r3
 800b86c:	f7fe fcca 	bl	800a204 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	3301      	adds	r3, #1
 800b874:	607b      	str	r3, [r7, #4]
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2b06      	cmp	r3, #6
 800b87a:	d9ef      	bls.n	800b85c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b87c:	480d      	ldr	r0, [pc, #52]	; (800b8b4 <prvInitialiseTaskLists+0x64>)
 800b87e:	f7fe fcc1 	bl	800a204 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b882:	480d      	ldr	r0, [pc, #52]	; (800b8b8 <prvInitialiseTaskLists+0x68>)
 800b884:	f7fe fcbe 	bl	800a204 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b888:	480c      	ldr	r0, [pc, #48]	; (800b8bc <prvInitialiseTaskLists+0x6c>)
 800b88a:	f7fe fcbb 	bl	800a204 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b88e:	480c      	ldr	r0, [pc, #48]	; (800b8c0 <prvInitialiseTaskLists+0x70>)
 800b890:	f7fe fcb8 	bl	800a204 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b894:	480b      	ldr	r0, [pc, #44]	; (800b8c4 <prvInitialiseTaskLists+0x74>)
 800b896:	f7fe fcb5 	bl	800a204 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b89a:	4b0b      	ldr	r3, [pc, #44]	; (800b8c8 <prvInitialiseTaskLists+0x78>)
 800b89c:	4a05      	ldr	r2, [pc, #20]	; (800b8b4 <prvInitialiseTaskLists+0x64>)
 800b89e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b8a0:	4b0a      	ldr	r3, [pc, #40]	; (800b8cc <prvInitialiseTaskLists+0x7c>)
 800b8a2:	4a05      	ldr	r2, [pc, #20]	; (800b8b8 <prvInitialiseTaskLists+0x68>)
 800b8a4:	601a      	str	r2, [r3, #0]
}
 800b8a6:	bf00      	nop
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
 800b8ae:	bf00      	nop
 800b8b0:	2000061c 	.word	0x2000061c
 800b8b4:	200006a8 	.word	0x200006a8
 800b8b8:	200006bc 	.word	0x200006bc
 800b8bc:	200006d8 	.word	0x200006d8
 800b8c0:	200006ec 	.word	0x200006ec
 800b8c4:	20000704 	.word	0x20000704
 800b8c8:	200006d0 	.word	0x200006d0
 800b8cc:	200006d4 	.word	0x200006d4

0800b8d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b082      	sub	sp, #8
 800b8d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b8d6:	e019      	b.n	800b90c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b8d8:	f000 fab4 	bl	800be44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8dc:	4b10      	ldr	r3, [pc, #64]	; (800b920 <prvCheckTasksWaitingTermination+0x50>)
 800b8de:	68db      	ldr	r3, [r3, #12]
 800b8e0:	68db      	ldr	r3, [r3, #12]
 800b8e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	3304      	adds	r3, #4
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f7fe fd15 	bl	800a318 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b8ee:	4b0d      	ldr	r3, [pc, #52]	; (800b924 <prvCheckTasksWaitingTermination+0x54>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	3b01      	subs	r3, #1
 800b8f4:	4a0b      	ldr	r2, [pc, #44]	; (800b924 <prvCheckTasksWaitingTermination+0x54>)
 800b8f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b8f8:	4b0b      	ldr	r3, [pc, #44]	; (800b928 <prvCheckTasksWaitingTermination+0x58>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	3b01      	subs	r3, #1
 800b8fe:	4a0a      	ldr	r2, [pc, #40]	; (800b928 <prvCheckTasksWaitingTermination+0x58>)
 800b900:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b902:	f000 facf 	bl	800bea4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f000 f810 	bl	800b92c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b90c:	4b06      	ldr	r3, [pc, #24]	; (800b928 <prvCheckTasksWaitingTermination+0x58>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d1e1      	bne.n	800b8d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b914:	bf00      	nop
 800b916:	bf00      	nop
 800b918:	3708      	adds	r7, #8
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}
 800b91e:	bf00      	nop
 800b920:	200006ec 	.word	0x200006ec
 800b924:	20000718 	.word	0x20000718
 800b928:	20000700 	.word	0x20000700

0800b92c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	334c      	adds	r3, #76	; 0x4c
 800b938:	4618      	mov	r0, r3
 800b93a:	f001 f9d1 	bl	800cce0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800b944:	2b00      	cmp	r3, #0
 800b946:	d108      	bne.n	800b95a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b94c:	4618      	mov	r0, r3
 800b94e:	f000 fc67 	bl	800c220 <vPortFree>
				vPortFree( pxTCB );
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 fc64 	bl	800c220 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b958:	e018      	b.n	800b98c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800b960:	2b01      	cmp	r3, #1
 800b962:	d103      	bne.n	800b96c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f000 fc5b 	bl	800c220 <vPortFree>
	}
 800b96a:	e00f      	b.n	800b98c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800b972:	2b02      	cmp	r3, #2
 800b974:	d00a      	beq.n	800b98c <prvDeleteTCB+0x60>
	__asm volatile
 800b976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b97a:	f383 8811 	msr	BASEPRI, r3
 800b97e:	f3bf 8f6f 	isb	sy
 800b982:	f3bf 8f4f 	dsb	sy
 800b986:	60fb      	str	r3, [r7, #12]
}
 800b988:	bf00      	nop
 800b98a:	e7fe      	b.n	800b98a <prvDeleteTCB+0x5e>
	}
 800b98c:	bf00      	nop
 800b98e:	3710      	adds	r7, #16
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}

0800b994 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b994:	b480      	push	{r7}
 800b996:	b083      	sub	sp, #12
 800b998:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b99a:	4b0c      	ldr	r3, [pc, #48]	; (800b9cc <prvResetNextTaskUnblockTime+0x38>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d104      	bne.n	800b9ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b9a4:	4b0a      	ldr	r3, [pc, #40]	; (800b9d0 <prvResetNextTaskUnblockTime+0x3c>)
 800b9a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b9aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b9ac:	e008      	b.n	800b9c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9ae:	4b07      	ldr	r3, [pc, #28]	; (800b9cc <prvResetNextTaskUnblockTime+0x38>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	68db      	ldr	r3, [r3, #12]
 800b9b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	685b      	ldr	r3, [r3, #4]
 800b9bc:	4a04      	ldr	r2, [pc, #16]	; (800b9d0 <prvResetNextTaskUnblockTime+0x3c>)
 800b9be:	6013      	str	r3, [r2, #0]
}
 800b9c0:	bf00      	nop
 800b9c2:	370c      	adds	r7, #12
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ca:	4770      	bx	lr
 800b9cc:	200006d0 	.word	0x200006d0
 800b9d0:	20000738 	.word	0x20000738

0800b9d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b083      	sub	sp, #12
 800b9d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b9da:	4b0b      	ldr	r3, [pc, #44]	; (800ba08 <xTaskGetSchedulerState+0x34>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d102      	bne.n	800b9e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	607b      	str	r3, [r7, #4]
 800b9e6:	e008      	b.n	800b9fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9e8:	4b08      	ldr	r3, [pc, #32]	; (800ba0c <xTaskGetSchedulerState+0x38>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d102      	bne.n	800b9f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b9f0:	2302      	movs	r3, #2
 800b9f2:	607b      	str	r3, [r7, #4]
 800b9f4:	e001      	b.n	800b9fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b9fa:	687b      	ldr	r3, [r7, #4]
	}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	370c      	adds	r7, #12
 800ba00:	46bd      	mov	sp, r7
 800ba02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba06:	4770      	bx	lr
 800ba08:	20000724 	.word	0x20000724
 800ba0c:	20000740 	.word	0x20000740

0800ba10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b086      	sub	sp, #24
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d06e      	beq.n	800bb04 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ba26:	4b3a      	ldr	r3, [pc, #232]	; (800bb10 <xTaskPriorityDisinherit+0x100>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	693a      	ldr	r2, [r7, #16]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d00a      	beq.n	800ba46 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ba30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba34:	f383 8811 	msr	BASEPRI, r3
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	f3bf 8f4f 	dsb	sy
 800ba40:	60fb      	str	r3, [r7, #12]
}
 800ba42:	bf00      	nop
 800ba44:	e7fe      	b.n	800ba44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ba46:	693b      	ldr	r3, [r7, #16]
 800ba48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d10a      	bne.n	800ba64 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ba4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba52:	f383 8811 	msr	BASEPRI, r3
 800ba56:	f3bf 8f6f 	isb	sy
 800ba5a:	f3bf 8f4f 	dsb	sy
 800ba5e:	60bb      	str	r3, [r7, #8]
}
 800ba60:	bf00      	nop
 800ba62:	e7fe      	b.n	800ba62 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ba64:	693b      	ldr	r3, [r7, #16]
 800ba66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba68:	1e5a      	subs	r2, r3, #1
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba76:	429a      	cmp	r2, r3
 800ba78:	d044      	beq.n	800bb04 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ba7a:	693b      	ldr	r3, [r7, #16]
 800ba7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d140      	bne.n	800bb04 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	3304      	adds	r3, #4
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7fe fc46 	bl	800a318 <uxListRemove>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d115      	bne.n	800babe <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ba92:	693b      	ldr	r3, [r7, #16]
 800ba94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba96:	491f      	ldr	r1, [pc, #124]	; (800bb14 <xTaskPriorityDisinherit+0x104>)
 800ba98:	4613      	mov	r3, r2
 800ba9a:	009b      	lsls	r3, r3, #2
 800ba9c:	4413      	add	r3, r2
 800ba9e:	009b      	lsls	r3, r3, #2
 800baa0:	440b      	add	r3, r1
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d10a      	bne.n	800babe <xTaskPriorityDisinherit+0xae>
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baac:	2201      	movs	r2, #1
 800baae:	fa02 f303 	lsl.w	r3, r2, r3
 800bab2:	43da      	mvns	r2, r3
 800bab4:	4b18      	ldr	r3, [pc, #96]	; (800bb18 <xTaskPriorityDisinherit+0x108>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	4013      	ands	r3, r2
 800baba:	4a17      	ldr	r2, [pc, #92]	; (800bb18 <xTaskPriorityDisinherit+0x108>)
 800babc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bac2:	693b      	ldr	r3, [r7, #16]
 800bac4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baca:	f1c3 0207 	rsb	r2, r3, #7
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bad2:	693b      	ldr	r3, [r7, #16]
 800bad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad6:	2201      	movs	r2, #1
 800bad8:	409a      	lsls	r2, r3
 800bada:	4b0f      	ldr	r3, [pc, #60]	; (800bb18 <xTaskPriorityDisinherit+0x108>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	4313      	orrs	r3, r2
 800bae0:	4a0d      	ldr	r2, [pc, #52]	; (800bb18 <xTaskPriorityDisinherit+0x108>)
 800bae2:	6013      	str	r3, [r2, #0]
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bae8:	4613      	mov	r3, r2
 800baea:	009b      	lsls	r3, r3, #2
 800baec:	4413      	add	r3, r2
 800baee:	009b      	lsls	r3, r3, #2
 800baf0:	4a08      	ldr	r2, [pc, #32]	; (800bb14 <xTaskPriorityDisinherit+0x104>)
 800baf2:	441a      	add	r2, r3
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	3304      	adds	r3, #4
 800baf8:	4619      	mov	r1, r3
 800bafa:	4610      	mov	r0, r2
 800bafc:	f7fe fbaf 	bl	800a25e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bb00:	2301      	movs	r3, #1
 800bb02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bb04:	697b      	ldr	r3, [r7, #20]
	}
 800bb06:	4618      	mov	r0, r3
 800bb08:	3718      	adds	r7, #24
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	20000618 	.word	0x20000618
 800bb14:	2000061c 	.word	0x2000061c
 800bb18:	20000720 	.word	0x20000720

0800bb1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bb26:	4b29      	ldr	r3, [pc, #164]	; (800bbcc <prvAddCurrentTaskToDelayedList+0xb0>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb2c:	4b28      	ldr	r3, [pc, #160]	; (800bbd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	3304      	adds	r3, #4
 800bb32:	4618      	mov	r0, r3
 800bb34:	f7fe fbf0 	bl	800a318 <uxListRemove>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d10b      	bne.n	800bb56 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800bb3e:	4b24      	ldr	r3, [pc, #144]	; (800bbd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb44:	2201      	movs	r2, #1
 800bb46:	fa02 f303 	lsl.w	r3, r2, r3
 800bb4a:	43da      	mvns	r2, r3
 800bb4c:	4b21      	ldr	r3, [pc, #132]	; (800bbd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4013      	ands	r3, r2
 800bb52:	4a20      	ldr	r2, [pc, #128]	; (800bbd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bb54:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb5c:	d10a      	bne.n	800bb74 <prvAddCurrentTaskToDelayedList+0x58>
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d007      	beq.n	800bb74 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb64:	4b1a      	ldr	r3, [pc, #104]	; (800bbd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	3304      	adds	r3, #4
 800bb6a:	4619      	mov	r1, r3
 800bb6c:	481a      	ldr	r0, [pc, #104]	; (800bbd8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bb6e:	f7fe fb76 	bl	800a25e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bb72:	e026      	b.n	800bbc2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bb74:	68fa      	ldr	r2, [r7, #12]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	4413      	add	r3, r2
 800bb7a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bb7c:	4b14      	ldr	r3, [pc, #80]	; (800bbd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	68ba      	ldr	r2, [r7, #8]
 800bb82:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bb84:	68ba      	ldr	r2, [r7, #8]
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d209      	bcs.n	800bba0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb8c:	4b13      	ldr	r3, [pc, #76]	; (800bbdc <prvAddCurrentTaskToDelayedList+0xc0>)
 800bb8e:	681a      	ldr	r2, [r3, #0]
 800bb90:	4b0f      	ldr	r3, [pc, #60]	; (800bbd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	3304      	adds	r3, #4
 800bb96:	4619      	mov	r1, r3
 800bb98:	4610      	mov	r0, r2
 800bb9a:	f7fe fb84 	bl	800a2a6 <vListInsert>
}
 800bb9e:	e010      	b.n	800bbc2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bba0:	4b0f      	ldr	r3, [pc, #60]	; (800bbe0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	4b0a      	ldr	r3, [pc, #40]	; (800bbd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	3304      	adds	r3, #4
 800bbaa:	4619      	mov	r1, r3
 800bbac:	4610      	mov	r0, r2
 800bbae:	f7fe fb7a 	bl	800a2a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bbb2:	4b0c      	ldr	r3, [pc, #48]	; (800bbe4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	68ba      	ldr	r2, [r7, #8]
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d202      	bcs.n	800bbc2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bbbc:	4a09      	ldr	r2, [pc, #36]	; (800bbe4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	6013      	str	r3, [r2, #0]
}
 800bbc2:	bf00      	nop
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	2000071c 	.word	0x2000071c
 800bbd0:	20000618 	.word	0x20000618
 800bbd4:	20000720 	.word	0x20000720
 800bbd8:	20000704 	.word	0x20000704
 800bbdc:	200006d4 	.word	0x200006d4
 800bbe0:	200006d0 	.word	0x200006d0
 800bbe4:	20000738 	.word	0x20000738

0800bbe8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bbe8:	b480      	push	{r7}
 800bbea:	b085      	sub	sp, #20
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	3b04      	subs	r3, #4
 800bbf8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	3b04      	subs	r3, #4
 800bc06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	f023 0201 	bic.w	r2, r3, #1
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	3b04      	subs	r3, #4
 800bc16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bc18:	4a0c      	ldr	r2, [pc, #48]	; (800bc4c <pxPortInitialiseStack+0x64>)
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	3b14      	subs	r3, #20
 800bc22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bc24:	687a      	ldr	r2, [r7, #4]
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	3b04      	subs	r3, #4
 800bc2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	f06f 0202 	mvn.w	r2, #2
 800bc36:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	3b20      	subs	r3, #32
 800bc3c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3714      	adds	r7, #20
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr
 800bc4c:	0800bc51 	.word	0x0800bc51

0800bc50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bc50:	b480      	push	{r7}
 800bc52:	b085      	sub	sp, #20
 800bc54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bc56:	2300      	movs	r3, #0
 800bc58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bc5a:	4b12      	ldr	r3, [pc, #72]	; (800bca4 <prvTaskExitError+0x54>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc62:	d00a      	beq.n	800bc7a <prvTaskExitError+0x2a>
	__asm volatile
 800bc64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc68:	f383 8811 	msr	BASEPRI, r3
 800bc6c:	f3bf 8f6f 	isb	sy
 800bc70:	f3bf 8f4f 	dsb	sy
 800bc74:	60fb      	str	r3, [r7, #12]
}
 800bc76:	bf00      	nop
 800bc78:	e7fe      	b.n	800bc78 <prvTaskExitError+0x28>
	__asm volatile
 800bc7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc7e:	f383 8811 	msr	BASEPRI, r3
 800bc82:	f3bf 8f6f 	isb	sy
 800bc86:	f3bf 8f4f 	dsb	sy
 800bc8a:	60bb      	str	r3, [r7, #8]
}
 800bc8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bc8e:	bf00      	nop
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d0fc      	beq.n	800bc90 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bc96:	bf00      	nop
 800bc98:	bf00      	nop
 800bc9a:	3714      	adds	r7, #20
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca2:	4770      	bx	lr
 800bca4:	20000038 	.word	0x20000038
	...

0800bcb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bcb0:	4b07      	ldr	r3, [pc, #28]	; (800bcd0 <pxCurrentTCBConst2>)
 800bcb2:	6819      	ldr	r1, [r3, #0]
 800bcb4:	6808      	ldr	r0, [r1, #0]
 800bcb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcba:	f380 8809 	msr	PSP, r0
 800bcbe:	f3bf 8f6f 	isb	sy
 800bcc2:	f04f 0000 	mov.w	r0, #0
 800bcc6:	f380 8811 	msr	BASEPRI, r0
 800bcca:	4770      	bx	lr
 800bccc:	f3af 8000 	nop.w

0800bcd0 <pxCurrentTCBConst2>:
 800bcd0:	20000618 	.word	0x20000618
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bcd4:	bf00      	nop
 800bcd6:	bf00      	nop

0800bcd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bcd8:	4808      	ldr	r0, [pc, #32]	; (800bcfc <prvPortStartFirstTask+0x24>)
 800bcda:	6800      	ldr	r0, [r0, #0]
 800bcdc:	6800      	ldr	r0, [r0, #0]
 800bcde:	f380 8808 	msr	MSP, r0
 800bce2:	f04f 0000 	mov.w	r0, #0
 800bce6:	f380 8814 	msr	CONTROL, r0
 800bcea:	b662      	cpsie	i
 800bcec:	b661      	cpsie	f
 800bcee:	f3bf 8f4f 	dsb	sy
 800bcf2:	f3bf 8f6f 	isb	sy
 800bcf6:	df00      	svc	0
 800bcf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bcfa:	bf00      	nop
 800bcfc:	e000ed08 	.word	0xe000ed08

0800bd00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b086      	sub	sp, #24
 800bd04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bd06:	4b46      	ldr	r3, [pc, #280]	; (800be20 <xPortStartScheduler+0x120>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4a46      	ldr	r2, [pc, #280]	; (800be24 <xPortStartScheduler+0x124>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d10a      	bne.n	800bd26 <xPortStartScheduler+0x26>
	__asm volatile
 800bd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd14:	f383 8811 	msr	BASEPRI, r3
 800bd18:	f3bf 8f6f 	isb	sy
 800bd1c:	f3bf 8f4f 	dsb	sy
 800bd20:	613b      	str	r3, [r7, #16]
}
 800bd22:	bf00      	nop
 800bd24:	e7fe      	b.n	800bd24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bd26:	4b3e      	ldr	r3, [pc, #248]	; (800be20 <xPortStartScheduler+0x120>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	4a3f      	ldr	r2, [pc, #252]	; (800be28 <xPortStartScheduler+0x128>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d10a      	bne.n	800bd46 <xPortStartScheduler+0x46>
	__asm volatile
 800bd30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd34:	f383 8811 	msr	BASEPRI, r3
 800bd38:	f3bf 8f6f 	isb	sy
 800bd3c:	f3bf 8f4f 	dsb	sy
 800bd40:	60fb      	str	r3, [r7, #12]
}
 800bd42:	bf00      	nop
 800bd44:	e7fe      	b.n	800bd44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd46:	4b39      	ldr	r3, [pc, #228]	; (800be2c <xPortStartScheduler+0x12c>)
 800bd48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	781b      	ldrb	r3, [r3, #0]
 800bd4e:	b2db      	uxtb	r3, r3
 800bd50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	22ff      	movs	r2, #255	; 0xff
 800bd56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	b2db      	uxtb	r3, r3
 800bd5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd60:	78fb      	ldrb	r3, [r7, #3]
 800bd62:	b2db      	uxtb	r3, r3
 800bd64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bd68:	b2da      	uxtb	r2, r3
 800bd6a:	4b31      	ldr	r3, [pc, #196]	; (800be30 <xPortStartScheduler+0x130>)
 800bd6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd6e:	4b31      	ldr	r3, [pc, #196]	; (800be34 <xPortStartScheduler+0x134>)
 800bd70:	2207      	movs	r2, #7
 800bd72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd74:	e009      	b.n	800bd8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bd76:	4b2f      	ldr	r3, [pc, #188]	; (800be34 <xPortStartScheduler+0x134>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	3b01      	subs	r3, #1
 800bd7c:	4a2d      	ldr	r2, [pc, #180]	; (800be34 <xPortStartScheduler+0x134>)
 800bd7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd80:	78fb      	ldrb	r3, [r7, #3]
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	005b      	lsls	r3, r3, #1
 800bd86:	b2db      	uxtb	r3, r3
 800bd88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd8a:	78fb      	ldrb	r3, [r7, #3]
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd92:	2b80      	cmp	r3, #128	; 0x80
 800bd94:	d0ef      	beq.n	800bd76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bd96:	4b27      	ldr	r3, [pc, #156]	; (800be34 <xPortStartScheduler+0x134>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f1c3 0307 	rsb	r3, r3, #7
 800bd9e:	2b04      	cmp	r3, #4
 800bda0:	d00a      	beq.n	800bdb8 <xPortStartScheduler+0xb8>
	__asm volatile
 800bda2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda6:	f383 8811 	msr	BASEPRI, r3
 800bdaa:	f3bf 8f6f 	isb	sy
 800bdae:	f3bf 8f4f 	dsb	sy
 800bdb2:	60bb      	str	r3, [r7, #8]
}
 800bdb4:	bf00      	nop
 800bdb6:	e7fe      	b.n	800bdb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bdb8:	4b1e      	ldr	r3, [pc, #120]	; (800be34 <xPortStartScheduler+0x134>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	021b      	lsls	r3, r3, #8
 800bdbe:	4a1d      	ldr	r2, [pc, #116]	; (800be34 <xPortStartScheduler+0x134>)
 800bdc0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bdc2:	4b1c      	ldr	r3, [pc, #112]	; (800be34 <xPortStartScheduler+0x134>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bdca:	4a1a      	ldr	r2, [pc, #104]	; (800be34 <xPortStartScheduler+0x134>)
 800bdcc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	b2da      	uxtb	r2, r3
 800bdd2:	697b      	ldr	r3, [r7, #20]
 800bdd4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bdd6:	4b18      	ldr	r3, [pc, #96]	; (800be38 <xPortStartScheduler+0x138>)
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4a17      	ldr	r2, [pc, #92]	; (800be38 <xPortStartScheduler+0x138>)
 800bddc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bde0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bde2:	4b15      	ldr	r3, [pc, #84]	; (800be38 <xPortStartScheduler+0x138>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a14      	ldr	r2, [pc, #80]	; (800be38 <xPortStartScheduler+0x138>)
 800bde8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bdec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bdee:	f000 f8dd 	bl	800bfac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bdf2:	4b12      	ldr	r3, [pc, #72]	; (800be3c <xPortStartScheduler+0x13c>)
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bdf8:	f000 f8fc 	bl	800bff4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bdfc:	4b10      	ldr	r3, [pc, #64]	; (800be40 <xPortStartScheduler+0x140>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a0f      	ldr	r2, [pc, #60]	; (800be40 <xPortStartScheduler+0x140>)
 800be02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800be06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800be08:	f7ff ff66 	bl	800bcd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800be0c:	f7ff fb9c 	bl	800b548 <vTaskSwitchContext>
	prvTaskExitError();
 800be10:	f7ff ff1e 	bl	800bc50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800be14:	2300      	movs	r3, #0
}
 800be16:	4618      	mov	r0, r3
 800be18:	3718      	adds	r7, #24
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}
 800be1e:	bf00      	nop
 800be20:	e000ed00 	.word	0xe000ed00
 800be24:	410fc271 	.word	0x410fc271
 800be28:	410fc270 	.word	0x410fc270
 800be2c:	e000e400 	.word	0xe000e400
 800be30:	20000744 	.word	0x20000744
 800be34:	20000748 	.word	0x20000748
 800be38:	e000ed20 	.word	0xe000ed20
 800be3c:	20000038 	.word	0x20000038
 800be40:	e000ef34 	.word	0xe000ef34

0800be44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be44:	b480      	push	{r7}
 800be46:	b083      	sub	sp, #12
 800be48:	af00      	add	r7, sp, #0
	__asm volatile
 800be4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be4e:	f383 8811 	msr	BASEPRI, r3
 800be52:	f3bf 8f6f 	isb	sy
 800be56:	f3bf 8f4f 	dsb	sy
 800be5a:	607b      	str	r3, [r7, #4]
}
 800be5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be5e:	4b0f      	ldr	r3, [pc, #60]	; (800be9c <vPortEnterCritical+0x58>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	3301      	adds	r3, #1
 800be64:	4a0d      	ldr	r2, [pc, #52]	; (800be9c <vPortEnterCritical+0x58>)
 800be66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be68:	4b0c      	ldr	r3, [pc, #48]	; (800be9c <vPortEnterCritical+0x58>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	2b01      	cmp	r3, #1
 800be6e:	d10f      	bne.n	800be90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be70:	4b0b      	ldr	r3, [pc, #44]	; (800bea0 <vPortEnterCritical+0x5c>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	b2db      	uxtb	r3, r3
 800be76:	2b00      	cmp	r3, #0
 800be78:	d00a      	beq.n	800be90 <vPortEnterCritical+0x4c>
	__asm volatile
 800be7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be7e:	f383 8811 	msr	BASEPRI, r3
 800be82:	f3bf 8f6f 	isb	sy
 800be86:	f3bf 8f4f 	dsb	sy
 800be8a:	603b      	str	r3, [r7, #0]
}
 800be8c:	bf00      	nop
 800be8e:	e7fe      	b.n	800be8e <vPortEnterCritical+0x4a>
	}
}
 800be90:	bf00      	nop
 800be92:	370c      	adds	r7, #12
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr
 800be9c:	20000038 	.word	0x20000038
 800bea0:	e000ed04 	.word	0xe000ed04

0800bea4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bea4:	b480      	push	{r7}
 800bea6:	b083      	sub	sp, #12
 800bea8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800beaa:	4b12      	ldr	r3, [pc, #72]	; (800bef4 <vPortExitCritical+0x50>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d10a      	bne.n	800bec8 <vPortExitCritical+0x24>
	__asm volatile
 800beb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb6:	f383 8811 	msr	BASEPRI, r3
 800beba:	f3bf 8f6f 	isb	sy
 800bebe:	f3bf 8f4f 	dsb	sy
 800bec2:	607b      	str	r3, [r7, #4]
}
 800bec4:	bf00      	nop
 800bec6:	e7fe      	b.n	800bec6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bec8:	4b0a      	ldr	r3, [pc, #40]	; (800bef4 <vPortExitCritical+0x50>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	3b01      	subs	r3, #1
 800bece:	4a09      	ldr	r2, [pc, #36]	; (800bef4 <vPortExitCritical+0x50>)
 800bed0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bed2:	4b08      	ldr	r3, [pc, #32]	; (800bef4 <vPortExitCritical+0x50>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d105      	bne.n	800bee6 <vPortExitCritical+0x42>
 800beda:	2300      	movs	r3, #0
 800bedc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	f383 8811 	msr	BASEPRI, r3
}
 800bee4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bee6:	bf00      	nop
 800bee8:	370c      	adds	r7, #12
 800beea:	46bd      	mov	sp, r7
 800beec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef0:	4770      	bx	lr
 800bef2:	bf00      	nop
 800bef4:	20000038 	.word	0x20000038
	...

0800bf00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bf00:	f3ef 8009 	mrs	r0, PSP
 800bf04:	f3bf 8f6f 	isb	sy
 800bf08:	4b15      	ldr	r3, [pc, #84]	; (800bf60 <pxCurrentTCBConst>)
 800bf0a:	681a      	ldr	r2, [r3, #0]
 800bf0c:	f01e 0f10 	tst.w	lr, #16
 800bf10:	bf08      	it	eq
 800bf12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bf16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf1a:	6010      	str	r0, [r2, #0]
 800bf1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bf20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bf24:	f380 8811 	msr	BASEPRI, r0
 800bf28:	f3bf 8f4f 	dsb	sy
 800bf2c:	f3bf 8f6f 	isb	sy
 800bf30:	f7ff fb0a 	bl	800b548 <vTaskSwitchContext>
 800bf34:	f04f 0000 	mov.w	r0, #0
 800bf38:	f380 8811 	msr	BASEPRI, r0
 800bf3c:	bc09      	pop	{r0, r3}
 800bf3e:	6819      	ldr	r1, [r3, #0]
 800bf40:	6808      	ldr	r0, [r1, #0]
 800bf42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf46:	f01e 0f10 	tst.w	lr, #16
 800bf4a:	bf08      	it	eq
 800bf4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf50:	f380 8809 	msr	PSP, r0
 800bf54:	f3bf 8f6f 	isb	sy
 800bf58:	4770      	bx	lr
 800bf5a:	bf00      	nop
 800bf5c:	f3af 8000 	nop.w

0800bf60 <pxCurrentTCBConst>:
 800bf60:	20000618 	.word	0x20000618
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf64:	bf00      	nop
 800bf66:	bf00      	nop

0800bf68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b082      	sub	sp, #8
 800bf6c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf72:	f383 8811 	msr	BASEPRI, r3
 800bf76:	f3bf 8f6f 	isb	sy
 800bf7a:	f3bf 8f4f 	dsb	sy
 800bf7e:	607b      	str	r3, [r7, #4]
}
 800bf80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bf82:	f7ff fa29 	bl	800b3d8 <xTaskIncrementTick>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d003      	beq.n	800bf94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf8c:	4b06      	ldr	r3, [pc, #24]	; (800bfa8 <SysTick_Handler+0x40>)
 800bf8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf92:	601a      	str	r2, [r3, #0]
 800bf94:	2300      	movs	r3, #0
 800bf96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	f383 8811 	msr	BASEPRI, r3
}
 800bf9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bfa0:	bf00      	nop
 800bfa2:	3708      	adds	r7, #8
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}
 800bfa8:	e000ed04 	.word	0xe000ed04

0800bfac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bfac:	b480      	push	{r7}
 800bfae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bfb0:	4b0b      	ldr	r3, [pc, #44]	; (800bfe0 <vPortSetupTimerInterrupt+0x34>)
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bfb6:	4b0b      	ldr	r3, [pc, #44]	; (800bfe4 <vPortSetupTimerInterrupt+0x38>)
 800bfb8:	2200      	movs	r2, #0
 800bfba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bfbc:	4b0a      	ldr	r3, [pc, #40]	; (800bfe8 <vPortSetupTimerInterrupt+0x3c>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	4a0a      	ldr	r2, [pc, #40]	; (800bfec <vPortSetupTimerInterrupt+0x40>)
 800bfc2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfc6:	099b      	lsrs	r3, r3, #6
 800bfc8:	4a09      	ldr	r2, [pc, #36]	; (800bff0 <vPortSetupTimerInterrupt+0x44>)
 800bfca:	3b01      	subs	r3, #1
 800bfcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bfce:	4b04      	ldr	r3, [pc, #16]	; (800bfe0 <vPortSetupTimerInterrupt+0x34>)
 800bfd0:	2207      	movs	r2, #7
 800bfd2:	601a      	str	r2, [r3, #0]
}
 800bfd4:	bf00      	nop
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr
 800bfde:	bf00      	nop
 800bfe0:	e000e010 	.word	0xe000e010
 800bfe4:	e000e018 	.word	0xe000e018
 800bfe8:	2000000c 	.word	0x2000000c
 800bfec:	10624dd3 	.word	0x10624dd3
 800bff0:	e000e014 	.word	0xe000e014

0800bff4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bff4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c004 <vPortEnableVFP+0x10>
 800bff8:	6801      	ldr	r1, [r0, #0]
 800bffa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bffe:	6001      	str	r1, [r0, #0]
 800c000:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c002:	bf00      	nop
 800c004:	e000ed88 	.word	0xe000ed88

0800c008 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c008:	b480      	push	{r7}
 800c00a:	b085      	sub	sp, #20
 800c00c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c00e:	f3ef 8305 	mrs	r3, IPSR
 800c012:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	2b0f      	cmp	r3, #15
 800c018:	d914      	bls.n	800c044 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c01a:	4a17      	ldr	r2, [pc, #92]	; (800c078 <vPortValidateInterruptPriority+0x70>)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	4413      	add	r3, r2
 800c020:	781b      	ldrb	r3, [r3, #0]
 800c022:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c024:	4b15      	ldr	r3, [pc, #84]	; (800c07c <vPortValidateInterruptPriority+0x74>)
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	7afa      	ldrb	r2, [r7, #11]
 800c02a:	429a      	cmp	r2, r3
 800c02c:	d20a      	bcs.n	800c044 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c032:	f383 8811 	msr	BASEPRI, r3
 800c036:	f3bf 8f6f 	isb	sy
 800c03a:	f3bf 8f4f 	dsb	sy
 800c03e:	607b      	str	r3, [r7, #4]
}
 800c040:	bf00      	nop
 800c042:	e7fe      	b.n	800c042 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c044:	4b0e      	ldr	r3, [pc, #56]	; (800c080 <vPortValidateInterruptPriority+0x78>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c04c:	4b0d      	ldr	r3, [pc, #52]	; (800c084 <vPortValidateInterruptPriority+0x7c>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	429a      	cmp	r2, r3
 800c052:	d90a      	bls.n	800c06a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c058:	f383 8811 	msr	BASEPRI, r3
 800c05c:	f3bf 8f6f 	isb	sy
 800c060:	f3bf 8f4f 	dsb	sy
 800c064:	603b      	str	r3, [r7, #0]
}
 800c066:	bf00      	nop
 800c068:	e7fe      	b.n	800c068 <vPortValidateInterruptPriority+0x60>
	}
 800c06a:	bf00      	nop
 800c06c:	3714      	adds	r7, #20
 800c06e:	46bd      	mov	sp, r7
 800c070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c074:	4770      	bx	lr
 800c076:	bf00      	nop
 800c078:	e000e3f0 	.word	0xe000e3f0
 800c07c:	20000744 	.word	0x20000744
 800c080:	e000ed0c 	.word	0xe000ed0c
 800c084:	20000748 	.word	0x20000748

0800c088 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b08a      	sub	sp, #40	; 0x28
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c090:	2300      	movs	r3, #0
 800c092:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c094:	f7ff f8f6 	bl	800b284 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c098:	4b5b      	ldr	r3, [pc, #364]	; (800c208 <pvPortMalloc+0x180>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d101      	bne.n	800c0a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c0a0:	f000 f920 	bl	800c2e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c0a4:	4b59      	ldr	r3, [pc, #356]	; (800c20c <pvPortMalloc+0x184>)
 800c0a6:	681a      	ldr	r2, [r3, #0]
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	4013      	ands	r3, r2
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	f040 8093 	bne.w	800c1d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d01d      	beq.n	800c0f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c0b8:	2208      	movs	r2, #8
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	4413      	add	r3, r2
 800c0be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f003 0307 	and.w	r3, r3, #7
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d014      	beq.n	800c0f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	f023 0307 	bic.w	r3, r3, #7
 800c0d0:	3308      	adds	r3, #8
 800c0d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f003 0307 	and.w	r3, r3, #7
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d00a      	beq.n	800c0f4 <pvPortMalloc+0x6c>
	__asm volatile
 800c0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0e2:	f383 8811 	msr	BASEPRI, r3
 800c0e6:	f3bf 8f6f 	isb	sy
 800c0ea:	f3bf 8f4f 	dsb	sy
 800c0ee:	617b      	str	r3, [r7, #20]
}
 800c0f0:	bf00      	nop
 800c0f2:	e7fe      	b.n	800c0f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d06e      	beq.n	800c1d8 <pvPortMalloc+0x150>
 800c0fa:	4b45      	ldr	r3, [pc, #276]	; (800c210 <pvPortMalloc+0x188>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	429a      	cmp	r2, r3
 800c102:	d869      	bhi.n	800c1d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c104:	4b43      	ldr	r3, [pc, #268]	; (800c214 <pvPortMalloc+0x18c>)
 800c106:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c108:	4b42      	ldr	r3, [pc, #264]	; (800c214 <pvPortMalloc+0x18c>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c10e:	e004      	b.n	800c11a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c112:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	429a      	cmp	r2, r3
 800c122:	d903      	bls.n	800c12c <pvPortMalloc+0xa4>
 800c124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d1f1      	bne.n	800c110 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c12c:	4b36      	ldr	r3, [pc, #216]	; (800c208 <pvPortMalloc+0x180>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c132:	429a      	cmp	r2, r3
 800c134:	d050      	beq.n	800c1d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c136:	6a3b      	ldr	r3, [r7, #32]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2208      	movs	r2, #8
 800c13c:	4413      	add	r3, r2
 800c13e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c142:	681a      	ldr	r2, [r3, #0]
 800c144:	6a3b      	ldr	r3, [r7, #32]
 800c146:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c14a:	685a      	ldr	r2, [r3, #4]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	1ad2      	subs	r2, r2, r3
 800c150:	2308      	movs	r3, #8
 800c152:	005b      	lsls	r3, r3, #1
 800c154:	429a      	cmp	r2, r3
 800c156:	d91f      	bls.n	800c198 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	4413      	add	r3, r2
 800c15e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c160:	69bb      	ldr	r3, [r7, #24]
 800c162:	f003 0307 	and.w	r3, r3, #7
 800c166:	2b00      	cmp	r3, #0
 800c168:	d00a      	beq.n	800c180 <pvPortMalloc+0xf8>
	__asm volatile
 800c16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c16e:	f383 8811 	msr	BASEPRI, r3
 800c172:	f3bf 8f6f 	isb	sy
 800c176:	f3bf 8f4f 	dsb	sy
 800c17a:	613b      	str	r3, [r7, #16]
}
 800c17c:	bf00      	nop
 800c17e:	e7fe      	b.n	800c17e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c182:	685a      	ldr	r2, [r3, #4]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	1ad2      	subs	r2, r2, r3
 800c188:	69bb      	ldr	r3, [r7, #24]
 800c18a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c18e:	687a      	ldr	r2, [r7, #4]
 800c190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c192:	69b8      	ldr	r0, [r7, #24]
 800c194:	f000 f908 	bl	800c3a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c198:	4b1d      	ldr	r3, [pc, #116]	; (800c210 <pvPortMalloc+0x188>)
 800c19a:	681a      	ldr	r2, [r3, #0]
 800c19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c19e:	685b      	ldr	r3, [r3, #4]
 800c1a0:	1ad3      	subs	r3, r2, r3
 800c1a2:	4a1b      	ldr	r2, [pc, #108]	; (800c210 <pvPortMalloc+0x188>)
 800c1a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c1a6:	4b1a      	ldr	r3, [pc, #104]	; (800c210 <pvPortMalloc+0x188>)
 800c1a8:	681a      	ldr	r2, [r3, #0]
 800c1aa:	4b1b      	ldr	r3, [pc, #108]	; (800c218 <pvPortMalloc+0x190>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d203      	bcs.n	800c1ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c1b2:	4b17      	ldr	r3, [pc, #92]	; (800c210 <pvPortMalloc+0x188>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	4a18      	ldr	r2, [pc, #96]	; (800c218 <pvPortMalloc+0x190>)
 800c1b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1bc:	685a      	ldr	r2, [r3, #4]
 800c1be:	4b13      	ldr	r3, [pc, #76]	; (800c20c <pvPortMalloc+0x184>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	431a      	orrs	r2, r3
 800c1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c1ce:	4b13      	ldr	r3, [pc, #76]	; (800c21c <pvPortMalloc+0x194>)
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	3301      	adds	r3, #1
 800c1d4:	4a11      	ldr	r2, [pc, #68]	; (800c21c <pvPortMalloc+0x194>)
 800c1d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c1d8:	f7ff f862 	bl	800b2a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1dc:	69fb      	ldr	r3, [r7, #28]
 800c1de:	f003 0307 	and.w	r3, r3, #7
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d00a      	beq.n	800c1fc <pvPortMalloc+0x174>
	__asm volatile
 800c1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1ea:	f383 8811 	msr	BASEPRI, r3
 800c1ee:	f3bf 8f6f 	isb	sy
 800c1f2:	f3bf 8f4f 	dsb	sy
 800c1f6:	60fb      	str	r3, [r7, #12]
}
 800c1f8:	bf00      	nop
 800c1fa:	e7fe      	b.n	800c1fa <pvPortMalloc+0x172>
	return pvReturn;
 800c1fc:	69fb      	ldr	r3, [r7, #28]
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3728      	adds	r7, #40	; 0x28
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	20004354 	.word	0x20004354
 800c20c:	20004368 	.word	0x20004368
 800c210:	20004358 	.word	0x20004358
 800c214:	2000434c 	.word	0x2000434c
 800c218:	2000435c 	.word	0x2000435c
 800c21c:	20004360 	.word	0x20004360

0800c220 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b086      	sub	sp, #24
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d04d      	beq.n	800c2ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c232:	2308      	movs	r3, #8
 800c234:	425b      	negs	r3, r3
 800c236:	697a      	ldr	r2, [r7, #20]
 800c238:	4413      	add	r3, r2
 800c23a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	685a      	ldr	r2, [r3, #4]
 800c244:	4b24      	ldr	r3, [pc, #144]	; (800c2d8 <vPortFree+0xb8>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	4013      	ands	r3, r2
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d10a      	bne.n	800c264 <vPortFree+0x44>
	__asm volatile
 800c24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c252:	f383 8811 	msr	BASEPRI, r3
 800c256:	f3bf 8f6f 	isb	sy
 800c25a:	f3bf 8f4f 	dsb	sy
 800c25e:	60fb      	str	r3, [r7, #12]
}
 800c260:	bf00      	nop
 800c262:	e7fe      	b.n	800c262 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d00a      	beq.n	800c282 <vPortFree+0x62>
	__asm volatile
 800c26c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c270:	f383 8811 	msr	BASEPRI, r3
 800c274:	f3bf 8f6f 	isb	sy
 800c278:	f3bf 8f4f 	dsb	sy
 800c27c:	60bb      	str	r3, [r7, #8]
}
 800c27e:	bf00      	nop
 800c280:	e7fe      	b.n	800c280 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c282:	693b      	ldr	r3, [r7, #16]
 800c284:	685a      	ldr	r2, [r3, #4]
 800c286:	4b14      	ldr	r3, [pc, #80]	; (800c2d8 <vPortFree+0xb8>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4013      	ands	r3, r2
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d01e      	beq.n	800c2ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d11a      	bne.n	800c2ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c298:	693b      	ldr	r3, [r7, #16]
 800c29a:	685a      	ldr	r2, [r3, #4]
 800c29c:	4b0e      	ldr	r3, [pc, #56]	; (800c2d8 <vPortFree+0xb8>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	43db      	mvns	r3, r3
 800c2a2:	401a      	ands	r2, r3
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c2a8:	f7fe ffec 	bl	800b284 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	685a      	ldr	r2, [r3, #4]
 800c2b0:	4b0a      	ldr	r3, [pc, #40]	; (800c2dc <vPortFree+0xbc>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	4a09      	ldr	r2, [pc, #36]	; (800c2dc <vPortFree+0xbc>)
 800c2b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c2ba:	6938      	ldr	r0, [r7, #16]
 800c2bc:	f000 f874 	bl	800c3a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c2c0:	4b07      	ldr	r3, [pc, #28]	; (800c2e0 <vPortFree+0xc0>)
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	4a06      	ldr	r2, [pc, #24]	; (800c2e0 <vPortFree+0xc0>)
 800c2c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c2ca:	f7fe ffe9 	bl	800b2a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c2ce:	bf00      	nop
 800c2d0:	3718      	adds	r7, #24
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
 800c2d6:	bf00      	nop
 800c2d8:	20004368 	.word	0x20004368
 800c2dc:	20004358 	.word	0x20004358
 800c2e0:	20004364 	.word	0x20004364

0800c2e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b085      	sub	sp, #20
 800c2e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c2ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c2ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c2f0:	4b27      	ldr	r3, [pc, #156]	; (800c390 <prvHeapInit+0xac>)
 800c2f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f003 0307 	and.w	r3, r3, #7
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00c      	beq.n	800c318 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	3307      	adds	r3, #7
 800c302:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f023 0307 	bic.w	r3, r3, #7
 800c30a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c30c:	68ba      	ldr	r2, [r7, #8]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	1ad3      	subs	r3, r2, r3
 800c312:	4a1f      	ldr	r2, [pc, #124]	; (800c390 <prvHeapInit+0xac>)
 800c314:	4413      	add	r3, r2
 800c316:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c31c:	4a1d      	ldr	r2, [pc, #116]	; (800c394 <prvHeapInit+0xb0>)
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c322:	4b1c      	ldr	r3, [pc, #112]	; (800c394 <prvHeapInit+0xb0>)
 800c324:	2200      	movs	r2, #0
 800c326:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	68ba      	ldr	r2, [r7, #8]
 800c32c:	4413      	add	r3, r2
 800c32e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c330:	2208      	movs	r2, #8
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	1a9b      	subs	r3, r3, r2
 800c336:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f023 0307 	bic.w	r3, r3, #7
 800c33e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	4a15      	ldr	r2, [pc, #84]	; (800c398 <prvHeapInit+0xb4>)
 800c344:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c346:	4b14      	ldr	r3, [pc, #80]	; (800c398 <prvHeapInit+0xb4>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	2200      	movs	r2, #0
 800c34c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c34e:	4b12      	ldr	r3, [pc, #72]	; (800c398 <prvHeapInit+0xb4>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2200      	movs	r2, #0
 800c354:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	68fa      	ldr	r2, [r7, #12]
 800c35e:	1ad2      	subs	r2, r2, r3
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c364:	4b0c      	ldr	r3, [pc, #48]	; (800c398 <prvHeapInit+0xb4>)
 800c366:	681a      	ldr	r2, [r3, #0]
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	685b      	ldr	r3, [r3, #4]
 800c370:	4a0a      	ldr	r2, [pc, #40]	; (800c39c <prvHeapInit+0xb8>)
 800c372:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	685b      	ldr	r3, [r3, #4]
 800c378:	4a09      	ldr	r2, [pc, #36]	; (800c3a0 <prvHeapInit+0xbc>)
 800c37a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c37c:	4b09      	ldr	r3, [pc, #36]	; (800c3a4 <prvHeapInit+0xc0>)
 800c37e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c382:	601a      	str	r2, [r3, #0]
}
 800c384:	bf00      	nop
 800c386:	3714      	adds	r7, #20
 800c388:	46bd      	mov	sp, r7
 800c38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38e:	4770      	bx	lr
 800c390:	2000074c 	.word	0x2000074c
 800c394:	2000434c 	.word	0x2000434c
 800c398:	20004354 	.word	0x20004354
 800c39c:	2000435c 	.word	0x2000435c
 800c3a0:	20004358 	.word	0x20004358
 800c3a4:	20004368 	.word	0x20004368

0800c3a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b085      	sub	sp, #20
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c3b0:	4b28      	ldr	r3, [pc, #160]	; (800c454 <prvInsertBlockIntoFreeList+0xac>)
 800c3b2:	60fb      	str	r3, [r7, #12]
 800c3b4:	e002      	b.n	800c3bc <prvInsertBlockIntoFreeList+0x14>
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	60fb      	str	r3, [r7, #12]
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	687a      	ldr	r2, [r7, #4]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d8f7      	bhi.n	800c3b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	68ba      	ldr	r2, [r7, #8]
 800c3d0:	4413      	add	r3, r2
 800c3d2:	687a      	ldr	r2, [r7, #4]
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d108      	bne.n	800c3ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	685a      	ldr	r2, [r3, #4]
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	441a      	add	r2, r3
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	68ba      	ldr	r2, [r7, #8]
 800c3f4:	441a      	add	r2, r3
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	429a      	cmp	r2, r3
 800c3fc:	d118      	bne.n	800c430 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681a      	ldr	r2, [r3, #0]
 800c402:	4b15      	ldr	r3, [pc, #84]	; (800c458 <prvInsertBlockIntoFreeList+0xb0>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	429a      	cmp	r2, r3
 800c408:	d00d      	beq.n	800c426 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	685a      	ldr	r2, [r3, #4]
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	685b      	ldr	r3, [r3, #4]
 800c414:	441a      	add	r2, r3
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	681a      	ldr	r2, [r3, #0]
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	601a      	str	r2, [r3, #0]
 800c424:	e008      	b.n	800c438 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c426:	4b0c      	ldr	r3, [pc, #48]	; (800c458 <prvInsertBlockIntoFreeList+0xb0>)
 800c428:	681a      	ldr	r2, [r3, #0]
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	601a      	str	r2, [r3, #0]
 800c42e:	e003      	b.n	800c438 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c438:	68fa      	ldr	r2, [r7, #12]
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d002      	beq.n	800c446 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	687a      	ldr	r2, [r7, #4]
 800c444:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c446:	bf00      	nop
 800c448:	3714      	adds	r7, #20
 800c44a:	46bd      	mov	sp, r7
 800c44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c450:	4770      	bx	lr
 800c452:	bf00      	nop
 800c454:	2000434c 	.word	0x2000434c
 800c458:	20004354 	.word	0x20004354

0800c45c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c460:	2201      	movs	r2, #1
 800c462:	490e      	ldr	r1, [pc, #56]	; (800c49c <MX_USB_HOST_Init+0x40>)
 800c464:	480e      	ldr	r0, [pc, #56]	; (800c4a0 <MX_USB_HOST_Init+0x44>)
 800c466:	f7fb fedb 	bl	8008220 <USBH_Init>
 800c46a:	4603      	mov	r3, r0
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d001      	beq.n	800c474 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c470:	f7f4 fcbe 	bl	8000df0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c474:	490b      	ldr	r1, [pc, #44]	; (800c4a4 <MX_USB_HOST_Init+0x48>)
 800c476:	480a      	ldr	r0, [pc, #40]	; (800c4a0 <MX_USB_HOST_Init+0x44>)
 800c478:	f7fb ff88 	bl	800838c <USBH_RegisterClass>
 800c47c:	4603      	mov	r3, r0
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d001      	beq.n	800c486 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c482:	f7f4 fcb5 	bl	8000df0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c486:	4806      	ldr	r0, [pc, #24]	; (800c4a0 <MX_USB_HOST_Init+0x44>)
 800c488:	f7fc f80c 	bl	80084a4 <USBH_Start>
 800c48c:	4603      	mov	r3, r0
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d001      	beq.n	800c496 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c492:	f7f4 fcad 	bl	8000df0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c496:	bf00      	nop
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	0800c4a9 	.word	0x0800c4a9
 800c4a0:	2000436c 	.word	0x2000436c
 800c4a4:	20000018 	.word	0x20000018

0800c4a8 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c4b4:	78fb      	ldrb	r3, [r7, #3]
 800c4b6:	3b01      	subs	r3, #1
 800c4b8:	2b04      	cmp	r3, #4
 800c4ba:	d819      	bhi.n	800c4f0 <USBH_UserProcess+0x48>
 800c4bc:	a201      	add	r2, pc, #4	; (adr r2, 800c4c4 <USBH_UserProcess+0x1c>)
 800c4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c2:	bf00      	nop
 800c4c4:	0800c4f1 	.word	0x0800c4f1
 800c4c8:	0800c4e1 	.word	0x0800c4e1
 800c4cc:	0800c4f1 	.word	0x0800c4f1
 800c4d0:	0800c4e9 	.word	0x0800c4e9
 800c4d4:	0800c4d9 	.word	0x0800c4d9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c4d8:	4b09      	ldr	r3, [pc, #36]	; (800c500 <USBH_UserProcess+0x58>)
 800c4da:	2203      	movs	r2, #3
 800c4dc:	701a      	strb	r2, [r3, #0]
  break;
 800c4de:	e008      	b.n	800c4f2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c4e0:	4b07      	ldr	r3, [pc, #28]	; (800c500 <USBH_UserProcess+0x58>)
 800c4e2:	2202      	movs	r2, #2
 800c4e4:	701a      	strb	r2, [r3, #0]
  break;
 800c4e6:	e004      	b.n	800c4f2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c4e8:	4b05      	ldr	r3, [pc, #20]	; (800c500 <USBH_UserProcess+0x58>)
 800c4ea:	2201      	movs	r2, #1
 800c4ec:	701a      	strb	r2, [r3, #0]
  break;
 800c4ee:	e000      	b.n	800c4f2 <USBH_UserProcess+0x4a>

  default:
  break;
 800c4f0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c4f2:	bf00      	nop
 800c4f4:	370c      	adds	r7, #12
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fc:	4770      	bx	lr
 800c4fe:	bf00      	nop
 800c500:	20004750 	.word	0x20004750

0800c504 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b08a      	sub	sp, #40	; 0x28
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c50c:	f107 0314 	add.w	r3, r7, #20
 800c510:	2200      	movs	r2, #0
 800c512:	601a      	str	r2, [r3, #0]
 800c514:	605a      	str	r2, [r3, #4]
 800c516:	609a      	str	r2, [r3, #8]
 800c518:	60da      	str	r2, [r3, #12]
 800c51a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c524:	d147      	bne.n	800c5b6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c526:	2300      	movs	r3, #0
 800c528:	613b      	str	r3, [r7, #16]
 800c52a:	4b25      	ldr	r3, [pc, #148]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c52c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c52e:	4a24      	ldr	r2, [pc, #144]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c530:	f043 0301 	orr.w	r3, r3, #1
 800c534:	6313      	str	r3, [r2, #48]	; 0x30
 800c536:	4b22      	ldr	r3, [pc, #136]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c53a:	f003 0301 	and.w	r3, r3, #1
 800c53e:	613b      	str	r3, [r7, #16]
 800c540:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c542:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c546:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c548:	2300      	movs	r3, #0
 800c54a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c54c:	2300      	movs	r3, #0
 800c54e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c550:	f107 0314 	add.w	r3, r7, #20
 800c554:	4619      	mov	r1, r3
 800c556:	481b      	ldr	r0, [pc, #108]	; (800c5c4 <HAL_HCD_MspInit+0xc0>)
 800c558:	f7f5 fcf0 	bl	8001f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c55c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800c560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c562:	2302      	movs	r3, #2
 800c564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c566:	2300      	movs	r3, #0
 800c568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c56a:	2300      	movs	r3, #0
 800c56c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c56e:	230a      	movs	r3, #10
 800c570:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c572:	f107 0314 	add.w	r3, r7, #20
 800c576:	4619      	mov	r1, r3
 800c578:	4812      	ldr	r0, [pc, #72]	; (800c5c4 <HAL_HCD_MspInit+0xc0>)
 800c57a:	f7f5 fcdf 	bl	8001f3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c57e:	4b10      	ldr	r3, [pc, #64]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c582:	4a0f      	ldr	r2, [pc, #60]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c588:	6353      	str	r3, [r2, #52]	; 0x34
 800c58a:	2300      	movs	r3, #0
 800c58c:	60fb      	str	r3, [r7, #12]
 800c58e:	4b0c      	ldr	r3, [pc, #48]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c592:	4a0b      	ldr	r2, [pc, #44]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c594:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c598:	6453      	str	r3, [r2, #68]	; 0x44
 800c59a:	4b09      	ldr	r3, [pc, #36]	; (800c5c0 <HAL_HCD_MspInit+0xbc>)
 800c59c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c59e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c5a2:	60fb      	str	r3, [r7, #12]
 800c5a4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	2105      	movs	r1, #5
 800c5aa:	2043      	movs	r0, #67	; 0x43
 800c5ac:	f7f5 fc9c 	bl	8001ee8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c5b0:	2043      	movs	r0, #67	; 0x43
 800c5b2:	f7f5 fcb5 	bl	8001f20 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c5b6:	bf00      	nop
 800c5b8:	3728      	adds	r7, #40	; 0x28
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	40023800 	.word	0x40023800
 800c5c4:	40020000 	.word	0x40020000

0800c5c8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b082      	sub	sp, #8
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f7fc fc1b 	bl	8008e12 <USBH_LL_IncTimer>
}
 800c5dc:	bf00      	nop
 800c5de:	3708      	adds	r7, #8
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}

0800c5e4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b082      	sub	sp, #8
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f7fc fc5f 	bl	8008eb6 <USBH_LL_Connect>
}
 800c5f8:	bf00      	nop
 800c5fa:	3708      	adds	r7, #8
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}

0800c600 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b082      	sub	sp, #8
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c60e:	4618      	mov	r0, r3
 800c610:	f7fc fc74 	bl	8008efc <USBH_LL_Disconnect>
}
 800c614:	bf00      	nop
 800c616:	3708      	adds	r7, #8
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	460b      	mov	r3, r1
 800c626:	70fb      	strb	r3, [r7, #3]
 800c628:	4613      	mov	r3, r2
 800c62a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c632:	4618      	mov	r0, r3
 800c634:	f7fc fca9 	bl	8008f8a <USBH_LL_NotifyURBChange>
#endif
}
 800c638:	bf00      	nop
 800c63a:	3708      	adds	r7, #8
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c64e:	4618      	mov	r0, r3
 800c650:	f7fc fc09 	bl	8008e66 <USBH_LL_PortEnabled>
}
 800c654:	bf00      	nop
 800c656:	3708      	adds	r7, #8
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}

0800c65c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b082      	sub	sp, #8
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c66a:	4618      	mov	r0, r3
 800c66c:	f7fc fc15 	bl	8008e9a <USBH_LL_PortDisabled>
}
 800c670:	bf00      	nop
 800c672:	3708      	adds	r7, #8
 800c674:	46bd      	mov	sp, r7
 800c676:	bd80      	pop	{r7, pc}

0800c678 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800c686:	2b01      	cmp	r3, #1
 800c688:	d12a      	bne.n	800c6e0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c68a:	4a18      	ldr	r2, [pc, #96]	; (800c6ec <USBH_LL_Init+0x74>)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	4a15      	ldr	r2, [pc, #84]	; (800c6ec <USBH_LL_Init+0x74>)
 800c696:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c69a:	4b14      	ldr	r3, [pc, #80]	; (800c6ec <USBH_LL_Init+0x74>)
 800c69c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c6a0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c6a2:	4b12      	ldr	r3, [pc, #72]	; (800c6ec <USBH_LL_Init+0x74>)
 800c6a4:	2208      	movs	r2, #8
 800c6a6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c6a8:	4b10      	ldr	r3, [pc, #64]	; (800c6ec <USBH_LL_Init+0x74>)
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c6ae:	4b0f      	ldr	r3, [pc, #60]	; (800c6ec <USBH_LL_Init+0x74>)
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c6b4:	4b0d      	ldr	r3, [pc, #52]	; (800c6ec <USBH_LL_Init+0x74>)
 800c6b6:	2202      	movs	r2, #2
 800c6b8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c6ba:	4b0c      	ldr	r3, [pc, #48]	; (800c6ec <USBH_LL_Init+0x74>)
 800c6bc:	2200      	movs	r2, #0
 800c6be:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c6c0:	480a      	ldr	r0, [pc, #40]	; (800c6ec <USBH_LL_Init+0x74>)
 800c6c2:	f7f5 fdf0 	bl	80022a6 <HAL_HCD_Init>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d001      	beq.n	800c6d0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c6cc:	f7f4 fb90 	bl	8000df0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c6d0:	4806      	ldr	r0, [pc, #24]	; (800c6ec <USBH_LL_Init+0x74>)
 800c6d2:	f7f6 f9d4 	bl	8002a7e <HAL_HCD_GetCurrentFrame>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	4619      	mov	r1, r3
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f7fc fb8a 	bl	8008df4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c6e0:	2300      	movs	r3, #0
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3708      	adds	r7, #8
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}
 800c6ea:	bf00      	nop
 800c6ec:	20004754 	.word	0x20004754

0800c6f0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c706:	4618      	mov	r0, r3
 800c708:	f7f6 f943 	bl	8002992 <HAL_HCD_Start>
 800c70c:	4603      	mov	r3, r0
 800c70e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c710:	7bfb      	ldrb	r3, [r7, #15]
 800c712:	4618      	mov	r0, r3
 800c714:	f000 f95c 	bl	800c9d0 <USBH_Get_USB_Status>
 800c718:	4603      	mov	r3, r0
 800c71a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c71c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c71e:	4618      	mov	r0, r3
 800c720:	3710      	adds	r7, #16
 800c722:	46bd      	mov	sp, r7
 800c724:	bd80      	pop	{r7, pc}

0800c726 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c726:	b580      	push	{r7, lr}
 800c728:	b084      	sub	sp, #16
 800c72a:	af00      	add	r7, sp, #0
 800c72c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c72e:	2300      	movs	r3, #0
 800c730:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c732:	2300      	movs	r3, #0
 800c734:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7f6 f94b 	bl	80029d8 <HAL_HCD_Stop>
 800c742:	4603      	mov	r3, r0
 800c744:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c746:	7bfb      	ldrb	r3, [r7, #15]
 800c748:	4618      	mov	r0, r3
 800c74a:	f000 f941 	bl	800c9d0 <USBH_Get_USB_Status>
 800c74e:	4603      	mov	r3, r0
 800c750:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c752:	7bbb      	ldrb	r3, [r7, #14]
}
 800c754:	4618      	mov	r0, r3
 800c756:	3710      	adds	r7, #16
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}

0800c75c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b084      	sub	sp, #16
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c764:	2301      	movs	r3, #1
 800c766:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c76e:	4618      	mov	r0, r3
 800c770:	f7f6 f993 	bl	8002a9a <HAL_HCD_GetCurrentSpeed>
 800c774:	4603      	mov	r3, r0
 800c776:	2b02      	cmp	r3, #2
 800c778:	d00c      	beq.n	800c794 <USBH_LL_GetSpeed+0x38>
 800c77a:	2b02      	cmp	r3, #2
 800c77c:	d80d      	bhi.n	800c79a <USBH_LL_GetSpeed+0x3e>
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d002      	beq.n	800c788 <USBH_LL_GetSpeed+0x2c>
 800c782:	2b01      	cmp	r3, #1
 800c784:	d003      	beq.n	800c78e <USBH_LL_GetSpeed+0x32>
 800c786:	e008      	b.n	800c79a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c788:	2300      	movs	r3, #0
 800c78a:	73fb      	strb	r3, [r7, #15]
    break;
 800c78c:	e008      	b.n	800c7a0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c78e:	2301      	movs	r3, #1
 800c790:	73fb      	strb	r3, [r7, #15]
    break;
 800c792:	e005      	b.n	800c7a0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c794:	2302      	movs	r3, #2
 800c796:	73fb      	strb	r3, [r7, #15]
    break;
 800c798:	e002      	b.n	800c7a0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c79a:	2301      	movs	r3, #1
 800c79c:	73fb      	strb	r3, [r7, #15]
    break;
 800c79e:	bf00      	nop
  }
  return  speed;
 800c7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3710      	adds	r7, #16
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}

0800c7aa <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c7aa:	b580      	push	{r7, lr}
 800c7ac:	b084      	sub	sp, #16
 800c7ae:	af00      	add	r7, sp, #0
 800c7b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7f6 f926 	bl	8002a12 <HAL_HCD_ResetPort>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c7ca:	7bfb      	ldrb	r3, [r7, #15]
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f000 f8ff 	bl	800c9d0 <USBH_Get_USB_Status>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3710      	adds	r7, #16
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b082      	sub	sp, #8
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	460b      	mov	r3, r1
 800c7ea:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c7f2:	78fa      	ldrb	r2, [r7, #3]
 800c7f4:	4611      	mov	r1, r2
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	f7f6 f92d 	bl	8002a56 <HAL_HCD_HC_GetXferCount>
 800c7fc:	4603      	mov	r3, r0
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3708      	adds	r7, #8
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}

0800c806 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c806:	b590      	push	{r4, r7, lr}
 800c808:	b089      	sub	sp, #36	; 0x24
 800c80a:	af04      	add	r7, sp, #16
 800c80c:	6078      	str	r0, [r7, #4]
 800c80e:	4608      	mov	r0, r1
 800c810:	4611      	mov	r1, r2
 800c812:	461a      	mov	r2, r3
 800c814:	4603      	mov	r3, r0
 800c816:	70fb      	strb	r3, [r7, #3]
 800c818:	460b      	mov	r3, r1
 800c81a:	70bb      	strb	r3, [r7, #2]
 800c81c:	4613      	mov	r3, r2
 800c81e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c820:	2300      	movs	r3, #0
 800c822:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c824:	2300      	movs	r3, #0
 800c826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c82e:	787c      	ldrb	r4, [r7, #1]
 800c830:	78ba      	ldrb	r2, [r7, #2]
 800c832:	78f9      	ldrb	r1, [r7, #3]
 800c834:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c836:	9302      	str	r3, [sp, #8]
 800c838:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c83c:	9301      	str	r3, [sp, #4]
 800c83e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c842:	9300      	str	r3, [sp, #0]
 800c844:	4623      	mov	r3, r4
 800c846:	f7f5 fd90 	bl	800236a <HAL_HCD_HC_Init>
 800c84a:	4603      	mov	r3, r0
 800c84c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c84e:	7bfb      	ldrb	r3, [r7, #15]
 800c850:	4618      	mov	r0, r3
 800c852:	f000 f8bd 	bl	800c9d0 <USBH_Get_USB_Status>
 800c856:	4603      	mov	r3, r0
 800c858:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c85a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3714      	adds	r7, #20
 800c860:	46bd      	mov	sp, r7
 800c862:	bd90      	pop	{r4, r7, pc}

0800c864 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b084      	sub	sp, #16
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
 800c86c:	460b      	mov	r3, r1
 800c86e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c870:	2300      	movs	r3, #0
 800c872:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c874:	2300      	movs	r3, #0
 800c876:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c87e:	78fa      	ldrb	r2, [r7, #3]
 800c880:	4611      	mov	r1, r2
 800c882:	4618      	mov	r0, r3
 800c884:	f7f5 fe00 	bl	8002488 <HAL_HCD_HC_Halt>
 800c888:	4603      	mov	r3, r0
 800c88a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c88c:	7bfb      	ldrb	r3, [r7, #15]
 800c88e:	4618      	mov	r0, r3
 800c890:	f000 f89e 	bl	800c9d0 <USBH_Get_USB_Status>
 800c894:	4603      	mov	r3, r0
 800c896:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c898:	7bbb      	ldrb	r3, [r7, #14]
}
 800c89a:	4618      	mov	r0, r3
 800c89c:	3710      	adds	r7, #16
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}

0800c8a2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c8a2:	b590      	push	{r4, r7, lr}
 800c8a4:	b089      	sub	sp, #36	; 0x24
 800c8a6:	af04      	add	r7, sp, #16
 800c8a8:	6078      	str	r0, [r7, #4]
 800c8aa:	4608      	mov	r0, r1
 800c8ac:	4611      	mov	r1, r2
 800c8ae:	461a      	mov	r2, r3
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	70fb      	strb	r3, [r7, #3]
 800c8b4:	460b      	mov	r3, r1
 800c8b6:	70bb      	strb	r3, [r7, #2]
 800c8b8:	4613      	mov	r3, r2
 800c8ba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8bc:	2300      	movs	r3, #0
 800c8be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c8ca:	787c      	ldrb	r4, [r7, #1]
 800c8cc:	78ba      	ldrb	r2, [r7, #2]
 800c8ce:	78f9      	ldrb	r1, [r7, #3]
 800c8d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c8d4:	9303      	str	r3, [sp, #12]
 800c8d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c8d8:	9302      	str	r3, [sp, #8]
 800c8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8dc:	9301      	str	r3, [sp, #4]
 800c8de:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c8e2:	9300      	str	r3, [sp, #0]
 800c8e4:	4623      	mov	r3, r4
 800c8e6:	f7f5 fdf3 	bl	80024d0 <HAL_HCD_HC_SubmitRequest>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c8ee:	7bfb      	ldrb	r3, [r7, #15]
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f000 f86d 	bl	800c9d0 <USBH_Get_USB_Status>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8fa:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3714      	adds	r7, #20
 800c900:	46bd      	mov	sp, r7
 800c902:	bd90      	pop	{r4, r7, pc}

0800c904 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b082      	sub	sp, #8
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
 800c90c:	460b      	mov	r3, r1
 800c90e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c916:	78fa      	ldrb	r2, [r7, #3]
 800c918:	4611      	mov	r1, r2
 800c91a:	4618      	mov	r0, r3
 800c91c:	f7f6 f887 	bl	8002a2e <HAL_HCD_HC_GetURBState>
 800c920:	4603      	mov	r3, r0
}
 800c922:	4618      	mov	r0, r3
 800c924:	3708      	adds	r7, #8
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}

0800c92a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c92a:	b580      	push	{r7, lr}
 800c92c:	b082      	sub	sp, #8
 800c92e:	af00      	add	r7, sp, #0
 800c930:	6078      	str	r0, [r7, #4]
 800c932:	460b      	mov	r3, r1
 800c934:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800c93c:	2b01      	cmp	r3, #1
 800c93e:	d103      	bne.n	800c948 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c940:	78fb      	ldrb	r3, [r7, #3]
 800c942:	4618      	mov	r0, r3
 800c944:	f000 f870 	bl	800ca28 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c948:	20c8      	movs	r0, #200	; 0xc8
 800c94a:	f7f4 ff8f 	bl	800186c <HAL_Delay>
  return USBH_OK;
 800c94e:	2300      	movs	r3, #0
}
 800c950:	4618      	mov	r0, r3
 800c952:	3708      	adds	r7, #8
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}

0800c958 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c958:	b480      	push	{r7}
 800c95a:	b085      	sub	sp, #20
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
 800c960:	460b      	mov	r3, r1
 800c962:	70fb      	strb	r3, [r7, #3]
 800c964:	4613      	mov	r3, r2
 800c966:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c96e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c970:	78fb      	ldrb	r3, [r7, #3]
 800c972:	68fa      	ldr	r2, [r7, #12]
 800c974:	212c      	movs	r1, #44	; 0x2c
 800c976:	fb01 f303 	mul.w	r3, r1, r3
 800c97a:	4413      	add	r3, r2
 800c97c:	333b      	adds	r3, #59	; 0x3b
 800c97e:	781b      	ldrb	r3, [r3, #0]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d009      	beq.n	800c998 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c984:	78fb      	ldrb	r3, [r7, #3]
 800c986:	68fa      	ldr	r2, [r7, #12]
 800c988:	212c      	movs	r1, #44	; 0x2c
 800c98a:	fb01 f303 	mul.w	r3, r1, r3
 800c98e:	4413      	add	r3, r2
 800c990:	3354      	adds	r3, #84	; 0x54
 800c992:	78ba      	ldrb	r2, [r7, #2]
 800c994:	701a      	strb	r2, [r3, #0]
 800c996:	e008      	b.n	800c9aa <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c998:	78fb      	ldrb	r3, [r7, #3]
 800c99a:	68fa      	ldr	r2, [r7, #12]
 800c99c:	212c      	movs	r1, #44	; 0x2c
 800c99e:	fb01 f303 	mul.w	r3, r1, r3
 800c9a2:	4413      	add	r3, r2
 800c9a4:	3355      	adds	r3, #85	; 0x55
 800c9a6:	78ba      	ldrb	r2, [r7, #2]
 800c9a8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c9aa:	2300      	movs	r3, #0
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3714      	adds	r7, #20
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr

0800c9b8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b082      	sub	sp, #8
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f7f4 ff53 	bl	800186c <HAL_Delay>
}
 800c9c6:	bf00      	nop
 800c9c8:	3708      	adds	r7, #8
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}
	...

0800c9d0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c9d0:	b480      	push	{r7}
 800c9d2:	b085      	sub	sp, #20
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c9da:	2300      	movs	r3, #0
 800c9dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c9de:	79fb      	ldrb	r3, [r7, #7]
 800c9e0:	2b03      	cmp	r3, #3
 800c9e2:	d817      	bhi.n	800ca14 <USBH_Get_USB_Status+0x44>
 800c9e4:	a201      	add	r2, pc, #4	; (adr r2, 800c9ec <USBH_Get_USB_Status+0x1c>)
 800c9e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ea:	bf00      	nop
 800c9ec:	0800c9fd 	.word	0x0800c9fd
 800c9f0:	0800ca03 	.word	0x0800ca03
 800c9f4:	0800ca09 	.word	0x0800ca09
 800c9f8:	0800ca0f 	.word	0x0800ca0f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	73fb      	strb	r3, [r7, #15]
    break;
 800ca00:	e00b      	b.n	800ca1a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ca02:	2302      	movs	r3, #2
 800ca04:	73fb      	strb	r3, [r7, #15]
    break;
 800ca06:	e008      	b.n	800ca1a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	73fb      	strb	r3, [r7, #15]
    break;
 800ca0c:	e005      	b.n	800ca1a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ca0e:	2302      	movs	r3, #2
 800ca10:	73fb      	strb	r3, [r7, #15]
    break;
 800ca12:	e002      	b.n	800ca1a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ca14:	2302      	movs	r3, #2
 800ca16:	73fb      	strb	r3, [r7, #15]
    break;
 800ca18:	bf00      	nop
  }
  return usb_status;
 800ca1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3714      	adds	r7, #20
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr

0800ca28 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	4603      	mov	r3, r0
 800ca30:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ca32:	79fb      	ldrb	r3, [r7, #7]
 800ca34:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ca36:	79fb      	ldrb	r3, [r7, #7]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d102      	bne.n	800ca42 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	73fb      	strb	r3, [r7, #15]
 800ca40:	e001      	b.n	800ca46 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800ca42:	2301      	movs	r3, #1
 800ca44:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ca46:	7bfb      	ldrb	r3, [r7, #15]
 800ca48:	461a      	mov	r2, r3
 800ca4a:	2101      	movs	r1, #1
 800ca4c:	4803      	ldr	r0, [pc, #12]	; (800ca5c <MX_DriverVbusFS+0x34>)
 800ca4e:	f7f5 fc11 	bl	8002274 <HAL_GPIO_WritePin>
}
 800ca52:	bf00      	nop
 800ca54:	3710      	adds	r7, #16
 800ca56:	46bd      	mov	sp, r7
 800ca58:	bd80      	pop	{r7, pc}
 800ca5a:	bf00      	nop
 800ca5c:	40020800 	.word	0x40020800

0800ca60 <__errno>:
 800ca60:	4b01      	ldr	r3, [pc, #4]	; (800ca68 <__errno+0x8>)
 800ca62:	6818      	ldr	r0, [r3, #0]
 800ca64:	4770      	bx	lr
 800ca66:	bf00      	nop
 800ca68:	2000003c 	.word	0x2000003c

0800ca6c <__libc_init_array>:
 800ca6c:	b570      	push	{r4, r5, r6, lr}
 800ca6e:	4d0d      	ldr	r5, [pc, #52]	; (800caa4 <__libc_init_array+0x38>)
 800ca70:	4c0d      	ldr	r4, [pc, #52]	; (800caa8 <__libc_init_array+0x3c>)
 800ca72:	1b64      	subs	r4, r4, r5
 800ca74:	10a4      	asrs	r4, r4, #2
 800ca76:	2600      	movs	r6, #0
 800ca78:	42a6      	cmp	r6, r4
 800ca7a:	d109      	bne.n	800ca90 <__libc_init_array+0x24>
 800ca7c:	4d0b      	ldr	r5, [pc, #44]	; (800caac <__libc_init_array+0x40>)
 800ca7e:	4c0c      	ldr	r4, [pc, #48]	; (800cab0 <__libc_init_array+0x44>)
 800ca80:	f000 f9a6 	bl	800cdd0 <_init>
 800ca84:	1b64      	subs	r4, r4, r5
 800ca86:	10a4      	asrs	r4, r4, #2
 800ca88:	2600      	movs	r6, #0
 800ca8a:	42a6      	cmp	r6, r4
 800ca8c:	d105      	bne.n	800ca9a <__libc_init_array+0x2e>
 800ca8e:	bd70      	pop	{r4, r5, r6, pc}
 800ca90:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca94:	4798      	blx	r3
 800ca96:	3601      	adds	r6, #1
 800ca98:	e7ee      	b.n	800ca78 <__libc_init_array+0xc>
 800ca9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca9e:	4798      	blx	r3
 800caa0:	3601      	adds	r6, #1
 800caa2:	e7f2      	b.n	800ca8a <__libc_init_array+0x1e>
 800caa4:	0800cf7c 	.word	0x0800cf7c
 800caa8:	0800cf7c 	.word	0x0800cf7c
 800caac:	0800cf7c 	.word	0x0800cf7c
 800cab0:	0800cf80 	.word	0x0800cf80

0800cab4 <__retarget_lock_acquire_recursive>:
 800cab4:	4770      	bx	lr

0800cab6 <__retarget_lock_release_recursive>:
 800cab6:	4770      	bx	lr

0800cab8 <malloc>:
 800cab8:	4b02      	ldr	r3, [pc, #8]	; (800cac4 <malloc+0xc>)
 800caba:	4601      	mov	r1, r0
 800cabc:	6818      	ldr	r0, [r3, #0]
 800cabe:	f000 b88d 	b.w	800cbdc <_malloc_r>
 800cac2:	bf00      	nop
 800cac4:	2000003c 	.word	0x2000003c

0800cac8 <free>:
 800cac8:	4b02      	ldr	r3, [pc, #8]	; (800cad4 <free+0xc>)
 800caca:	4601      	mov	r1, r0
 800cacc:	6818      	ldr	r0, [r3, #0]
 800cace:	f000 b819 	b.w	800cb04 <_free_r>
 800cad2:	bf00      	nop
 800cad4:	2000003c 	.word	0x2000003c

0800cad8 <memcpy>:
 800cad8:	440a      	add	r2, r1
 800cada:	4291      	cmp	r1, r2
 800cadc:	f100 33ff 	add.w	r3, r0, #4294967295
 800cae0:	d100      	bne.n	800cae4 <memcpy+0xc>
 800cae2:	4770      	bx	lr
 800cae4:	b510      	push	{r4, lr}
 800cae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800caea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800caee:	4291      	cmp	r1, r2
 800caf0:	d1f9      	bne.n	800cae6 <memcpy+0xe>
 800caf2:	bd10      	pop	{r4, pc}

0800caf4 <memset>:
 800caf4:	4402      	add	r2, r0
 800caf6:	4603      	mov	r3, r0
 800caf8:	4293      	cmp	r3, r2
 800cafa:	d100      	bne.n	800cafe <memset+0xa>
 800cafc:	4770      	bx	lr
 800cafe:	f803 1b01 	strb.w	r1, [r3], #1
 800cb02:	e7f9      	b.n	800caf8 <memset+0x4>

0800cb04 <_free_r>:
 800cb04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb06:	2900      	cmp	r1, #0
 800cb08:	d044      	beq.n	800cb94 <_free_r+0x90>
 800cb0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb0e:	9001      	str	r0, [sp, #4]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	f1a1 0404 	sub.w	r4, r1, #4
 800cb16:	bfb8      	it	lt
 800cb18:	18e4      	addlt	r4, r4, r3
 800cb1a:	f000 f94d 	bl	800cdb8 <__malloc_lock>
 800cb1e:	4a1e      	ldr	r2, [pc, #120]	; (800cb98 <_free_r+0x94>)
 800cb20:	9801      	ldr	r0, [sp, #4]
 800cb22:	6813      	ldr	r3, [r2, #0]
 800cb24:	b933      	cbnz	r3, 800cb34 <_free_r+0x30>
 800cb26:	6063      	str	r3, [r4, #4]
 800cb28:	6014      	str	r4, [r2, #0]
 800cb2a:	b003      	add	sp, #12
 800cb2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb30:	f000 b948 	b.w	800cdc4 <__malloc_unlock>
 800cb34:	42a3      	cmp	r3, r4
 800cb36:	d908      	bls.n	800cb4a <_free_r+0x46>
 800cb38:	6825      	ldr	r5, [r4, #0]
 800cb3a:	1961      	adds	r1, r4, r5
 800cb3c:	428b      	cmp	r3, r1
 800cb3e:	bf01      	itttt	eq
 800cb40:	6819      	ldreq	r1, [r3, #0]
 800cb42:	685b      	ldreq	r3, [r3, #4]
 800cb44:	1949      	addeq	r1, r1, r5
 800cb46:	6021      	streq	r1, [r4, #0]
 800cb48:	e7ed      	b.n	800cb26 <_free_r+0x22>
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	685b      	ldr	r3, [r3, #4]
 800cb4e:	b10b      	cbz	r3, 800cb54 <_free_r+0x50>
 800cb50:	42a3      	cmp	r3, r4
 800cb52:	d9fa      	bls.n	800cb4a <_free_r+0x46>
 800cb54:	6811      	ldr	r1, [r2, #0]
 800cb56:	1855      	adds	r5, r2, r1
 800cb58:	42a5      	cmp	r5, r4
 800cb5a:	d10b      	bne.n	800cb74 <_free_r+0x70>
 800cb5c:	6824      	ldr	r4, [r4, #0]
 800cb5e:	4421      	add	r1, r4
 800cb60:	1854      	adds	r4, r2, r1
 800cb62:	42a3      	cmp	r3, r4
 800cb64:	6011      	str	r1, [r2, #0]
 800cb66:	d1e0      	bne.n	800cb2a <_free_r+0x26>
 800cb68:	681c      	ldr	r4, [r3, #0]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	6053      	str	r3, [r2, #4]
 800cb6e:	4421      	add	r1, r4
 800cb70:	6011      	str	r1, [r2, #0]
 800cb72:	e7da      	b.n	800cb2a <_free_r+0x26>
 800cb74:	d902      	bls.n	800cb7c <_free_r+0x78>
 800cb76:	230c      	movs	r3, #12
 800cb78:	6003      	str	r3, [r0, #0]
 800cb7a:	e7d6      	b.n	800cb2a <_free_r+0x26>
 800cb7c:	6825      	ldr	r5, [r4, #0]
 800cb7e:	1961      	adds	r1, r4, r5
 800cb80:	428b      	cmp	r3, r1
 800cb82:	bf04      	itt	eq
 800cb84:	6819      	ldreq	r1, [r3, #0]
 800cb86:	685b      	ldreq	r3, [r3, #4]
 800cb88:	6063      	str	r3, [r4, #4]
 800cb8a:	bf04      	itt	eq
 800cb8c:	1949      	addeq	r1, r1, r5
 800cb8e:	6021      	streq	r1, [r4, #0]
 800cb90:	6054      	str	r4, [r2, #4]
 800cb92:	e7ca      	b.n	800cb2a <_free_r+0x26>
 800cb94:	b003      	add	sp, #12
 800cb96:	bd30      	pop	{r4, r5, pc}
 800cb98:	20004a5c 	.word	0x20004a5c

0800cb9c <sbrk_aligned>:
 800cb9c:	b570      	push	{r4, r5, r6, lr}
 800cb9e:	4e0e      	ldr	r6, [pc, #56]	; (800cbd8 <sbrk_aligned+0x3c>)
 800cba0:	460c      	mov	r4, r1
 800cba2:	6831      	ldr	r1, [r6, #0]
 800cba4:	4605      	mov	r5, r0
 800cba6:	b911      	cbnz	r1, 800cbae <sbrk_aligned+0x12>
 800cba8:	f000 f8f6 	bl	800cd98 <_sbrk_r>
 800cbac:	6030      	str	r0, [r6, #0]
 800cbae:	4621      	mov	r1, r4
 800cbb0:	4628      	mov	r0, r5
 800cbb2:	f000 f8f1 	bl	800cd98 <_sbrk_r>
 800cbb6:	1c43      	adds	r3, r0, #1
 800cbb8:	d00a      	beq.n	800cbd0 <sbrk_aligned+0x34>
 800cbba:	1cc4      	adds	r4, r0, #3
 800cbbc:	f024 0403 	bic.w	r4, r4, #3
 800cbc0:	42a0      	cmp	r0, r4
 800cbc2:	d007      	beq.n	800cbd4 <sbrk_aligned+0x38>
 800cbc4:	1a21      	subs	r1, r4, r0
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	f000 f8e6 	bl	800cd98 <_sbrk_r>
 800cbcc:	3001      	adds	r0, #1
 800cbce:	d101      	bne.n	800cbd4 <sbrk_aligned+0x38>
 800cbd0:	f04f 34ff 	mov.w	r4, #4294967295
 800cbd4:	4620      	mov	r0, r4
 800cbd6:	bd70      	pop	{r4, r5, r6, pc}
 800cbd8:	20004a60 	.word	0x20004a60

0800cbdc <_malloc_r>:
 800cbdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbe0:	1ccd      	adds	r5, r1, #3
 800cbe2:	f025 0503 	bic.w	r5, r5, #3
 800cbe6:	3508      	adds	r5, #8
 800cbe8:	2d0c      	cmp	r5, #12
 800cbea:	bf38      	it	cc
 800cbec:	250c      	movcc	r5, #12
 800cbee:	2d00      	cmp	r5, #0
 800cbf0:	4607      	mov	r7, r0
 800cbf2:	db01      	blt.n	800cbf8 <_malloc_r+0x1c>
 800cbf4:	42a9      	cmp	r1, r5
 800cbf6:	d905      	bls.n	800cc04 <_malloc_r+0x28>
 800cbf8:	230c      	movs	r3, #12
 800cbfa:	603b      	str	r3, [r7, #0]
 800cbfc:	2600      	movs	r6, #0
 800cbfe:	4630      	mov	r0, r6
 800cc00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc04:	4e2e      	ldr	r6, [pc, #184]	; (800ccc0 <_malloc_r+0xe4>)
 800cc06:	f000 f8d7 	bl	800cdb8 <__malloc_lock>
 800cc0a:	6833      	ldr	r3, [r6, #0]
 800cc0c:	461c      	mov	r4, r3
 800cc0e:	bb34      	cbnz	r4, 800cc5e <_malloc_r+0x82>
 800cc10:	4629      	mov	r1, r5
 800cc12:	4638      	mov	r0, r7
 800cc14:	f7ff ffc2 	bl	800cb9c <sbrk_aligned>
 800cc18:	1c43      	adds	r3, r0, #1
 800cc1a:	4604      	mov	r4, r0
 800cc1c:	d14d      	bne.n	800ccba <_malloc_r+0xde>
 800cc1e:	6834      	ldr	r4, [r6, #0]
 800cc20:	4626      	mov	r6, r4
 800cc22:	2e00      	cmp	r6, #0
 800cc24:	d140      	bne.n	800cca8 <_malloc_r+0xcc>
 800cc26:	6823      	ldr	r3, [r4, #0]
 800cc28:	4631      	mov	r1, r6
 800cc2a:	4638      	mov	r0, r7
 800cc2c:	eb04 0803 	add.w	r8, r4, r3
 800cc30:	f000 f8b2 	bl	800cd98 <_sbrk_r>
 800cc34:	4580      	cmp	r8, r0
 800cc36:	d13a      	bne.n	800ccae <_malloc_r+0xd2>
 800cc38:	6821      	ldr	r1, [r4, #0]
 800cc3a:	3503      	adds	r5, #3
 800cc3c:	1a6d      	subs	r5, r5, r1
 800cc3e:	f025 0503 	bic.w	r5, r5, #3
 800cc42:	3508      	adds	r5, #8
 800cc44:	2d0c      	cmp	r5, #12
 800cc46:	bf38      	it	cc
 800cc48:	250c      	movcc	r5, #12
 800cc4a:	4629      	mov	r1, r5
 800cc4c:	4638      	mov	r0, r7
 800cc4e:	f7ff ffa5 	bl	800cb9c <sbrk_aligned>
 800cc52:	3001      	adds	r0, #1
 800cc54:	d02b      	beq.n	800ccae <_malloc_r+0xd2>
 800cc56:	6823      	ldr	r3, [r4, #0]
 800cc58:	442b      	add	r3, r5
 800cc5a:	6023      	str	r3, [r4, #0]
 800cc5c:	e00e      	b.n	800cc7c <_malloc_r+0xa0>
 800cc5e:	6822      	ldr	r2, [r4, #0]
 800cc60:	1b52      	subs	r2, r2, r5
 800cc62:	d41e      	bmi.n	800cca2 <_malloc_r+0xc6>
 800cc64:	2a0b      	cmp	r2, #11
 800cc66:	d916      	bls.n	800cc96 <_malloc_r+0xba>
 800cc68:	1961      	adds	r1, r4, r5
 800cc6a:	42a3      	cmp	r3, r4
 800cc6c:	6025      	str	r5, [r4, #0]
 800cc6e:	bf18      	it	ne
 800cc70:	6059      	strne	r1, [r3, #4]
 800cc72:	6863      	ldr	r3, [r4, #4]
 800cc74:	bf08      	it	eq
 800cc76:	6031      	streq	r1, [r6, #0]
 800cc78:	5162      	str	r2, [r4, r5]
 800cc7a:	604b      	str	r3, [r1, #4]
 800cc7c:	4638      	mov	r0, r7
 800cc7e:	f104 060b 	add.w	r6, r4, #11
 800cc82:	f000 f89f 	bl	800cdc4 <__malloc_unlock>
 800cc86:	f026 0607 	bic.w	r6, r6, #7
 800cc8a:	1d23      	adds	r3, r4, #4
 800cc8c:	1af2      	subs	r2, r6, r3
 800cc8e:	d0b6      	beq.n	800cbfe <_malloc_r+0x22>
 800cc90:	1b9b      	subs	r3, r3, r6
 800cc92:	50a3      	str	r3, [r4, r2]
 800cc94:	e7b3      	b.n	800cbfe <_malloc_r+0x22>
 800cc96:	6862      	ldr	r2, [r4, #4]
 800cc98:	42a3      	cmp	r3, r4
 800cc9a:	bf0c      	ite	eq
 800cc9c:	6032      	streq	r2, [r6, #0]
 800cc9e:	605a      	strne	r2, [r3, #4]
 800cca0:	e7ec      	b.n	800cc7c <_malloc_r+0xa0>
 800cca2:	4623      	mov	r3, r4
 800cca4:	6864      	ldr	r4, [r4, #4]
 800cca6:	e7b2      	b.n	800cc0e <_malloc_r+0x32>
 800cca8:	4634      	mov	r4, r6
 800ccaa:	6876      	ldr	r6, [r6, #4]
 800ccac:	e7b9      	b.n	800cc22 <_malloc_r+0x46>
 800ccae:	230c      	movs	r3, #12
 800ccb0:	603b      	str	r3, [r7, #0]
 800ccb2:	4638      	mov	r0, r7
 800ccb4:	f000 f886 	bl	800cdc4 <__malloc_unlock>
 800ccb8:	e7a1      	b.n	800cbfe <_malloc_r+0x22>
 800ccba:	6025      	str	r5, [r4, #0]
 800ccbc:	e7de      	b.n	800cc7c <_malloc_r+0xa0>
 800ccbe:	bf00      	nop
 800ccc0:	20004a5c 	.word	0x20004a5c

0800ccc4 <cleanup_glue>:
 800ccc4:	b538      	push	{r3, r4, r5, lr}
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	6809      	ldr	r1, [r1, #0]
 800ccca:	4605      	mov	r5, r0
 800cccc:	b109      	cbz	r1, 800ccd2 <cleanup_glue+0xe>
 800ccce:	f7ff fff9 	bl	800ccc4 <cleanup_glue>
 800ccd2:	4621      	mov	r1, r4
 800ccd4:	4628      	mov	r0, r5
 800ccd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccda:	f7ff bf13 	b.w	800cb04 <_free_r>
	...

0800cce0 <_reclaim_reent>:
 800cce0:	4b2c      	ldr	r3, [pc, #176]	; (800cd94 <_reclaim_reent+0xb4>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4283      	cmp	r3, r0
 800cce6:	b570      	push	{r4, r5, r6, lr}
 800cce8:	4604      	mov	r4, r0
 800ccea:	d051      	beq.n	800cd90 <_reclaim_reent+0xb0>
 800ccec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ccee:	b143      	cbz	r3, 800cd02 <_reclaim_reent+0x22>
 800ccf0:	68db      	ldr	r3, [r3, #12]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d14a      	bne.n	800cd8c <_reclaim_reent+0xac>
 800ccf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccf8:	6819      	ldr	r1, [r3, #0]
 800ccfa:	b111      	cbz	r1, 800cd02 <_reclaim_reent+0x22>
 800ccfc:	4620      	mov	r0, r4
 800ccfe:	f7ff ff01 	bl	800cb04 <_free_r>
 800cd02:	6961      	ldr	r1, [r4, #20]
 800cd04:	b111      	cbz	r1, 800cd0c <_reclaim_reent+0x2c>
 800cd06:	4620      	mov	r0, r4
 800cd08:	f7ff fefc 	bl	800cb04 <_free_r>
 800cd0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cd0e:	b111      	cbz	r1, 800cd16 <_reclaim_reent+0x36>
 800cd10:	4620      	mov	r0, r4
 800cd12:	f7ff fef7 	bl	800cb04 <_free_r>
 800cd16:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800cd18:	b111      	cbz	r1, 800cd20 <_reclaim_reent+0x40>
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f7ff fef2 	bl	800cb04 <_free_r>
 800cd20:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800cd22:	b111      	cbz	r1, 800cd2a <_reclaim_reent+0x4a>
 800cd24:	4620      	mov	r0, r4
 800cd26:	f7ff feed 	bl	800cb04 <_free_r>
 800cd2a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800cd2c:	b111      	cbz	r1, 800cd34 <_reclaim_reent+0x54>
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f7ff fee8 	bl	800cb04 <_free_r>
 800cd34:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800cd36:	b111      	cbz	r1, 800cd3e <_reclaim_reent+0x5e>
 800cd38:	4620      	mov	r0, r4
 800cd3a:	f7ff fee3 	bl	800cb04 <_free_r>
 800cd3e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800cd40:	b111      	cbz	r1, 800cd48 <_reclaim_reent+0x68>
 800cd42:	4620      	mov	r0, r4
 800cd44:	f7ff fede 	bl	800cb04 <_free_r>
 800cd48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd4a:	b111      	cbz	r1, 800cd52 <_reclaim_reent+0x72>
 800cd4c:	4620      	mov	r0, r4
 800cd4e:	f7ff fed9 	bl	800cb04 <_free_r>
 800cd52:	69a3      	ldr	r3, [r4, #24]
 800cd54:	b1e3      	cbz	r3, 800cd90 <_reclaim_reent+0xb0>
 800cd56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800cd58:	4620      	mov	r0, r4
 800cd5a:	4798      	blx	r3
 800cd5c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800cd5e:	b1b9      	cbz	r1, 800cd90 <_reclaim_reent+0xb0>
 800cd60:	4620      	mov	r0, r4
 800cd62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cd66:	f7ff bfad 	b.w	800ccc4 <cleanup_glue>
 800cd6a:	5949      	ldr	r1, [r1, r5]
 800cd6c:	b941      	cbnz	r1, 800cd80 <_reclaim_reent+0xa0>
 800cd6e:	3504      	adds	r5, #4
 800cd70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd72:	2d80      	cmp	r5, #128	; 0x80
 800cd74:	68d9      	ldr	r1, [r3, #12]
 800cd76:	d1f8      	bne.n	800cd6a <_reclaim_reent+0x8a>
 800cd78:	4620      	mov	r0, r4
 800cd7a:	f7ff fec3 	bl	800cb04 <_free_r>
 800cd7e:	e7ba      	b.n	800ccf6 <_reclaim_reent+0x16>
 800cd80:	680e      	ldr	r6, [r1, #0]
 800cd82:	4620      	mov	r0, r4
 800cd84:	f7ff febe 	bl	800cb04 <_free_r>
 800cd88:	4631      	mov	r1, r6
 800cd8a:	e7ef      	b.n	800cd6c <_reclaim_reent+0x8c>
 800cd8c:	2500      	movs	r5, #0
 800cd8e:	e7ef      	b.n	800cd70 <_reclaim_reent+0x90>
 800cd90:	bd70      	pop	{r4, r5, r6, pc}
 800cd92:	bf00      	nop
 800cd94:	2000003c 	.word	0x2000003c

0800cd98 <_sbrk_r>:
 800cd98:	b538      	push	{r3, r4, r5, lr}
 800cd9a:	4d06      	ldr	r5, [pc, #24]	; (800cdb4 <_sbrk_r+0x1c>)
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	4604      	mov	r4, r0
 800cda0:	4608      	mov	r0, r1
 800cda2:	602b      	str	r3, [r5, #0]
 800cda4:	f7f4 fcae 	bl	8001704 <_sbrk>
 800cda8:	1c43      	adds	r3, r0, #1
 800cdaa:	d102      	bne.n	800cdb2 <_sbrk_r+0x1a>
 800cdac:	682b      	ldr	r3, [r5, #0]
 800cdae:	b103      	cbz	r3, 800cdb2 <_sbrk_r+0x1a>
 800cdb0:	6023      	str	r3, [r4, #0]
 800cdb2:	bd38      	pop	{r3, r4, r5, pc}
 800cdb4:	20004a64 	.word	0x20004a64

0800cdb8 <__malloc_lock>:
 800cdb8:	4801      	ldr	r0, [pc, #4]	; (800cdc0 <__malloc_lock+0x8>)
 800cdba:	f7ff be7b 	b.w	800cab4 <__retarget_lock_acquire_recursive>
 800cdbe:	bf00      	nop
 800cdc0:	20004a58 	.word	0x20004a58

0800cdc4 <__malloc_unlock>:
 800cdc4:	4801      	ldr	r0, [pc, #4]	; (800cdcc <__malloc_unlock+0x8>)
 800cdc6:	f7ff be76 	b.w	800cab6 <__retarget_lock_release_recursive>
 800cdca:	bf00      	nop
 800cdcc:	20004a58 	.word	0x20004a58

0800cdd0 <_init>:
 800cdd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdd2:	bf00      	nop
 800cdd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdd6:	bc08      	pop	{r3}
 800cdd8:	469e      	mov	lr, r3
 800cdda:	4770      	bx	lr

0800cddc <_fini>:
 800cddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdde:	bf00      	nop
 800cde0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cde2:	bc08      	pop	{r3}
 800cde4:	469e      	mov	lr, r3
 800cde6:	4770      	bx	lr
