{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 07:19:42 2017 " "Info: Processing started: Thu Jul 06 07:19:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Uniciclo -c Uniciclo " "Info: Command: quartus_sta Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[0\]\|combout " "Warning: Node \"controle\|controles\[0\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[10\]\|combout " "Warning: Node \"controle\|controles\[10\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[3\]\|combout " "Warning: Node \"controle\|controles\[3\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[31\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[31\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[1\]\|combout " "Warning: Node \"controle\|controles\[1\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[2\]\|combout " "Warning: Node \"controle\|controles\[2\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[5\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[5\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[4\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[4\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[11\]\|combout " "Warning: Node \"controle\|controles\[11\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[2\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[2\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[3\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[3\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[6\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[6\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[14\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[14\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[24\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[24\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[25\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[25\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[27\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[27\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[26\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[26\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[8\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[8\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[18\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[18\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[17\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[17\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[19\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[19\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[20\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[20\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[22\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[22\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[21\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[21\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[23\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[23\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[30\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[30\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[15\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[15\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[16\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[16\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[0\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[0\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|ULAsrc\[1\]\|combout " "Warning: Node \"controle\|ULAsrc\[1\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[12\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[12\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[13\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[13\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[9\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[9\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[7\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[7\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[10\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[10\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[11\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[11\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[1\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[1\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[28\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[28\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_ALUSrc\|WriteR\[29\]\|combout " "Warning: Node \"mux_ALUSrc\|WriteR\[29\]\|combout\" is a latch" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[7\]\|combout " "Warning: Node \"controle\|controles\[7\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[6\]\|combout " "Warning: Node \"controle\|controles\[6\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[4\]\|combout " "Warning: Node \"controle\|controles\[4\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[9\]\|combout " "Warning: Node \"controle\|controles\[9\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle\|controles\[8\]\|combout " "Warning: Node \"controle\|controles\[8\]\|combout\" is a latch" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uniciclo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_mem clk_mem " "Info: create_clock -period 1.000 -name clk_mem clk_mem" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " "Info: create_clock -period 1.000 -name MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle\|ULAsrc\[1\] controle:controle\|ULAsrc\[1\] " "Info: create_clock -period 1.000 -name controle:controle\|ULAsrc\[1\] controle:controle\|ULAsrc\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\] " "Info: From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: dataa  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: datab  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.356 " "Info: Worst-case setup slack is -21.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.356    -20619.968 clk  " "Info:   -21.356    -20619.968 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.360      -678.021 clk_mem  " "Info:   -18.360      -678.021 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.745      -261.923 controle:controle\|ULAsrc\[1\]  " "Info:    -9.745      -261.923 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.743       -31.028 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -4.743       -31.028 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.788 " "Info: Worst-case hold slack is -5.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.788       -46.759 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -5.788       -46.759 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.413       -72.644 controle:controle\|ULAsrc\[1\]  " "Info:    -3.413       -72.644 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469         0.000 clk  " "Info:     0.469         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572         0.000 clk_mem  " "Info:     0.572         0.000 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.146 " "Info: Worst-case minimum pulse width slack is -2.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.146      -156.436 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -2.146      -156.436 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -397.684 clk_mem  " "Info:    -2.000      -397.684 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1057.380 clk  " "Info:    -1.380     -1057.380 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle\|ULAsrc\[1\]  " "Info:     0.500         0.000 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\] " "Info: From: MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  to: MI\|altsyncram_component\|auto_generated\|ram_block1a26\|portadataout\[5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: dataa  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controle\|controles\[1\]~2  from: datab  to: combout " "Info: Cell: controle\|controles\[1\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.625 " "Info: Worst-case setup slack is -9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.625     -9374.621 clk  " "Info:    -9.625     -9374.621 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.305      -319.436 clk_mem  " "Info:    -8.305      -319.436 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586      -122.377 controle:controle\|ULAsrc\[1\]  " "Info:    -4.586      -122.377 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035        -8.836 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -2.035        -8.836 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.040 " "Info: Worst-case hold slack is -3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040       -24.852 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -3.040       -24.852 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.950       -45.219 controle:controle\|ULAsrc\[1\]  " "Info:    -1.950       -45.219 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.124 clk  " "Info:    -0.017        -0.124 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 clk_mem  " "Info:     0.448         0.000 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Info: Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -397.684 clk_mem  " "Info:    -2.000      -397.684 clk_mem " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1057.380 clk  " "Info:    -1.380     -1057.380 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705       -44.700 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0  " "Info:    -0.705       -44.700 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26~porta_address_reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle\|ULAsrc\[1\]  " "Info:     0.500         0.000 controle:controle\|ULAsrc\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 07:20:09 2017 " "Info: Processing ended: Thu Jul 06 07:20:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
