Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 09 17:59:24 2017
| Host         : DESKTOP-QUJLBQI running 64-bit major release  (build 9200)
| Command      : report_drc -file jpeg_drc_routed.rpt -pb jpeg_drc_routed.pb
| Design       : jpeg
| Device       : xc7a100tcsg324-1
| Speed File   : -1
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_jpeg
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 124

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
102 out of 102 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: data_i[31:0], context_o[3:0], red_o[7:0], green_o[7:0], blue_o[7:0], width_o[15:0], height_o[15:0], sampling_o[1:0], Clk, reset_i, eoi_o, error_o, datavalid_i, datavalid_o, ready_i (the first 15 of 16 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
102 out of 102 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: data_i[31:0], context_o[3:0], red_o[7:0], green_o[7:0], blue_o[7:0], width_o[15:0], height_o[15:0], sampling_o[1:0], Clk, reset_i, eoi_o, error_o, datavalid_i, datavalid_o, ready_i (the first 15 of 16 listed).
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_B_reg input jpeg_YCbCr2RGB_p/tmp_B_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_R_reg input jpeg_YCbCr2RGB_p/tmp_R_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i input jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i input jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_G_D1 output jpeg_YCbCr2RGB_p/tmp_G_D1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_G_D2 output jpeg_YCbCr2RGB_p/tmp_G_D2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i output jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_B_reg multiplier stage jpeg_YCbCr2RGB_p/tmp_B_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_G_D1 multiplier stage jpeg_YCbCr2RGB_p/tmp_G_D1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_G_D2 multiplier stage jpeg_YCbCr2RGB_p/tmp_G_D2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP jpeg_YCbCr2RGB_p/tmp_R_reg multiplier stage jpeg_YCbCr2RGB_p/tmp_R_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i multiplier stage jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[2] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[2] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#21 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#22 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#23 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#24 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#25 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/ram_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#26 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#27 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#28 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#29 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/RSTRAMARSTRAM (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinita) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#30 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/RSTRAMB (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinitb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#31 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#32 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#33 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#34 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[13] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#35 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#36 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#37 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#38 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#39 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#40 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#41 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#42 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#43 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#44 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#45 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[13] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#46 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#47 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#48 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#49 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#50 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#51 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#52 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#53 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#54 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#55 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/ram_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#56 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#57 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#58 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#59 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/RSTRAMARSTRAM (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinita) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#60 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/RSTRAMB (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinitb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#61 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[10] (net: jpeg_idct_p/jpeg_idct_core_12_p/N118) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU6991) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#62 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[4] (net: jpeg_idct_p/jpeg_idct_core_12_p/N124) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7026) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#63 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[5] (net: jpeg_idct_p/jpeg_idct_core_12_p/N123) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7021) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#64 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[6] (net: jpeg_idct_p/jpeg_idct_core_12_p/N122) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7015) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#65 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[7] (net: jpeg_idct_p/jpeg_idct_core_12_p/N121) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7009) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#66 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[8] (net: jpeg_idct_p/jpeg_idct_core_12_p/N120) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7003) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#67 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[9] (net: jpeg_idct_p/jpeg_idct_core_12_p/N119) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU6997) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#68 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[10] (net: jpeg_idct_p/jpeg_idct_core_12_p/N104) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7052) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#69 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[4] (net: jpeg_idct_p/jpeg_idct_core_12_p/N110) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7069) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#70 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[5] (net: jpeg_idct_p/jpeg_idct_core_12_p/N109) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7046) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#71 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[6] (net: jpeg_idct_p/jpeg_idct_core_12_p/N108) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7040) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#72 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[7] (net: jpeg_idct_p/jpeg_idct_core_12_p/N107) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7034) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#73 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[8] (net: jpeg_idct_p/jpeg_idct_core_12_p/N106) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7064) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#74 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[9] (net: jpeg_idct_p/jpeg_idct_core_12_p/N105) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7058) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#75 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ENARDEN (net: jpeg_idct_p/jpeg_idct_core_12_p/N21) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU179) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#76 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/WEA[0] (net: jpeg_idct_p/jpeg_idct_core_12_p/N21) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU179) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#77 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[10] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[7]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#78 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[11] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[8]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#79 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[12] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[9]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#80 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[13] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[10]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#81 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[3] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[0]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#82 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[4] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[1]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#83 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[5] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[2]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#84 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[6] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[3]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#85 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[7] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[4]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#86 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[8] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[5]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#87 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[9] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[6]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#88 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[10] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[5]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#89 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[11] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[6]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#90 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[12] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[7]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#91 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[13] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[8]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#92 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[5] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[0]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#93 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[6] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[1]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#94 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[7] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[2]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#95 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[8] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[3]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#96 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[9] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[4]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#97 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#98 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/ram_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#99 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#100 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#101 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#102 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENBWREN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/web) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#103 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/RSTRAMARSTRAM (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/sinita) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#104 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/RSTRAMB (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/sinitb) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#105 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/WEBWE[0] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/web) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#106 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/WEBWE[1] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/web) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#107 Warning
RAMB18 async control check  
The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/WEBWE[2] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/web) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
jpeg_dequantize_p/jpeg_dequant_multiplier_p/BU2/U0/virtex2.hyb.v2hyb/Mmult_p_i: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-165#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


