Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM (64x12),Chip Globals,PLL,Transceiver Lanes,Transceiver PCIe
BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/Primitives,79,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/Primitives,6,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/Primitives,183,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/Primitives,6,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/Primitives,112,78,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,16,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/Primitives,5,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/Primitives,103,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,69,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,17,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/Primitives,5,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,105,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,17,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/Primitives,5,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,178,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,16,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/Primitives,6,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/Primitives,89,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,13,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,8,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/Primitives,5,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,108,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,10,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,13,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/Primitives,4,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,107,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,9,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,11,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/Primitives,4,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,79,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,8,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/Primitives,5,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,84,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,8,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,11,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/Primitives,6,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,105,76,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,37,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/Primitives,25,21,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/Primitives,335,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/Primitives,5,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/Primitives,16,0,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/Primitives,33,21,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/Primitives,32,21,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/Primitives,24,21,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/Primitives,33,21,0,0,0,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A1_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A2_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A3_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A4_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A5_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_CKE0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_CS0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ13_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ14_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ15_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ16_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ17_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ18_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ19_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ20_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ21_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ22_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ23_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ24_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ25_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ26_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ27_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ28_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ29_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ30_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ31_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ6_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ7_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ8_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_ODT0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_RAM_RST_N_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO13_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO14_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO15_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO16_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO17_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO18_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO19_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO20_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO21_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO22_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO23_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO24_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO25_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO26_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO27_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO28_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO29_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO30_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO31_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO32_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO33_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO34_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO35_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO36_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO37_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO6_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO7_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO8_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/Primitives,2,0,0,0,0,10,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/Primitives,1,0,0,0,2,0,0,0,0,0,0
CAPE_inst_0/CAPE_DEFAULT_GPIOS_inst_0/Primitives,0,0,0,0,26,0,0,0,0,0,0
CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/Primitives,3,0,0,0,0,0,0,0,0,0,0
CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/Primitives,119,0,0,0,0,0,0,0,0,0,0
CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/Primitives,2,64,0,0,0,0,0,0,0,0,0
CAPE_inst_0/P8_GPIO_UPPER_0/Primitives,0,0,0,0,16,0,0,0,0,0,0
CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/Primitives,9,42,0,0,0,0,0,0,0,0,0
CAPE_inst_0/P9_GPIO_0/Primitives,0,0,0,0,7,0,0,0,0,0,0
CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/Primitives,135,389,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/Primitives,234,64,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/Primitives,56,1,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/Primitives,214,389,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/Primitives,150,64,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/Primitives,112,2,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/Primitives,213,389,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk5.genblk1.corepwm_timebase/Primitives,150,64,0,0,0,0,0,0,0,0,0
CAPE_inst_0/PWM_2/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/Primitives,112,2,0,0,0,0,0,0,0,0,0
CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/Primitives,1,16,0,0,0,0,0,0,0,0,0
CLOCKS_AND_RESETS_inst_0/FIC_1_RESET/CORERESET_0/Primitives,0,16,0,0,0,0,0,0,0,0,0
CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/Primitives,0,17,0,0,0,0,0,1,0,0,0
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/Primitives,0,0,0,0,0,0,0,4,1,0,0
CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/Primitives,0,0,0,0,0,0,0,1,0,0,0
CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/Primitives,0,0,0,0,0,0,0,1,0,0,0
CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/Primitives,0,0,0,0,0,0,0,1,1,0,0
CLOCKS_AND_RESETS_inst_0/Primitives,2,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/AXI_ADDRESS_SHIM_0/Primitives,2,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,53,100,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,56,106,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,79,152,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,14,22,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,56,100,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,59,106,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,85,152,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,80,148,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,14,22,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,89,28,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,87,28,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,1,0,0,0
M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/Primitives,1,0,0,0,0,0,0,0,0,2,1
M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/pcie_apblink_master_inst/Primitives,76,80,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,53,88,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,53,92,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,78,144,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,83,148,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,13,10,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,47,88,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,49,92,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,8,10,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,87,28,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,16,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,87,28,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,12,0,0,0,0,0,0,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,1,0,0,0
Primitives/Primitives,0,0,0,0,30,0,0,0,0,0,0
