{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717628703501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717628703501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 19:05:03 2024 " "Processing started: Wed Jun  5 19:05:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717628703501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628703501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab62_Verilog_HalfAdder -c MTran_Lab62_Verilog_HalfAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab62_Verilog_HalfAdder -c MTran_Lab62_Verilog_HalfAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628703501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717628703747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717628703747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab62_verilog_halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab62_verilog_halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab62_Verilog_HalfAdder " "Found entity 1: MTran_Lab62_Verilog_HalfAdder" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717628711821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab62_Verilog_HalfAdder " "Elaborating entity \"MTran_Lab62_Verilog_HalfAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717628711836 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sum MTran_Lab62_Verilog_HalfAdder.v(66) " "Verilog HDL Always Construct warning at MTran_Lab62_Verilog_HalfAdder.v(66): inferring latch(es) for variable \"Sum\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 MTran_Lab62_Verilog_HalfAdder.v(66) " "Verilog HDL Always Construct warning at MTran_Lab62_Verilog_HalfAdder.v(66): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Carry MTran_Lab62_Verilog_HalfAdder.v(66) " "Verilog HDL Always Construct warning at MTran_Lab62_Verilog_HalfAdder.v(66): inferring latch(es) for variable \"Carry\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 MTran_Lab62_Verilog_HalfAdder.v(66) " "Verilog HDL Always Construct warning at MTran_Lab62_Verilog_HalfAdder.v(66): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX1\[0\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX1\[1\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX1\[2\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX1\[3\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX1\[4\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX1\[5\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX1\[6\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[4\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Carry\[4\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[5\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Carry\[5\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[6\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Carry\[6\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[7\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Carry\[7\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX0\[0\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX0\[1\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX0\[2\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX0\[3\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX0\[4\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX0\[5\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"HEX0\[6\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[0\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Sum\[0\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[1\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Sum\[1\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[2\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Sum\[2\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[3\] MTran_Lab62_Verilog_HalfAdder.v(71) " "Inferred latch for \"Sum\[3\]\" at MTran_Lab62_Verilog_HalfAdder.v(71)" {  } { { "MTran_Lab62_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog_HalfAdder/MTran_Lab62_Verilog_HalfAdder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628711837 "|MTran_Lab62_Verilog_HalfAdder"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717628712244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717628712479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717628712479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717628712501 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717628712501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717628712501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717628712501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717628712525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 19:05:12 2024 " "Processing ended: Wed Jun  5 19:05:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717628712525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717628712525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717628712525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717628712525 ""}
