// Seed: 3862453187
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input supply0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wor id_3,
    output wire id_4
    , id_12,
    output tri0 id_5,
    output tri id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9,
    input tri1 id_10
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    output logic id_0,
    input  uwire id_1,
    input  tri0  id_2
);
  assign id_0 = 1;
  initial begin : LABEL_0
    id_0 <= 1;
  end
  buf primCall (id_0, id_2);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.type_5 = 0;
endmodule
