
---------- Begin Simulation Statistics ----------
final_tick                               560741401731500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41332                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880204                       # Number of bytes of host memory used
host_op_rate                                    92904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   241.94                       # Real time elapsed on the host
host_tick_rate                               30479467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007374                       # Number of seconds simulated
sim_ticks                                  7374281500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        160071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35107                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40196                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28172                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35107                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6935                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45686                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5115                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329262                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1554760                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468880                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14652854                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.533990                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.720891                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9981361     68.12%     68.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       678108      4.63%     72.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       821670      5.61%     78.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       263098      1.80%     80.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       565080      3.86%     84.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261149      1.78%     85.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       330952      2.26%     88.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       196676      1.34%     89.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1554760     10.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14652854                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.474854                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.474854                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10858098                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108077                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           745803                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2492198                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6069                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        611934                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786251                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367331                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45686                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084012                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13603094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472997                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12138                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003098                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1105281                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33287                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.710104                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14714444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.583758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.035471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11238994     76.38%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103537      0.70%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212521      1.44%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169878      1.15%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177987      1.21%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           142818      0.97%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218532      1.49%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72734      0.49%     83.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377443     16.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14714444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988996                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172598                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.568508                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10315779                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367331                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          337315                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789849                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418841                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042252                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7948448                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4647                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23133210                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3644205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6069                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3652961                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        30059                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       572618                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138696                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167234                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28922601                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22919595                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606095                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17529852                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.554024                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22962623                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21304527                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345016                       # number of integer regfile writes
system.switch_cpus.ipc                       0.678033                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.678033                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237308     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476923     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002397     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       764539      3.30%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94657      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7185516     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272834      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23137863                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22519212                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44093367                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21443624                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671178                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1045986                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045207                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             610      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       125146     11.96%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       264549     25.29%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88391      8.45%     45.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11555      1.10%     46.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       499762     47.78%     94.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55973      5.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1623487                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     17943280                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936189                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23137863                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          497                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       275009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14714444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.572459                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.453277                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9334604     63.44%     63.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       692790      4.71%     68.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       699544      4.75%     72.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       628661      4.27%     77.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       893173      6.07%     83.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       702830      4.78%     88.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       777257      5.28%     93.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       475062      3.23%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       510523      3.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14714444                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.568824                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084012                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23332                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95615                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10623510                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14748542                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4051106                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         201075                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1025300                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2338857                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         29459                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937116                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064320                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905942                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2816572                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4255136                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6069                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6815055                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514964                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040516                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167490                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3773724                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35977745                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954080                       # The number of ROB writes
system.switch_cpus.timesIdled                     367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          774                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222759                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            774                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27305                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48490                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23210                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23210                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61066                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       244347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       244347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 244347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84276                       # Request fanout histogram
system.membus.reqLayer2.occupancy           284324000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          466504750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7374281500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          120003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9689792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9722624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76465                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1747520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           188497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 187723     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    774      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             188497                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          151261000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167448000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           61                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        27695                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27756                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           61                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        27695                       # number of overall hits
system.l2.overall_hits::total                   27756                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          334                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        83937                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84276                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          334                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        83937                       # number of overall misses
system.l2.overall_misses::total                 84276                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     25876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8579652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8605528500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     25876000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8579652500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8605528500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112032                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112032                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.845570                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.751908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.752249                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.845570                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.751908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.752249                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77473.053892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102215.381774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102111.259433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77473.053892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102215.381774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102111.259433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27305                       # number of writebacks
system.l2.writebacks::total                     27305                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        83937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84271                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        83937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84271                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     22536000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7740282500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7762818500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     22536000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7740282500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7762818500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.845570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.751908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.752205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.845570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.751908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.752205                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67473.053892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92215.381774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92117.317939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67473.053892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92215.381774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92117.317939                       # average overall mshr miss latency
system.l2.replacements                          76465                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39768                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39768                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         7699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7699                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        23208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23210                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2297573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2297573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.750898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98999.181317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98990.650582                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        23208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2065493000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2065493000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.750898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.750849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88999.181317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88999.181317                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     25876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.845570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.846348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77473.053892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77011.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     22536000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22536000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.845570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.841310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67473.053892                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67473.053892                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        60729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6282079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6282079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.752295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.752298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103444.474633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103442.771283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        60729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5674789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5674789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.752295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93444.474633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93444.474633                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7757.898075                       # Cycle average of tags in use
system.l2.tags.total_refs                      202010                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.641862                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.157771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.018636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.694054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    18.235221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7701.792393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.940160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947009                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1180                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    530175                       # Number of tag accesses
system.l2.tags.data_accesses                   530175                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        21376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5371968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5393664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        21376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1747520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1747520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        83937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             26036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2898723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    728473411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             731415528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2898723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2916081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      236974951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236974951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      236974951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            26036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2898723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    728473411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            968390480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     83935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000125232250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1651                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172967                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84271                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27305                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84271                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27305                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1777                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2690102500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  421345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4270146250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31922.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50672.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84271                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.093591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.931873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.902900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68888     85.98%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6128      7.65%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3078      3.84%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1569      1.96%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          307      0.38%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      0.12%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.017565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.875059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.927995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1637     99.15%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      0.61%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1651                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.493341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1260     76.32%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.79%     77.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              301     18.23%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      3.94%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.67%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1651                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5393216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1745600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5393344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1747520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    731.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7374112500                       # Total gap between requests
system.mem_ctrls.avgGap                      66090.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        21376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5371840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1745600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2898723.082377585117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 728456053.650786161423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 236714587.041462957859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        83937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27305                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8807750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4261338500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 176053709000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26370.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50768.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6447672.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            300379800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            159651855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322478100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           74259720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3307904370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46093440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4792831365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.938759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     93376000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7034675000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271734120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144422520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           279202560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           68115780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3301172670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         51760800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4698472530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.143094                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    108195000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7019856000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7374271000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083607                       # number of overall hits
system.cpu.icache.overall_hits::total         1083618                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          405                       # number of overall misses
system.cpu.icache.overall_misses::total           407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     28050000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28050000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     28050000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28050000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084012                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084012                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000374                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000374                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69259.259259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68918.918919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69259.259259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68918.918919                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27121000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27121000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68660.759494                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68660.759494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68660.759494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68660.759494                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083618                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     28050000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28050000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69259.259259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68918.918919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 68660.759494                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68660.759494                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44768                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.931034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168447                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168447                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9283798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9283801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9297809                       # number of overall hits
system.cpu.dcache.overall_hits::total         9297812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163970                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       167335                       # number of overall misses
system.cpu.dcache.overall_misses::total        167338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12866515167                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12866515167                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12866515167                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12866515167                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9447768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9447774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9465144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9465150                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017355                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017356                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78468.714808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78467.279168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76890.759058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76889.380577                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1801941                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.601613                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39768                       # number of writebacks
system.cpu.dcache.writebacks::total             39768                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53617                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53617                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111632                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8932178167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8932178167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9044656167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9044656167                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011680                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011680                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011794                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011794                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80941.869881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80941.869881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81022.074020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81022.074020                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110611                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7063151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7063152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10408779000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10408779000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7196188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7196190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78239.730301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78239.142200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6505788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6505788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81889.434333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81889.434333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2457736167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2457736167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79453.533993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79448.397188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2426390167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2426390167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78506.169056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78506.169056                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14011                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14011                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3365                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3365                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.193658                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.193658                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    112478000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    112478000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87942.142299                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87942.142299                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741401731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013347                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8085718                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.100487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19041935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19041935                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560763992364500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57355                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900096                       # Number of bytes of host memory used
host_op_rate                                   128772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   697.41                       # Real time elapsed on the host
host_tick_rate                               32392313                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022591                       # Number of seconds simulated
sim_ticks                                 22590633000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       258661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        517543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       197737                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7782                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       228295                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       125678                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       197737                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        72059                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          270382                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28160                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4356                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112382                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1271278                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7936                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4640224                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1721444                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44849672                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.501222                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.696936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30782838     68.64%     68.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2081906      4.64%     73.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2480252      5.53%     78.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       813547      1.81%     80.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1690084      3.77%     84.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       784578      1.75%     86.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       992474      2.21%     88.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       583769      1.30%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4640224     10.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44849672                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.506042                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.506042                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      33418192                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69642733                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2276313                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7505640                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25088                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1852895                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23264709                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4841                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7111053                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1858                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              270382                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3288666                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              41681191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31686171                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1080                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50176                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005984                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3370454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       153838                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.701312                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     45078128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.559932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.017555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         34582891     76.72%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           315716      0.70%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           634029      1.41%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           516506      1.15%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           547287      1.21%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           435270      0.97%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           659330      1.46%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232750      0.52%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7154349     15.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     45078128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106674826                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56834444                       # number of floating regfile writes
system.switch_cpus.idleCycles                  103138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10256                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212183                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.538608                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30837810                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7111053                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          981381                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23286572                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281761                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69357738                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23726757                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26546                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69516274                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11500888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25088                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11526958                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        89447                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1707360                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          791                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       477539                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550651                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          791                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86739159                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68884008                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606343                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52593645                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.524614                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69025375                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64558968                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4730148                       # number of integer regfile writes
system.switch_cpus.ipc                       0.663992                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.663992                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137208      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10274412     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1976      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8733      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          794      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152218      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4997      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5133      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           77      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216435     23.32%     38.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860234     17.05%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2426827      3.49%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320135      0.46%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21307349     30.64%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6792313      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69542817                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66790084                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130785149                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63625609                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364659                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3106994                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044677                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14974      0.48%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            723      0.02%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       367175     11.82%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       780492     25.12%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         258291      8.31%     45.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37440      1.21%     46.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1479833     47.63%     94.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       167702      5.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5722519                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56490143                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5258399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7022311                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69345229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69542817                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2028457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4533                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1140306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     45078128                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.542718                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.436837                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28880060     64.07%     64.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2080338      4.61%     68.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2134807      4.74%     73.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1897324      4.21%     77.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2682110      5.95%     83.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2112366      4.69%     88.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2345887      5.20%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1426587      3.16%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1518649      3.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     45078128                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.539196                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3288846                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   250                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65807                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       304429                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23286572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31961487                       # number of misc regfile reads
system.switch_cpus.numCycles                 45181266                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12694829                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         475842                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3119600                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6533059                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         57041                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204286074                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69475776                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63160202                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8490984                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13558383                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25088                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20747516                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1935176                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106841455                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64442868                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          111                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           14                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11352763                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           14                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109043868                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138330226                       # The number of ROB writes
system.switch_cpus.timesIdled                    1274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678656                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3715                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22590633000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             183829                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93387                       # Transaction distribution
system.membus.trans_dist::CleanEvict           165274                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75053                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75053                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        183829                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       776425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       776425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 776425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22545216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22545216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22545216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            258882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  258882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              258882                       # Request fanout histogram
system.membus.reqLayer2.occupancy           936608000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1433531500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22590633000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22590633000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22590633000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22590633000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       217778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2007                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          380652                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2238                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       271552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29542144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29813696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          261227                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5976896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           600669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006191                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078442                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 596950     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3719      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             600669                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          465726000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505808998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3357499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22590633000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1075                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        79484                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80559                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1075                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        79484                       # number of overall hits
system.l2.overall_hits::total                   80559                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1161                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       257721                       # number of demand (read+write) misses
system.l2.demand_misses::total                 258882                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1161                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       257721                       # number of overall misses
system.l2.overall_misses::total                258882                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     96725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26477853500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26574578500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     96725000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26477853500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26574578500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337205                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339441                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337205                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339441                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.519231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.764286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.762672                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.519231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.764286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.762672                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83311.800172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102738.440018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102651.317975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83311.800172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102738.440018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102651.317975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               93387                       # number of writebacks
system.l2.writebacks::total                     93387                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       257721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            258882                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       257721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           258882                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     85115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23900643500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23985758500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     85115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23900643500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23985758500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.519231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.764286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.762672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.519231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.764286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.762672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73311.800172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92738.440018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92651.317975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73311.800172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92738.440018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92651.317975                       # average overall mshr miss latency
system.l2.replacements                         261225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       124391                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           124391                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       124391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       124391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2005                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2005                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2005                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2005                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1151                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1151                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        21793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21793                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        75053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75053                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7454390000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7454390000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.774973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.774973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99321.679347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99321.679347                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        75053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6703860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6703860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.774973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.774973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89321.679347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89321.679347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     96725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.519231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.519231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83311.800172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83311.800172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     85115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.519231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.519231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73311.800172                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73311.800172                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        57691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       182668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          182668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19023463500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19023463500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.759980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.759980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104142.288195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104142.288195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       182668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       182668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17196783500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17196783500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.759980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.759980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94142.288195                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94142.288195                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22590633000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      698146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    269417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.591321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.290388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    21.381091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8115.328521                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          967                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1618529                       # Number of tag accesses
system.l2.tags.data_accesses                  1618529                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22590633000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        74304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16494144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16568448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        74304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         74304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5976768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5976768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       257721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        93387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3289151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    730131998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             733421148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3289151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3289151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      264568416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            264568416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      264568416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3289151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    730131998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            997989565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     93387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    257495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000115970500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              541411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87897                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93387                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93387                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8407481500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1293280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13257281500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32504.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51254.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34165                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93387                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  143508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       248958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.497128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.883428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.626633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       211259     84.86%     84.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20628      8.29%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11164      4.48%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4651      1.87%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          844      0.34%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          280      0.11%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           69      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       248958                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.957711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.623039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.469758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              9      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            24      0.43%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           338      6.01%      6.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1327     23.58%     30.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1665     29.58%     59.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1201     21.34%     81.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           761     13.52%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           207      3.68%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            43      0.76%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            23      0.41%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            16      0.28%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5628                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.593284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4138     73.53%     73.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.85%     75.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1039     18.46%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              244      4.34%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               90      1.60%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5628                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16553984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5976768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16568448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5976768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       732.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       264.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    733.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    264.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22590344000                       # Total gap between requests
system.mem_ctrls.avgGap                      64128.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        74304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16479680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5976768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3289150.861775320955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 729491732.259118199348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 264568416.475979238749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       257721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        93387                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     37323750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13219957750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 550551266250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32147.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51295.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5895373.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            956474400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            508355430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1006490100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          254856060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1783070640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10138680630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        136966560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14784893820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.470099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    273970250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    754260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21562402750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            821171400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            436440180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           840313740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          232624080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1783070640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10095773880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        173098560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14382492480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.657347                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    369020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    754260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21467353000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29964904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369759                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369759                       # number of overall hits
system.cpu.icache.overall_hits::total         4369770                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2920                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2918                       # number of overall misses
system.cpu.icache.overall_misses::total          2920                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    154899999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154899999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    154899999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154899999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372690                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53084.303975                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53047.944863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53084.303975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53047.944863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          647                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2123                       # number of writebacks
system.cpu.icache.writebacks::total              2123                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2633                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2633                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2633                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2633                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    138586499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    138586499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    138586499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138586499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52634.447019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52634.447019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52634.447019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52634.447019                       # average overall mshr miss latency
system.cpu.icache.replacements                   2123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369759                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369770                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2920                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    154899999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154899999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53084.303975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53047.944863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    138586499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    138586499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52634.447019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52634.447019                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2635                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1659.356736                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020387                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748015                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748015                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37021352                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37021355                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37080539                       # number of overall hits
system.cpu.dcache.overall_hits::total        37080542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       658235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         658238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       672578                       # number of overall misses
system.cpu.dcache.overall_misses::total        672581                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52245092924                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52245092924                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52245092924                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52245092924                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37679587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37679593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37753117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37753123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017815                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79371.490310                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79371.128564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77678.860926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77678.514445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7557891                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            122407                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.743944                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164159                       # number of writebacks
system.cpu.dcache.writebacks::total            164159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       214837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       214837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       214837                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       214837                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448838                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36403772924                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36403772924                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36885075924                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36885075924                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011889                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011889                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82101.797762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82101.797762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82179.039930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82179.039930                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28166493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28166494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       530377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        530378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41856555000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41856555000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28696870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28696872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78918.495712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78918.346915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       214733                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       214733                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26144819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26144819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82830.083892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82830.083892                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10388537924                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10388537924                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81250.589904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81249.318974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127754                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127754                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10258953924                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10258953924                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80302.408723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80302.408723                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        59187                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         59187                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14343                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14343                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73530                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73530                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.195063                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.195063                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    481303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    481303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073983                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073983                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88474.816176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88474.816176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560763992364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.054599                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37529383                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.614168                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.054597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75955086                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75955086                       # Number of data accesses

---------- End Simulation Statistics   ----------
