Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 20 17:35:01 2022
| Host         : delltower5810 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file CLRX_wrapper_control_sets_placed.rpt
| Design       : CLRX_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   710 |
|    Minimum number of control sets                        |   710 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1704 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   710 |
| >= 0 to < 4        |    50 |
| >= 4 to < 6        |   149 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    53 |
| >= 14 to < 16      |    21 |
| >= 16              |   335 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2866 |          856 |
| No           | No                    | Yes                    |             442 |          154 |
| No           | Yes                   | No                     |            1539 |          552 |
| Yes          | No                    | No                     |            4688 |         1291 |
| Yes          | No                    | Yes                    |             300 |           75 |
| Yes          | Yes                   | No                     |            5333 |         1902 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                   Clock Signal                                                   |                                                                                                                            Enable Signal                                                                                                                            |                                                                                                               Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                        | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                             |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                       |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                 |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                        |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                          | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                        |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                        | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_9[0]                                                                                                    | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                        |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]      |                1 |              1 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                            |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rst_ff0_i_1_n_0                                                                                                                                                                                 |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |
|  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/DNA_i/FSM_sequential_NEXT_STATE_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                 |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rst_ff0_i_1_n_0                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                            |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                            |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                            |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/reset                                                                                                                                    |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset__0                                                                                                                            |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                             |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                      |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                        |                                                                                                                                                                                                                                             |                1 |              2 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rst_ff0_i_1_n_0                                                                                                                                                                                 |                1 |              2 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]     |                2 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]     |                1 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i         |                1 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                        |                                                                                                                                                                                                                                             |                1 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                1 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                             |                3 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]     |                2 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                             |                1 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                             |                                                                                                                                                                                                                                             |                3 |              3 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                              | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                          |                                                                                                                                                                                                                                             |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                      |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                             |                3 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                                                                                   | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                  | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                     |                                                                                                                                                                                                                                             |                4 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                 |                3 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                             |                4 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                  | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                 |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                    | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[9][0]                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                 |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                             |                3 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[33][0]                                                                              | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                 |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                             |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[17][0]                                                                              | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                 |                4 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                             |                4 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                 |                3 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                             |                3 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[25][0]                                                                              | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                             |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/LOCKED_x_0[0]                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter0                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/LOCKED_x_2[0]                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]                                                                                                                                                              |                2 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0                                                                                                                                        |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                      |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                   | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                           |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                     |                                                                                                                                                                                                                                             |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                             |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/LOCKED_x_1[0]                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                              | CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                      |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state[3]_i_1__0_n_0                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/frame_low_cnt[3]_i_1__0_n_0                                                                                                                                                                   | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rst_y                                                                                                                                                                                           |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/LOCKED_y_0                                                                                                                                                                 |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|                                                                                                                  |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Z/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                1 |              4 |
|                                                                                                                  |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Z/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                      |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                 | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0                                                                                                                                        |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                      |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                        | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                         | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                        |                2 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_state[3]_i_1_n_0                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/frame_low_cnt[3]_i_1_n_0                                                                                                                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rst_x                                                                                                                                                                                           |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                             |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/LOCKED_x_0                                                                                                                                                                 |                1 |              4 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/E[0]                                                                                                                                                                                                 | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                       | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                        |                                                                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                      |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                       | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                                    | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/E[0]                                                                                                                                                                                                 | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                             |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[32][0]                                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                  |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[48][0]                                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                  | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                             |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[24][0]                                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                     |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                               | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                3 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/LOCKED_y_0[0]                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/LOCKED_y_2[0]                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter0                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/LOCKED_y_1[0]                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]                                                                                                                                                              |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                               | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                2 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                              | CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                      |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                              |                1 |              4 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                              | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                1 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                             |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                             |                1 |              5 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rtap_max[4]_i_1__0_n_0                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                1 |              5 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rtap_min[4]_i_1__0_n_0                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                1 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                3 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                             |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                4 |              5 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/sel                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                1 |              5 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/clk_tap[4]_i_1__0_n_0                                                                                                                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              5 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                1 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Z/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                2 |              5 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap[4]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                             |                1 |              5 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/sel                                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                1 |              5 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rtap_max[4]_i_1_n_0                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              5 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rtap_min[4]_i_1_n_0                                                                                                                                                                        | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                1 |              5 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                1 |              5 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                2 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                4 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                       |                1 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                  |                2 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                        | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                  |                2 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | CLRX_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                 |                2 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                               |                3 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                               |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                |                1 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                       |                2 |              6 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_cnt_loop[5]_i_1__0_n_0                                                                                                                                                                 | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                         |                2 |              6 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_cnt_loop[5]_i_1_n_0                                                                                                                                                                    | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/DNA_i/SFT_cnt                                                                                                                                                                                      |                                                                                                                                                                                                                                             |                2 |              6 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                         | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                  |                3 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                 | CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                         |                1 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                 | CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                         |                2 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                        | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                      |                2 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                        | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                      |                2 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                   |                                                                                                                                                                                                                                             |                3 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                   | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                 |                4 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                2 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[11]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                             |                4 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                                           |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                 |                3 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                2 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                             |                2 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                                           |                3 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | CLRX_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                               |                1 |              7 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                      | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                |                1 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                              | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                        | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                4 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                              | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                             |                1 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                      |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                              |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                      |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                              | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                5 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                             |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                              | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                              | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                        | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                1 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                  | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                          |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                 | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                          |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                4 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                   |                                                                                                                                                                                                                                             |                1 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                             |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                             |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                        |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                   |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[23]_i_1_n_0                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                          |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                               |                1 |              8 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/range_cnt[7]_i_1__0_n_0                                                                                                                                                                    | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              8 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/loop[7]_i_1__0_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                      |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                      |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                      |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Z/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Z/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                        |                2 |              8 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/loop[7]_i_1_n_0                                                                                                                                                                            | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                4 |              8 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/range_cnt[7]_i_1_n_0                                                                                                                                                                       | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                2 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                      |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                             |                3 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                      |                4 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                             |                1 |              8 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                     | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                2 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                             |                2 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                3 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/waddr                                                                                                                                                                                           |                                                                                                                                                                                                                                             |                3 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                  | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                      |                2 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                     | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                3 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0] |                2 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                3 |              9 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                3 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                             | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                           |                3 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                4 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                4 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                      |                3 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                4 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                            |                4 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                     | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | CLRX_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                      |                3 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                2 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                               |                3 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                6 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             10 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                         |                                                                                                                                                                                                                                             |                2 |             11 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                6 |             11 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                3 |             11 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                      |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                             |                5 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                       | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                5 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                            | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                5 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                             | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                        | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                7 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                             |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                4 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                            | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                  |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                             |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                      |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                 | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                3 |             12 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                 |                                                                                                                                                                                                                                             |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                             |                5 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                4 |             12 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                             |                5 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                          |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                             |                5 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                             |                3 |             12 |
|                                                                                                                  |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |                4 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                         | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                          | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                4 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                             |                4 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                             |                3 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                             |                6 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                2 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__10_n_0                                                                                                                                     |                                                                                                                                                                                                                                             |                4 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             12 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                             |                4 |             13 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref                                                                                                                                                                                | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_9[0]                                                                                                    |                                                                                                                                                                                                                                             |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                             |                3 |             13 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/avg_tap_ref                                                                                                                                                                                | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]      |                5 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                     |                6 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                             |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                             |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                             |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                             |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                      | CLRX_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                           |                4 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                             |                3 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                2 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                             |                3 |             13 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                             |                4 |             13 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]                                                                                                                                                              |                6 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                2 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                   | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |                7 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                2 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                2 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                3 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                3 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                4 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             14 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]                                                                                                                                                              |                5 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                2 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__7_n_0                                                                                                                                       |                                                                                                                                                                                                                                             |                7 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                                                                       |                                                                                                                                                                                                                                             |                5 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                                                                       |                                                                                                                                                                                                                                             |                3 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__3_n_0                                                                                                                                       |                                                                                                                                                                                                                                             |                4 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                2 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                             |                8 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                2 |             14 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                             |                9 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                   |                                                                                                                                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                             |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                            |                2 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                   |                                                                                                                                                                                                                                             |                6 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                7 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                             |                8 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                     |                                                                                                                                                                                                                                             |                9 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                           |                                                                                                                                                                                                                                             |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                8 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                6 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                6 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                    |                                                                                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                            |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                5 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           |                                                                                                                                                                                                                                             |                7 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                      |                5 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]            |                                                                                                                                                                                                                                             |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                             |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                5 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                               | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                5 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                7 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[10]_0[0]                                                                                                                                                                       | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/gdvld.data_valid_std_reg                                                                                                                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/sys_rst_reg_0                                                                                                                                                         |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/data_valid                                                                                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/sys_rst_reg                                                                                                                                                           |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[23]_i_1_n_0                                                                                                             |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                            |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                            |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/gdvld.data_valid_std_reg                                                                                                                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/sys_rst_reg_0                                                                                                                                                         |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/data_valid                                                                                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/sys_rst_reg                                                                                                                                                           |                4 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                      |                2 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                 |                9 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[10]_0[0]                                                                                                                                                                       | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                6 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                   |                                                                                                                                                                                                                                             |                5 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                6 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                               |                                                                                                                                                                                                                                             |                7 |             16 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                   |                8 |             17 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                               |                4 |             17 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                5 |             17 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                      |                7 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                  | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                5 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                          |                7 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                  |                9 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                      |                3 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                3 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[10][0]                                                                                                                                                                         |                                                                                                                                                                                                                                             |                3 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                  | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                6 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[10][0]                                                                                                                                                                         |                                                                                                                                                                                                                                             |                3 |             18 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                             |                5 |             21 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                      |                                                                                                                                                                                                                                             |                5 |             21 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                6 |             21 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                5 |             21 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |               10 |             22 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                            |               19 |             22 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |               14 |             22 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |                9 |             22 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             22 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                6 |             23 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                6 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                             |                3 |             24 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | CLRX_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                           |                5 |             24 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                             |                3 |             24 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[23]_i_1_n_0                                                                                                                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                            |                6 |             24 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                           | CLRX_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                               |                6 |             24 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                             |                3 |             24 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |               12 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |                8 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |                7 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                      |               10 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                7 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |                6 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |               10 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                9 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |               10 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |                8 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |                8 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |                5 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |                9 |             25 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |               11 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |               11 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[9][0]                                                                                                                                                                          |                                                                                                                                                                                                                                             |                5 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |               12 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |               13 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |               10 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |               11 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |               11 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                             |               12 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                             |               11 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[9][0]                                                                                                                                                                          |                                                                                                                                                                                                                                             |                7 |             26 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                      |                                                                                                                                                                                                                                             |                4 |             27 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                             |                4 |             27 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |               12 |             27 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             28 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             28 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                             |                5 |             28 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             28 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                             |                7 |             28 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                             |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                4 |             28 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                     |                4 |             28 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                7 |             29 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                          |                9 |             29 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                4 |             29 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                7 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                      |                9 |             31 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                7 |             31 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                6 |             31 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                               |                7 |             31 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out10_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_2[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep[0]                                                                                                                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               17 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                7 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                             |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                             |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_0[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out11_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out12_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out13_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                             |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/ar_hs                                                                                                                                                                                           |                                                                                                                                                                                                                                             |               23 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/p_0_in0                                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_1[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_3[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               17 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_4[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_5[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               16 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                 |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep[0]                                                                                                                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_0[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               16 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                 |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                            |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                        |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               19 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out18_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                             |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                             |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out6_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out5_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               12 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out4_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out3_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               12 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                             |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out20_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out1_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out19_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                5 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out17_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               12 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out7_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                             |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                             |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out16_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                             |                7 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out15_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out14_V[31]_i_1_n_0                                                                                                                                                                         | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out8_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                             |                7 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_GPIO/YV_GPIO_s_axi_U/int_out9_V[31]_i_1_n_0                                                                                                                                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                             |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_4[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                5 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_1[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_0[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep[0]                                                                                                                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_1[0]                                                                                                                                                                    | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               12 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               17 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_5[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               20 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                             |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                          | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               17 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_3[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_1[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_0[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_2[0]                                                                                                                                                                    | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               17 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep[0]                                                                                                                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               21 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               17 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                           |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | CLRX_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                           |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_8[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               14 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_9[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               14 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                                          | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_7[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               20 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_6[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_5[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_4[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               17 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               16 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                          | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               21 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                     | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               14 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                          | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_10[0]                                                                                                                                                                       | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               20 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               20 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               20 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                        | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               16 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                               | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                7 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                          | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               14 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               11 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |                8 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               14 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                             |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                             |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                             |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                              | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                5 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                6 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_4[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                             |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                                          | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               16 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_9[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               16 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_5[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               20 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_8[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               14 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_7[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               10 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_10[0]                                                                                                                                                                       | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               13 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               15 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                             |                9 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_6[0]                                                                                                                                                                        | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                          |               18 |             32 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                              | CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |               14 |             33 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                             |                9 |             33 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                             |               10 |             33 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                              | CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |               10 |             33 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                  |                9 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                 |                9 |             34 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                     |                7 |             35 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                            |               13 |             35 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                             |                8 |             36 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             36 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                  | CLRX_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                     |                9 |             36 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                         |                5 |             36 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                 |                                                                                                                                                                                                                                             |               19 |             36 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                9 |             37 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                             | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                             |               13 |             37 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                      |                                                                                                                                                                                                                                             |                7 |             37 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                             |                7 |             37 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rst_x                                                                                                                                                                                           |               12 |             38 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rst_y                                                                                                                                                                                           |               14 |             38 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          |                                                                                                                                                                                                                                             |                5 |             40 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          |                                                                                                                                                                                                                                             |                5 |             40 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                8 |             41 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |               12 |             41 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |               13 |             41 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                             |                6 |             43 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                             |               11 |             44 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                           |               11 |             44 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_4[0]                                                                                                    |                                                                                                                                                                                                                                             |                7 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                             |               10 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |                9 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                             |               12 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                7 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |               12 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |               11 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                             |               12 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                      |                                                                                                                                                                                                                                             |               10 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                8 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |               10 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                    |                                                                                                                                                                                                                                             |                9 |             45 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                      |                8 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |                9 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |               10 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                           |               14 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                             |               10 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                             |               10 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                    |                                                                                                                                                                                                                                             |               11 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                             |               11 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                             |               10 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                    |                                                                                                                                                                                                                                             |               10 |             46 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                                             |               22 |             47 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |               15 |             47 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                            |               14 |             48 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                             |                9 |             49 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |               10 |             49 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                             |               12 |             49 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |               21 |             54 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              |                                                                                                                                                                                                                                             |                7 |             56 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                                | CLRX_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                           |               12 |             57 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |               15 |             58 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | CLRX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                  |               17 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               29 |             63 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/DNA_i/SHIFT                                                                                                                                                                                        |                                                                                                                                                                                                                                             |               12 |             64 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |               33 |             70 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               32 |             91 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               28 |             91 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               25 |            103 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset                                                                                                                                                           |               35 |            105 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                          |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset                                                                                                                                                           |               37 |            105 |
|  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               16 |            120 |
|  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3                                                          |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |               20 |            120 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |               42 |            148 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     | CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/sys_rst                                                                                                                                                                                         |               71 |            261 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            |                                                                                                                                                                                                                                             |               75 |            353 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      | CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            |                                                                                                                                                                                                                                             |               76 |            353 |
|  CLRX_i/processing_system7_0/inst/FCLK_CLK0                                                                      |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                             |              747 |           2695 |
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


