* Z:\mnt\design.r\spice\examples\7851-1.asc
R1 0 N008 30.9K
V1 N003 0 5
XU2 MP_01 MP_02 N007 N005 N012 0 N011 N003 N003 N004 LTC4449
D1 N003 N004 CMDSH2-3
M1 IN N007 N005 N005 Si4408DY
M2 N005 N012 0 0 Si4408DY
C1 N005 N004 .1µ
L1 N005 OUT .25µ Rser=.3m
C2 OUT 0 220µ x15
R3 OUT 0 10m
R5 N016 0 15K
C4 N016 N015 2.2n Rser=4.02K Cpar=100p
C5 0 N021 100p
XU3 MP_03 MP_04 N006 N001 N009 0 N010 N003 N003 N002 LTC4449
D2 N003 N002 CMDSH2-3
M3 IN N006 N001 N001 Si4408DY
M4 N001 N009 0 0 Si4408DY
C6 N001 N002 .1µ
XU4 MP_05 MP_06 N022 N017 N024 0 N025 N003 N003 N018 LTC4449
D3 N003 N018 CMDSH2-3
M5 IN N022 N017 N017 Si4408DY
M6 N017 N024 0 0 Si4408DY
C8 N017 N018 .1µ
XU5 MP_07 MP_08 N023 N020 N027 0 N026 N003 N003 N019 LTC4449
D4 N003 N019 CMDSH2-3
M7 IN N023 N020 N020 Si4408DY
M8 N020 N027 0 0 Si4408DY
C10 N020 N019 .1µ
R8 N031 0 42.2K
V2 IN 0 12
R9 OUT N016 10K
C3 OUT N016 3.3n Rser=332
C12 N014 OUT .22µ
L4 N020 OUT .25µ Rser=.3m
C13 N029 OUT .22µ
L2 N001 OUT .25µ Rser=.3m
C14 N013 OUT .22µ
L3 N017 OUT .25µ Rser=.3m
R10 N028 N017 3.57K
C7 N028 OUT .22µ
R6 N029 N020 3.57K
R11 N014 N005 3.57K
R2 N013 N001 3.57K
XU1 N015 NC_09 NC_10 NC_11 MP_12 NC_13 NC_14 NC_15 N015 N003 N003 N003 N015 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 N015 N003 N030 NC_22 N025 NC_23 N010 NC_24 NC_25 N031 N021 N028 OUT OUT N013 N021 N031 N030 NC_26 IN N030 N031 N021 N029 OUT OUT N014 N021 N031 NC_27 N026 NC_28 N011 NC_29 NC_30 NC_31 N008 N030 N016 0 LTC7851-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .55m startup
.lib LTC4449.sub
.lib LTC7851-1.sub
.backanno
.end
