// Seed: 4052250205
module module_0;
  assign id_1[1] = id_1;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    output logic id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input logic id_7,
    input supply0 id_8,
    output wand id_9,
    input wor id_10,
    output tri id_11
);
  assign id_9 = 1;
  wire  id_13;
  uwire id_14;
  assign id_14 = 1'b0 * 1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_2 <= "" ? id_7 : 1;
  end
endmodule
