// Seed: 3370383282
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  always @(negedge 1) begin
    id_2 = id_2;
  end
  logic id_2;
  assign id_1 = 0;
endmodule
