Design Entry;SmartDesign Check||(null)||'SF2_MSS_sys_sb' was generated successfully||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'SF2_MSS_sys' was generated successfully||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:SF2_MSS_sys
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/83||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/84||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/85||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/86||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/90||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD434 ||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/92||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD434 ||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/93||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en_i. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/104||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/443
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/108||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/109||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/111||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/54
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/114||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/115||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/414
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/116||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/399
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/117||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/367
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/118||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/119||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/120||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/121||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/122||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/245
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/124||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/125||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/126||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/128||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/129||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/130||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/131||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/132||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/133||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/134||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/135||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/136||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/137||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/138||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/139||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/140||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/141||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/142||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/144||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/145||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/146||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/147||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/148||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/149||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/150||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/151||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/152||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/153||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/154||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/155||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/156||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/157||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/158||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/159||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/160||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/161||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/162||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/163||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/164||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/165||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/166||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/167||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/168||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/169||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/170||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/171||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/172||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/173||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/174||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal prdata_tach is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/177||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CD638 ||@W:Signal pwm_stretch_value_int is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/178||corepwm.vhd(295);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/295
Implementation;Synthesis|| CD638 ||@W:Signal tach_edge is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/179||corepwm.vhd(296);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/296
Implementation;Synthesis|| CD638 ||@W:Signal tachint_mask is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/180||corepwm.vhd(297);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/297
Implementation;Synthesis|| CD638 ||@W:Signal tachprescale is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/181||corepwm.vhd(298);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/298
Implementation;Synthesis|| CD638 ||@W:Signal tachirqmask is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/182||corepwm.vhd(300);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/300
Implementation;Synthesis|| CD638 ||@W:Signal tachmode is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/183||corepwm.vhd(301);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/301
Implementation;Synthesis|| CD638 ||@W:Signal tachstatus is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/184||corepwm.vhd(302);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/302
Implementation;Synthesis|| CD638 ||@W:Signal tach_prescale_cnt is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/185||corepwm.vhd(303);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/303
Implementation;Synthesis|| CD638 ||@W:Signal tach_prescale_value is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/186||corepwm.vhd(304);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/304
Implementation;Synthesis|| CD638 ||@W:Signal prescale_decode_value is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/187||corepwm.vhd(305);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/305
Implementation;Synthesis|| CD638 ||@W:Signal tach_cnt_clk is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/188||corepwm.vhd(306);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/306
Implementation;Synthesis|| CD638 ||@W:Signal tachpulsedur is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/189||corepwm.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal update_status is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/190||corepwm.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal status_clear is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/191||corepwm.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal acc is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/193||pwm_gen.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd'/linenumber/53
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||SF2_MSS_sys.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/199||reg_if.vhd(520);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/520
Implementation;Synthesis|| CG290 ||@W:Referenced variable pwm_stretch is not in sensitivity list.||SF2_MSS_sys.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/200||reg_if.vhd(556);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/556
Implementation;Synthesis|| CD796 ||@W:Bit 8 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/201||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 9 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/202||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 10 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/203||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 11 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/204||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 12 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/205||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 13 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/206||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 14 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/207||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 15 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/208||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_enable_reg_5(16 downto 1). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/210||reg_if.vhd(245);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/245
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_70(128 downto 113). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/211||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_70(128 downto 113). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/212||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_61(112 downto 97). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/213||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_61(112 downto 97). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/214||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_52(96 downto 81). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/215||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_52(96 downto 81). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/216||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_43(80 downto 65). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/217||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_43(80 downto 65). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/218||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_34(64 downto 49). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/219||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_34(64 downto 49). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/220||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_25(48 downto 33). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/221||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_25(48 downto 33). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/222||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_16(32 downto 17). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/223||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_16(32 downto 17). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/224||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_7(16 downto 1). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/225||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_7(16 downto 1). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/226||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register psh_enable_reg2_6(16 downto 9). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/227||reg_if.vhd(111);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/111
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/229||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/230||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/231||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/232||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/233||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/234||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/235||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/236||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/237||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/238||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/239||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/240||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/241||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/242||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/243||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/244||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL240 ||@W:Signal TACHINT is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/245||corepwm.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/262||coregpio.vhd(968);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd'/linenumber/968
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/266||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/267||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/324||coregpio.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd'/linenumber/174
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/325||corepwm.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/180
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/328||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/329||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/330||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/331||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(4 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/423||CoreUARTapb.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/83
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance SF2_MSS_sys_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/495||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/504||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/505||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/506||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/507||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/508||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/509||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/510||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/511||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/512||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/513||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/514||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/515||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/516||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/517||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/518||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M which controls 1 sequential elements including SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||SF2_MSS_sys.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/598||sf2_mss_sys_sb_mss.vhd(738);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\work\sf2_mss_sys_sb_mss\sf2_mss_sys_sb_mss.vhd'/linenumber/738
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys_cck.rpt" .||SF2_MSS_sys.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/623||null;null
Implementation;Synthesis|| FA239 ||@W:ROM CoreAPB3_0.iPSELS_raw_6[2:0] (in view: work.SF2_MSS_sys_sb(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||SF2_MSS_sys.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/675||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis|| FA239 ||@W:ROM CoreAPB3_0.iPSELS_raw_6[2:0] (in view: work.SF2_MSS_sys_sb(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||SF2_MSS_sys.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/676||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis|| FX107 ||@W:RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.CoreGPIO(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SF2_MSS_sys.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/682||coregpio.vhd(521);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd'/linenumber/521
Implementation;Synthesis|| BN132 ||@W:Removing instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/729||rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd'/linenumber/241
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||SF2_MSS_sys.srr(819);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/819||sf2_mss_sys_sb_ccc_0_fccc.vhd(110);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\digikeyboard\component\work\sf2_mss_sys_sb\ccc_0\sf2_mss_sys_sb_ccc_0_fccc.vhd'/linenumber/110
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M with period 10.00ns. Please declare a user-defined clock on object "p:SPI_0_CLK_F2M"||SF2_MSS_sys.srr(820);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/820||null;null
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.ddr_settled SF2_MSS_sys_sb_0.CORERESETP_0.count_ddr_enable SF2_MSS_sys_sb_0.CORERESETP_0.release_sdif*_core SF2_MSS_sys_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(990);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/990||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'c:/users/hiperwall/desktop/digikeyboard/designer/sf2_mss_sys/synthesis.fdc'/linenumber/10
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(991);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/991||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'c:/users/hiperwall/desktop/digikeyboard/designer/sf2_mss_sys/synthesis.fdc'/linenumber/11
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(992);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/992||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'c:/users/hiperwall/desktop/digikeyboard/designer/sf2_mss_sys/synthesis.fdc'/linenumber/12
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG1_DONE SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG2_DONE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PSEL SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PWRITE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PRDATA[*] SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_RESET_F2M SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_M3_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(993);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\DigiKeyBoard\synthesis\SF2_MSS_sys.srr'/linenumber/993||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'c:/users/hiperwall/desktop/digikeyboard/designer/sf2_mss_sys/synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:SF2_MSS_sys
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||SF2_MSS_sys_layout_log.log;liberoaction://open_report/file/SF2_MSS_sys_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:SF2_MSS_sys
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||SF2_MSS_sys_generateBitstream.log;liberoaction://open_report/file/SF2_MSS_sys_generateBitstream.log||(null);(null)
