// Seed: 2043080200
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  inout wire id_40;
  inout wire id_39;
  inout wire id_38;
  inout wire id_37;
  input wire id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  output wire id_32;
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  assign module_1.id_1 = 0;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_41;
endmodule
module module_1 #(
    parameter id_11 = 32'd64,
    parameter id_14 = 32'd43,
    parameter id_3  = 32'd50
) (
    input tri1 id_0,
    input uwire id_1,
    output wor id_2,
    input wor _id_3,
    input supply1 id_4,
    output wand id_5,
    input wor id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input wor _id_11,
    output uwire id_12
);
  wire _id_14;
  logic [7:0] id_15;
  assign id_15[id_3] = id_15;
  wire [id_11 : id_14] id_16;
  parameter id_17 = 1;
  module_0 modCall_1 (
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17
  );
  wire [-1 : 1] id_18;
endmodule
