ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"Clock_3.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 9C010000 		.text
  20      02005F00 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.Clock_3_Start,"ax",%progbits
  24              		.align	2
  25              		.global	Clock_3_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	Clock_3_Start, %function
  29              	Clock_3_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\Clock_3.c"
   1:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/Clock_3.c **** * File Name: Clock_3.c
   3:.\Generated_Source\PSoC5/Clock_3.c **** * Version 2.0
   4:.\Generated_Source\PSoC5/Clock_3.c **** *
   5:.\Generated_Source\PSoC5/Clock_3.c **** *  Description:
   6:.\Generated_Source\PSoC5/Clock_3.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/Clock_3.c **** *
   8:.\Generated_Source\PSoC5/Clock_3.c **** *  Note:
   9:.\Generated_Source\PSoC5/Clock_3.c **** *
  10:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/Clock_3.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/Clock_3.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/Clock_3.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/Clock_3.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/Clock_3.c **** 
  17:.\Generated_Source\PSoC5/Clock_3.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/Clock_3.c **** #include "Clock_3.h"
  19:.\Generated_Source\PSoC5/Clock_3.c **** 
  20:.\Generated_Source\PSoC5/Clock_3.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/Clock_3.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/Clock_3.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 2


  23:.\Generated_Source\PSoC5/Clock_3.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/Clock_3.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/Clock_3.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/Clock_3.c **** 
  27:.\Generated_Source\PSoC5/Clock_3.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/Clock_3.c **** 
  29:.\Generated_Source\PSoC5/Clock_3.c **** 
  30:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_Start
  32:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/Clock_3.c **** *
  34:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
  35:.\Generated_Source\PSoC5/Clock_3.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/Clock_3.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/Clock_3.c **** *
  38:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
  39:.\Generated_Source\PSoC5/Clock_3.c **** *  None
  40:.\Generated_Source\PSoC5/Clock_3.c **** *
  41:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
  42:.\Generated_Source\PSoC5/Clock_3.c **** *  None
  43:.\Generated_Source\PSoC5/Clock_3.c **** *
  44:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_Start(void) 
  46:.\Generated_Source\PSoC5/Clock_3.c **** {
  32              		.loc 1 46 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/Clock_3.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/Clock_3.c ****     Clock_3_CLKEN |= Clock_3_CLKEN_MASK;
  44              		.loc 1 48 0
  45 0004 44F2A133 		movw	r3, #:lower16:1073759137
  46 0008 C4F20003 		movt	r3, #:upper16:1073759137
  47 000c 44F2A132 		movw	r2, #:lower16:1073759137
  48 0010 C4F20002 		movt	r2, #:upper16:1073759137
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00202 		orr	r2, r2, #2
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  49:.\Generated_Source\PSoC5/Clock_3.c **** 	Clock_3_CLKSTBY |= Clock_3_CLKSTBY_MASK;
  54              		.loc 1 49 0
  55 0020 44F2B133 		movw	r3, #:lower16:1073759153
  56 0024 C4F20003 		movt	r3, #:upper16:1073759153
  57 0028 44F2B132 		movw	r2, #:lower16:1073759153
  58 002c C4F20002 		movt	r2, #:upper16:1073759153
  59 0030 1278     		ldrb	r2, [r2, #0]
  60 0032 D2B2     		uxtb	r2, r2
  61 0034 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 3


  62 0038 D2B2     		uxtb	r2, r2
  63 003a 1A70     		strb	r2, [r3, #0]
  50:.\Generated_Source\PSoC5/Clock_3.c **** }
  64              		.loc 1 50 0
  65 003c BD46     		mov	sp, r7
  66 003e 80BC     		pop	{r7}
  67 0040 7047     		bx	lr
  68              		.cfi_endproc
  69              	.LFE0:
  70              		.size	Clock_3_Start, .-Clock_3_Start
  71 0042 00BF     		.section	.text.Clock_3_Stop,"ax",%progbits
  72              		.align	2
  73              		.global	Clock_3_Stop
  74              		.thumb
  75              		.thumb_func
  76              		.type	Clock_3_Stop, %function
  77              	Clock_3_Stop:
  78              	.LFB1:
  51:.\Generated_Source\PSoC5/Clock_3.c **** 
  52:.\Generated_Source\PSoC5/Clock_3.c **** 
  53:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_Stop
  55:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/Clock_3.c **** *
  57:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
  58:.\Generated_Source\PSoC5/Clock_3.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/Clock_3.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/Clock_3.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/Clock_3.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/Clock_3.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/Clock_3.c **** *
  64:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
  65:.\Generated_Source\PSoC5/Clock_3.c **** *  None
  66:.\Generated_Source\PSoC5/Clock_3.c **** *
  67:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
  68:.\Generated_Source\PSoC5/Clock_3.c **** *  None
  69:.\Generated_Source\PSoC5/Clock_3.c **** *
  70:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_Stop(void) 
  72:.\Generated_Source\PSoC5/Clock_3.c **** {
  79              		.loc 1 72 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 1, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84 0000 80B4     		push	{r7}
  85              	.LCFI2:
  86              		.cfi_def_cfa_offset 4
  87 0002 00AF     		add	r7, sp, #0
  88              		.cfi_offset 7, -4
  89              	.LCFI3:
  90              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/Clock_3.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/Clock_3.c ****     Clock_3_CLKEN &= (uint8)(~Clock_3_CLKEN_MASK);
  91              		.loc 1 74 0
  92 0004 44F2A133 		movw	r3, #:lower16:1073759137
  93 0008 C4F20003 		movt	r3, #:upper16:1073759137
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 4


  94 000c 44F2A132 		movw	r2, #:lower16:1073759137
  95 0010 C4F20002 		movt	r2, #:upper16:1073759137
  96 0014 1278     		ldrb	r2, [r2, #0]
  97 0016 D2B2     		uxtb	r2, r2
  98 0018 02F0FD02 		and	r2, r2, #253
  99 001c 1A70     		strb	r2, [r3, #0]
  75:.\Generated_Source\PSoC5/Clock_3.c **** 	Clock_3_CLKSTBY &= (uint8)(~Clock_3_CLKSTBY_MASK);
 100              		.loc 1 75 0
 101 001e 44F2B133 		movw	r3, #:lower16:1073759153
 102 0022 C4F20003 		movt	r3, #:upper16:1073759153
 103 0026 44F2B132 		movw	r2, #:lower16:1073759153
 104 002a C4F20002 		movt	r2, #:upper16:1073759153
 105 002e 1278     		ldrb	r2, [r2, #0]
 106 0030 D2B2     		uxtb	r2, r2
 107 0032 02F0FD02 		and	r2, r2, #253
 108 0036 1A70     		strb	r2, [r3, #0]
  76:.\Generated_Source\PSoC5/Clock_3.c **** }
 109              		.loc 1 76 0
 110 0038 BD46     		mov	sp, r7
 111 003a 80BC     		pop	{r7}
 112 003c 7047     		bx	lr
 113              		.cfi_endproc
 114              	.LFE1:
 115              		.size	Clock_3_Stop, .-Clock_3_Stop
 116 003e 00BF     		.section	.text.Clock_3_StopBlock,"ax",%progbits
 117              		.align	2
 118              		.global	Clock_3_StopBlock
 119              		.thumb
 120              		.thumb_func
 121              		.type	Clock_3_StopBlock, %function
 122              	Clock_3_StopBlock:
 123              	.LFB2:
  77:.\Generated_Source\PSoC5/Clock_3.c **** 
  78:.\Generated_Source\PSoC5/Clock_3.c **** 
  79:.\Generated_Source\PSoC5/Clock_3.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/Clock_3.c **** 
  81:.\Generated_Source\PSoC5/Clock_3.c **** 
  82:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_StopBlock
  84:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/Clock_3.c **** *
  86:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
  87:.\Generated_Source\PSoC5/Clock_3.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/Clock_3.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/Clock_3.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/Clock_3.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/Clock_3.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/Clock_3.c **** *
  93:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
  94:.\Generated_Source\PSoC5/Clock_3.c **** *  None
  95:.\Generated_Source\PSoC5/Clock_3.c **** *
  96:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
  97:.\Generated_Source\PSoC5/Clock_3.c **** *  None
  98:.\Generated_Source\PSoC5/Clock_3.c **** *
  99:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_StopBlock(void) 
 101:.\Generated_Source\PSoC5/Clock_3.c **** {
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 5


 124              		.loc 1 101 0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 1, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129 0000 80B4     		push	{r7}
 130              	.LCFI4:
 131              		.cfi_def_cfa_offset 4
 132 0002 83B0     		sub	sp, sp, #12
 133              	.LCFI5:
 134              		.cfi_def_cfa_offset 16
 135 0004 00AF     		add	r7, sp, #0
 136              		.cfi_offset 7, -4
 137              	.LCFI6:
 138              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/Clock_3.c ****     if ((Clock_3_CLKEN & Clock_3_CLKEN_MASK) != 0u)
 139              		.loc 1 102 0
 140 0006 44F2A133 		movw	r3, #:lower16:1073759137
 141 000a C4F20003 		movt	r3, #:upper16:1073759137
 142 000e 1B78     		ldrb	r3, [r3, #0]
 143 0010 DBB2     		uxtb	r3, r3
 144 0012 03F00203 		and	r3, r3, #2
 145 0016 002B     		cmp	r3, #0
 146 0018 66D0     		beq	.L8
 147              	.LBB2:
 103:.\Generated_Source\PSoC5/Clock_3.c ****     {
 104:.\Generated_Source\PSoC5/Clock_3.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/Clock_3.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/Clock_3.c **** 
 107:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_LD = 0u;
 148              		.loc 1 107 0
 149 001a 44F20103 		movw	r3, #:lower16:1073758209
 150 001e C4F20003 		movt	r3, #:upper16:1073758209
 151 0022 4FF00002 		mov	r2, #0
 152 0026 1A70     		strb	r2, [r3, #0]
 108:.\Generated_Source\PSoC5/Clock_3.c **** 
 109:.\Generated_Source\PSoC5/Clock_3.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/Clock_3.c **** #if defined(Clock_3__CFG3)
 111:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_AMASK = Clock_3_CLKEN_MASK;
 153              		.loc 1 111 0
 154 0028 44F21403 		movw	r3, #:lower16:1073758228
 155 002c C4F20003 		movt	r3, #:upper16:1073758228
 156 0030 4FF00202 		mov	r2, #2
 157 0034 1A70     		strb	r2, [r3, #0]
 112:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_DMASK = 0x00u;
 158              		.loc 1 112 0
 159 0036 44F21003 		movw	r3, #:lower16:1073758224
 160 003a C4F20003 		movt	r3, #:upper16:1073758224
 161 003e 4FF00002 		mov	r2, #0
 162 0042 1A70     		strb	r2, [r3, #0]
 113:.\Generated_Source\PSoC5/Clock_3.c **** #else
 114:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_DMASK = Clock_3_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/Clock_3.c **** #endif /* Clock_3__CFG3 */
 117:.\Generated_Source\PSoC5/Clock_3.c **** 
 118:.\Generated_Source\PSoC5/Clock_3.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 6


 163              		.loc 1 119 0
 164 0044 44F20803 		movw	r3, #:lower16:1073758216
 165 0048 C4F20003 		movt	r3, #:upper16:1073758216
 166 004c 44F20802 		movw	r2, #:lower16:1073758216
 167 0050 C4F20002 		movt	r2, #:upper16:1073758216
 168 0054 1278     		ldrb	r2, [r2, #0]
 169 0056 D2B2     		uxtb	r2, r2
 170 0058 02F07F02 		and	r2, r2, #127
 171 005c 1A70     		strb	r2, [r3, #0]
 120:.\Generated_Source\PSoC5/Clock_3.c **** 
 121:.\Generated_Source\PSoC5/Clock_3.c ****         oldDivider = CY_GET_REG16(Clock_3_DIV_PTR);
 172              		.loc 1 121 0
 173 005e 44F20413 		movw	r3, #:lower16:1073758468
 174 0062 C4F20003 		movt	r3, #:upper16:1073758468
 175 0066 1B88     		ldrh	r3, [r3, #0]	@ movhi
 176 0068 FB80     		strh	r3, [r7, #6]	@ movhi
 122:.\Generated_Source\PSoC5/Clock_3.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 177              		.loc 1 122 0
 178 006a 44F20203 		movw	r3, #:lower16:1073758210
 179 006e C4F20003 		movt	r3, #:upper16:1073758210
 180 0072 FA88     		ldrh	r2, [r7, #6]	@ movhi
 181 0074 1A80     		strh	r2, [r3, #0]	@ movhi
 123:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 182              		.loc 1 123 0
 183 0076 44F20103 		movw	r3, #:lower16:1073758209
 184 007a C4F20003 		movt	r3, #:upper16:1073758209
 185 007e 4FF00702 		mov	r2, #7
 186 0082 1A70     		strb	r2, [r3, #0]
 187              	.L7:
 124:.\Generated_Source\PSoC5/Clock_3.c **** 
 125:.\Generated_Source\PSoC5/Clock_3.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/Clock_3.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 188              		.loc 1 126 0
 189 0084 44F20103 		movw	r3, #:lower16:1073758209
 190 0088 C4F20003 		movt	r3, #:upper16:1073758209
 191 008c 1B78     		ldrb	r3, [r3, #0]
 192 008e DBB2     		uxtb	r3, r3
 193 0090 03F00103 		and	r3, r3, #1
 194 0094 DBB2     		uxtb	r3, r3
 195 0096 002B     		cmp	r3, #0
 196 0098 F4D1     		bne	.L7
 127:.\Generated_Source\PSoC5/Clock_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/Clock_3.c **** 
 129:.\Generated_Source\PSoC5/Clock_3.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_CLKEN &= (uint8)(~Clock_3_CLKEN_MASK);
 197              		.loc 1 130 0
 198 009a 44F2A133 		movw	r3, #:lower16:1073759137
 199 009e C4F20003 		movt	r3, #:upper16:1073759137
 200 00a2 44F2A132 		movw	r2, #:lower16:1073759137
 201 00a6 C4F20002 		movt	r2, #:upper16:1073759137
 202 00aa 1278     		ldrb	r2, [r2, #0]
 203 00ac D2B2     		uxtb	r2, r2
 204 00ae 02F0FD02 		and	r2, r2, #253
 205 00b2 1A70     		strb	r2, [r3, #0]
 131:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_CLKSTBY &= (uint8)(~Clock_3_CLKSTBY_MASK);
 206              		.loc 1 131 0
 207 00b4 44F2B133 		movw	r3, #:lower16:1073759153
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 7


 208 00b8 C4F20003 		movt	r3, #:upper16:1073759153
 209 00bc 44F2B132 		movw	r2, #:lower16:1073759153
 210 00c0 C4F20002 		movt	r2, #:upper16:1073759153
 211 00c4 1278     		ldrb	r2, [r2, #0]
 212 00c6 D2B2     		uxtb	r2, r2
 213 00c8 02F0FD02 		and	r2, r2, #253
 214 00cc 1A70     		strb	r2, [r3, #0]
 132:.\Generated_Source\PSoC5/Clock_3.c **** 
 133:.\Generated_Source\PSoC5/Clock_3.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/Clock_3.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/Clock_3.c ****         CLK_DIST_LD = 0x00u;
 215              		.loc 1 135 0
 216 00ce 44F20103 		movw	r3, #:lower16:1073758209
 217 00d2 C4F20003 		movt	r3, #:upper16:1073758209
 218 00d6 4FF00002 		mov	r2, #0
 219 00da 1A70     		strb	r2, [r3, #0]
 136:.\Generated_Source\PSoC5/Clock_3.c ****         CY_SET_REG16(Clock_3_DIV_PTR, oldDivider);
 220              		.loc 1 136 0
 221 00dc 44F20413 		movw	r3, #:lower16:1073758468
 222 00e0 C4F20003 		movt	r3, #:upper16:1073758468
 223 00e4 FA88     		ldrh	r2, [r7, #6]	@ movhi
 224 00e6 1A80     		strh	r2, [r3, #0]	@ movhi
 225              	.L8:
 226              	.LBE2:
 137:.\Generated_Source\PSoC5/Clock_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/Clock_3.c ****     }
 139:.\Generated_Source\PSoC5/Clock_3.c **** }
 227              		.loc 1 139 0
 228 00e8 07F10C07 		add	r7, r7, #12
 229 00ec BD46     		mov	sp, r7
 230 00ee 80BC     		pop	{r7}
 231 00f0 7047     		bx	lr
 232              		.cfi_endproc
 233              	.LFE2:
 234              		.size	Clock_3_StopBlock, .-Clock_3_StopBlock
 235 00f2 00BF     		.section	.text.Clock_3_StandbyPower,"ax",%progbits
 236              		.align	2
 237              		.global	Clock_3_StandbyPower
 238              		.thumb
 239              		.thumb_func
 240              		.type	Clock_3_StandbyPower, %function
 241              	Clock_3_StandbyPower:
 242              	.LFB3:
 140:.\Generated_Source\PSoC5/Clock_3.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/Clock_3.c **** 
 142:.\Generated_Source\PSoC5/Clock_3.c **** 
 143:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_StandbyPower
 145:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/Clock_3.c **** *
 147:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 148:.\Generated_Source\PSoC5/Clock_3.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/Clock_3.c **** *
 150:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 151:.\Generated_Source\PSoC5/Clock_3.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/Clock_3.c **** *
 153:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 8


 154:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 155:.\Generated_Source\PSoC5/Clock_3.c **** *
 156:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/Clock_3.c **** {
 243              		.loc 1 158 0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 8
 246              		@ frame_needed = 1, uses_anonymous_args = 0
 247              		@ link register save eliminated.
 248 0000 80B4     		push	{r7}
 249              	.LCFI7:
 250              		.cfi_def_cfa_offset 4
 251 0002 83B0     		sub	sp, sp, #12
 252              	.LCFI8:
 253              		.cfi_def_cfa_offset 16
 254 0004 00AF     		add	r7, sp, #0
 255              		.cfi_offset 7, -4
 256              	.LCFI9:
 257              		.cfi_def_cfa_register 7
 258 0006 0346     		mov	r3, r0
 259 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/Clock_3.c ****     if(state == 0u)
 260              		.loc 1 159 0
 261 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 262 000c 002B     		cmp	r3, #0
 263 000e 0DD1     		bne	.L10
 160:.\Generated_Source\PSoC5/Clock_3.c ****     {
 161:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_CLKSTBY &= (uint8)(~Clock_3_CLKSTBY_MASK);
 264              		.loc 1 161 0
 265 0010 44F2B133 		movw	r3, #:lower16:1073759153
 266 0014 C4F20003 		movt	r3, #:upper16:1073759153
 267 0018 44F2B132 		movw	r2, #:lower16:1073759153
 268 001c C4F20002 		movt	r2, #:upper16:1073759153
 269 0020 1278     		ldrb	r2, [r2, #0]
 270 0022 D2B2     		uxtb	r2, r2
 271 0024 02F0FD02 		and	r2, r2, #253
 272 0028 1A70     		strb	r2, [r3, #0]
 273 002a 0DE0     		b	.L12
 274              	.L10:
 162:.\Generated_Source\PSoC5/Clock_3.c ****     }
 163:.\Generated_Source\PSoC5/Clock_3.c ****     else
 164:.\Generated_Source\PSoC5/Clock_3.c ****     {
 165:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_CLKSTBY |= Clock_3_CLKSTBY_MASK;
 275              		.loc 1 165 0
 276 002c 44F2B133 		movw	r3, #:lower16:1073759153
 277 0030 C4F20003 		movt	r3, #:upper16:1073759153
 278 0034 44F2B132 		movw	r2, #:lower16:1073759153
 279 0038 C4F20002 		movt	r2, #:upper16:1073759153
 280 003c 1278     		ldrb	r2, [r2, #0]
 281 003e D2B2     		uxtb	r2, r2
 282 0040 42F00202 		orr	r2, r2, #2
 283 0044 D2B2     		uxtb	r2, r2
 284 0046 1A70     		strb	r2, [r3, #0]
 285              	.L12:
 166:.\Generated_Source\PSoC5/Clock_3.c ****     }
 167:.\Generated_Source\PSoC5/Clock_3.c **** }
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 9


 286              		.loc 1 167 0
 287 0048 07F10C07 		add	r7, r7, #12
 288 004c BD46     		mov	sp, r7
 289 004e 80BC     		pop	{r7}
 290 0050 7047     		bx	lr
 291              		.cfi_endproc
 292              	.LFE3:
 293              		.size	Clock_3_StandbyPower, .-Clock_3_StandbyPower
 294 0052 00BF     		.section	.text.Clock_3_SetDividerRegister,"ax",%progbits
 295              		.align	2
 296              		.global	Clock_3_SetDividerRegister
 297              		.thumb
 298              		.thumb_func
 299              		.type	Clock_3_SetDividerRegister, %function
 300              	Clock_3_SetDividerRegister:
 301              	.LFB4:
 168:.\Generated_Source\PSoC5/Clock_3.c **** 
 169:.\Generated_Source\PSoC5/Clock_3.c **** 
 170:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_SetDividerRegister
 172:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/Clock_3.c **** *
 174:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 175:.\Generated_Source\PSoC5/Clock_3.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/Clock_3.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/Clock_3.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/Clock_3.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/Clock_3.c **** *
 180:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 181:.\Generated_Source\PSoC5/Clock_3.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/Clock_3.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/Clock_3.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/Clock_3.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/Clock_3.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/Clock_3.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/Clock_3.c **** *   cycle.
 188:.\Generated_Source\PSoC5/Clock_3.c **** *
 189:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 190:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 191:.\Generated_Source\PSoC5/Clock_3.c **** *
 192:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/Clock_3.c ****                                 
 195:.\Generated_Source\PSoC5/Clock_3.c **** {
 302              		.loc 1 195 0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 16
 305              		@ frame_needed = 1, uses_anonymous_args = 0
 306 0000 80B5     		push	{r7, lr}
 307              	.LCFI10:
 308              		.cfi_def_cfa_offset 8
 309 0002 84B0     		sub	sp, sp, #16
 310              	.LCFI11:
 311              		.cfi_def_cfa_offset 24
 312 0004 00AF     		add	r7, sp, #0
 313              		.cfi_offset 14, -4
 314              		.cfi_offset 7, -8
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 10


 315              	.LCFI12:
 316              		.cfi_def_cfa_register 7
 317 0006 0246     		mov	r2, r0
 318 0008 0B46     		mov	r3, r1
 319 000a FA80     		strh	r2, [r7, #6]	@ movhi
 320 000c 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/Clock_3.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/Clock_3.c **** 
 198:.\Generated_Source\PSoC5/Clock_3.c ****     uint8 currSrc = Clock_3_GetSourceRegister();
 321              		.loc 1 198 0
 322 000e FFF7FEFF 		bl	Clock_3_GetSourceRegister
 323 0012 0346     		mov	r3, r0
 324 0014 7B73     		strb	r3, [r7, #13]
 199:.\Generated_Source\PSoC5/Clock_3.c ****     uint16 oldDivider = Clock_3_GetDividerRegister();
 325              		.loc 1 199 0
 326 0016 FFF7FEFF 		bl	Clock_3_GetDividerRegister
 327 001a 0346     		mov	r3, r0
 328 001c FB81     		strh	r3, [r7, #14]	@ movhi
 200:.\Generated_Source\PSoC5/Clock_3.c **** 
 201:.\Generated_Source\PSoC5/Clock_3.c ****     if (clkDivider != oldDivider)
 329              		.loc 1 201 0
 330 001e FA88     		ldrh	r2, [r7, #6]
 331 0020 FB89     		ldrh	r3, [r7, #14]
 332 0022 9A42     		cmp	r2, r3
 333 0024 00F0DA80 		beq	.L26
 202:.\Generated_Source\PSoC5/Clock_3.c ****     {
 203:.\Generated_Source\PSoC5/Clock_3.c ****         enabled = Clock_3_CLKEN & Clock_3_CLKEN_MASK;
 334              		.loc 1 203 0
 335 0028 44F2A133 		movw	r3, #:lower16:1073759137
 336 002c C4F20003 		movt	r3, #:upper16:1073759137
 337 0030 1B78     		ldrb	r3, [r3, #0]
 338 0032 DBB2     		uxtb	r3, r3
 339 0034 03F00203 		and	r3, r3, #2
 340 0038 3B73     		strb	r3, [r7, #12]
 204:.\Generated_Source\PSoC5/Clock_3.c **** 
 205:.\Generated_Source\PSoC5/Clock_3.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 341              		.loc 1 205 0
 342 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 343 003c 002B     		cmp	r3, #0
 344 003e 31D1     		bne	.L15
 345 0040 FB89     		ldrh	r3, [r7, #14]
 346 0042 002B     		cmp	r3, #0
 347 0044 02D0     		beq	.L16
 348 0046 FB88     		ldrh	r3, [r7, #6]
 349 0048 002B     		cmp	r3, #0
 350 004a 2BD1     		bne	.L15
 351              	.L16:
 206:.\Generated_Source\PSoC5/Clock_3.c ****         {
 207:.\Generated_Source\PSoC5/Clock_3.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/Clock_3.c ****             if (oldDivider == 0u)
 352              		.loc 1 208 0
 353 004c FB89     		ldrh	r3, [r7, #14]
 354 004e 002B     		cmp	r3, #0
 355 0050 13D1     		bne	.L17
 209:.\Generated_Source\PSoC5/Clock_3.c ****             {
 210:.\Generated_Source\PSoC5/Clock_3.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/Clock_3.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 11


 212:.\Generated_Source\PSoC5/Clock_3.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/Clock_3.c ****                 CY_SET_REG16(Clock_3_DIV_PTR, clkDivider);
 356              		.loc 1 213 0
 357 0052 44F20413 		movw	r3, #:lower16:1073758468
 358 0056 C4F20003 		movt	r3, #:upper16:1073758468
 359 005a FA88     		ldrh	r2, [r7, #6]	@ movhi
 360 005c 1A80     		strh	r2, [r3, #0]	@ movhi
 214:.\Generated_Source\PSoC5/Clock_3.c ****                 Clock_3_MOD_SRC &= (uint8)(~CYCLK_SSS);
 361              		.loc 1 214 0
 362 005e 44F20613 		movw	r3, #:lower16:1073758470
 363 0062 C4F20003 		movt	r3, #:upper16:1073758470
 364 0066 44F20612 		movw	r2, #:lower16:1073758470
 365 006a C4F20002 		movt	r2, #:upper16:1073758470
 366 006e 1278     		ldrb	r2, [r2, #0]
 367 0070 D2B2     		uxtb	r2, r2
 368 0072 02F0BF02 		and	r2, r2, #191
 369 0076 1A70     		strb	r2, [r3, #0]
 370              		.loc 1 205 0
 371 0078 B0E0     		b	.L26
 372              	.L17:
 215:.\Generated_Source\PSoC5/Clock_3.c ****             }
 216:.\Generated_Source\PSoC5/Clock_3.c ****             else
 217:.\Generated_Source\PSoC5/Clock_3.c ****             {
 218:.\Generated_Source\PSoC5/Clock_3.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/Clock_3.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/Clock_3.c ****                 Clock_3_MOD_SRC |= CYCLK_SSS;
 373              		.loc 1 220 0
 374 007a 44F20613 		movw	r3, #:lower16:1073758470
 375 007e C4F20003 		movt	r3, #:upper16:1073758470
 376 0082 44F20612 		movw	r2, #:lower16:1073758470
 377 0086 C4F20002 		movt	r2, #:upper16:1073758470
 378 008a 1278     		ldrb	r2, [r2, #0]
 379 008c D2B2     		uxtb	r2, r2
 380 008e 42F04002 		orr	r2, r2, #64
 381 0092 D2B2     		uxtb	r2, r2
 382 0094 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/Clock_3.c ****                 CY_SET_REG16(Clock_3_DIV_PTR, clkDivider);
 383              		.loc 1 221 0
 384 0096 44F20413 		movw	r3, #:lower16:1073758468
 385 009a C4F20003 		movt	r3, #:upper16:1073758468
 386 009e FA88     		ldrh	r2, [r7, #6]	@ movhi
 387 00a0 1A80     		strh	r2, [r3, #0]	@ movhi
 388              		.loc 1 205 0
 389 00a2 9BE0     		b	.L26
 390              	.L15:
 222:.\Generated_Source\PSoC5/Clock_3.c ****             }
 223:.\Generated_Source\PSoC5/Clock_3.c ****         }
 224:.\Generated_Source\PSoC5/Clock_3.c ****         else
 225:.\Generated_Source\PSoC5/Clock_3.c ****         {
 226:.\Generated_Source\PSoC5/Clock_3.c **** 			
 227:.\Generated_Source\PSoC5/Clock_3.c ****             if (enabled != 0u)
 391              		.loc 1 227 0
 392 00a4 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 393 00a6 002B     		cmp	r3, #0
 394 00a8 5AD0     		beq	.L19
 228:.\Generated_Source\PSoC5/Clock_3.c ****             {
 229:.\Generated_Source\PSoC5/Clock_3.c ****                 CLK_DIST_LD = 0x00u;
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 12


 395              		.loc 1 229 0
 396 00aa 44F20103 		movw	r3, #:lower16:1073758209
 397 00ae C4F20003 		movt	r3, #:upper16:1073758209
 398 00b2 4FF00002 		mov	r2, #0
 399 00b6 1A70     		strb	r2, [r3, #0]
 230:.\Generated_Source\PSoC5/Clock_3.c **** 
 231:.\Generated_Source\PSoC5/Clock_3.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/Clock_3.c **** #if defined(Clock_3__CFG3)
 233:.\Generated_Source\PSoC5/Clock_3.c ****                 CLK_DIST_AMASK = Clock_3_CLKEN_MASK;
 400              		.loc 1 233 0
 401 00b8 44F21403 		movw	r3, #:lower16:1073758228
 402 00bc C4F20003 		movt	r3, #:upper16:1073758228
 403 00c0 4FF00202 		mov	r2, #2
 404 00c4 1A70     		strb	r2, [r3, #0]
 234:.\Generated_Source\PSoC5/Clock_3.c ****                 CLK_DIST_DMASK = 0x00u;
 405              		.loc 1 234 0
 406 00c6 44F21003 		movw	r3, #:lower16:1073758224
 407 00ca C4F20003 		movt	r3, #:upper16:1073758224
 408 00ce 4FF00002 		mov	r2, #0
 409 00d2 1A70     		strb	r2, [r3, #0]
 235:.\Generated_Source\PSoC5/Clock_3.c **** #else
 236:.\Generated_Source\PSoC5/Clock_3.c ****                 CLK_DIST_DMASK = Clock_3_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/Clock_3.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/Clock_3.c **** #endif /* Clock_3__CFG3 */
 239:.\Generated_Source\PSoC5/Clock_3.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/Clock_3.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 410              		.loc 1 240 0
 411 00d4 44F20803 		movw	r3, #:lower16:1073758216
 412 00d8 C4F20003 		movt	r3, #:upper16:1073758216
 413 00dc 44F20802 		movw	r2, #:lower16:1073758216
 414 00e0 C4F20002 		movt	r2, #:upper16:1073758216
 415 00e4 1278     		ldrb	r2, [r2, #0]
 416 00e6 D2B2     		uxtb	r2, r2
 417 00e8 02F07F02 		and	r2, r2, #127
 418 00ec 1A70     		strb	r2, [r3, #0]
 241:.\Generated_Source\PSoC5/Clock_3.c **** 
 242:.\Generated_Source\PSoC5/Clock_3.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/Clock_3.c ****                 if (((Clock_3_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 419              		.loc 1 243 0
 420 00ee 44F20613 		movw	r3, #:lower16:1073758470
 421 00f2 C4F20003 		movt	r3, #:upper16:1073758470
 422 00f6 1B78     		ldrb	r3, [r3, #0]
 423 00f8 DBB2     		uxtb	r3, r3
 424 00fa 03F00803 		and	r3, r3, #8
 425 00fe 002B     		cmp	r3, #0
 426 0100 02D0     		beq	.L20
 427 0102 FB88     		ldrh	r3, [r7, #6]
 428 0104 002B     		cmp	r3, #0
 429 0106 2BD1     		bne	.L19
 430              	.L20:
 244:.\Generated_Source\PSoC5/Clock_3.c ****                 {
 245:.\Generated_Source\PSoC5/Clock_3.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/Clock_3.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 431              		.loc 1 246 0
 432 0108 44F20203 		movw	r3, #:lower16:1073758210
 433 010c C4F20003 		movt	r3, #:upper16:1073758210
 434 0110 FA89     		ldrh	r2, [r7, #14]	@ movhi
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 13


 435 0112 1A80     		strh	r2, [r3, #0]	@ movhi
 247:.\Generated_Source\PSoC5/Clock_3.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 436              		.loc 1 247 0
 437 0114 44F20103 		movw	r3, #:lower16:1073758209
 438 0118 C4F20003 		movt	r3, #:upper16:1073758209
 439 011c 4FF00702 		mov	r2, #7
 440 0120 1A70     		strb	r2, [r3, #0]
 441              	.L21:
 248:.\Generated_Source\PSoC5/Clock_3.c **** 
 249:.\Generated_Source\PSoC5/Clock_3.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/Clock_3.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 442              		.loc 1 250 0
 443 0122 44F20103 		movw	r3, #:lower16:1073758209
 444 0126 C4F20003 		movt	r3, #:upper16:1073758209
 445 012a 1B78     		ldrb	r3, [r3, #0]
 446 012c DBB2     		uxtb	r3, r3
 447 012e 03F00103 		and	r3, r3, #1
 448 0132 DBB2     		uxtb	r3, r3
 449 0134 002B     		cmp	r3, #0
 450 0136 F4D1     		bne	.L21
 251:.\Generated_Source\PSoC5/Clock_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/Clock_3.c **** 
 253:.\Generated_Source\PSoC5/Clock_3.c ****                     Clock_3_CLKEN &= (uint8)(~Clock_3_CLKEN_MASK);
 451              		.loc 1 253 0
 452 0138 44F2A133 		movw	r3, #:lower16:1073759137
 453 013c C4F20003 		movt	r3, #:upper16:1073759137
 454 0140 44F2A132 		movw	r2, #:lower16:1073759137
 455 0144 C4F20002 		movt	r2, #:upper16:1073759137
 456 0148 1278     		ldrb	r2, [r2, #0]
 457 014a D2B2     		uxtb	r2, r2
 458 014c 02F0FD02 		and	r2, r2, #253
 459 0150 1A70     		strb	r2, [r3, #0]
 254:.\Generated_Source\PSoC5/Clock_3.c **** 
 255:.\Generated_Source\PSoC5/Clock_3.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/Clock_3.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/Clock_3.c ****                     CLK_DIST_LD = 0x00u;
 460              		.loc 1 257 0
 461 0152 44F20103 		movw	r3, #:lower16:1073758209
 462 0156 C4F20003 		movt	r3, #:upper16:1073758209
 463 015a 4FF00002 		mov	r2, #0
 464 015e 1A70     		strb	r2, [r3, #0]
 465              	.L19:
 258:.\Generated_Source\PSoC5/Clock_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/Clock_3.c ****                 }
 260:.\Generated_Source\PSoC5/Clock_3.c ****             }
 261:.\Generated_Source\PSoC5/Clock_3.c **** 
 262:.\Generated_Source\PSoC5/Clock_3.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/Clock_3.c ****             if ((Clock_3_CLKEN & Clock_3_CLKEN_MASK) != 0u)
 466              		.loc 1 263 0
 467 0160 44F2A133 		movw	r3, #:lower16:1073759137
 468 0164 C4F20003 		movt	r3, #:upper16:1073759137
 469 0168 1B78     		ldrb	r3, [r3, #0]
 470 016a DBB2     		uxtb	r3, r3
 471 016c 03F00203 		and	r3, r3, #2
 472 0170 002B     		cmp	r3, #0
 473 0172 1ED0     		beq	.L22
 264:.\Generated_Source\PSoC5/Clock_3.c ****             {
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 14


 265:.\Generated_Source\PSoC5/Clock_3.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/Clock_3.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 474              		.loc 1 266 0
 475 0174 44F20203 		movw	r3, #:lower16:1073758210
 476 0178 C4F20003 		movt	r3, #:upper16:1073758210
 477 017c FA88     		ldrh	r2, [r7, #6]	@ movhi
 478 017e 1A80     		strh	r2, [r3, #0]	@ movhi
 267:.\Generated_Source\PSoC5/Clock_3.c **** 
 268:.\Generated_Source\PSoC5/Clock_3.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 479              		.loc 1 268 0
 480 0180 44F20103 		movw	r3, #:lower16:1073758209
 481 0184 C4F20003 		movt	r3, #:upper16:1073758209
 482 0188 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 483 018a 002A     		cmp	r2, #0
 484 018c 02D0     		beq	.L23
 485 018e 4FF00302 		mov	r2, #3
 486 0192 01E0     		b	.L24
 487              	.L23:
 488 0194 4FF00102 		mov	r2, #1
 489              	.L24:
 490 0198 1A70     		strb	r2, [r3, #0]
 491              	.L25:
 269:.\Generated_Source\PSoC5/Clock_3.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 492              		.loc 1 269 0
 493 019a 44F20103 		movw	r3, #:lower16:1073758209
 494 019e C4F20003 		movt	r3, #:upper16:1073758209
 495 01a2 1B78     		ldrb	r3, [r3, #0]
 496 01a4 DBB2     		uxtb	r3, r3
 497 01a6 03F00103 		and	r3, r3, #1
 498 01aa DBB2     		uxtb	r3, r3
 499 01ac 002B     		cmp	r3, #0
 500 01ae F4D1     		bne	.L25
 501 01b0 14E0     		b	.L26
 502              	.L22:
 270:.\Generated_Source\PSoC5/Clock_3.c ****             }
 271:.\Generated_Source\PSoC5/Clock_3.c ****             else
 272:.\Generated_Source\PSoC5/Clock_3.c ****             {
 273:.\Generated_Source\PSoC5/Clock_3.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/Clock_3.c ****                 CY_SET_REG16(Clock_3_DIV_PTR, clkDivider);
 503              		.loc 1 274 0
 504 01b2 44F20413 		movw	r3, #:lower16:1073758468
 505 01b6 C4F20003 		movt	r3, #:upper16:1073758468
 506 01ba FA88     		ldrh	r2, [r7, #6]	@ movhi
 507 01bc 1A80     		strh	r2, [r3, #0]	@ movhi
 275:.\Generated_Source\PSoC5/Clock_3.c **** 				Clock_3_CLKEN |= enabled;
 508              		.loc 1 275 0
 509 01be 44F2A133 		movw	r3, #:lower16:1073759137
 510 01c2 C4F20003 		movt	r3, #:upper16:1073759137
 511 01c6 44F2A132 		movw	r2, #:lower16:1073759137
 512 01ca C4F20002 		movt	r2, #:upper16:1073759137
 513 01ce 1278     		ldrb	r2, [r2, #0]
 514 01d0 D1B2     		uxtb	r1, r2
 515 01d2 3A7B     		ldrb	r2, [r7, #12]
 516 01d4 41EA0202 		orr	r2, r1, r2
 517 01d8 D2B2     		uxtb	r2, r2
 518 01da 1A70     		strb	r2, [r3, #0]
 519              	.L26:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 15


 276:.\Generated_Source\PSoC5/Clock_3.c ****             }
 277:.\Generated_Source\PSoC5/Clock_3.c ****         }
 278:.\Generated_Source\PSoC5/Clock_3.c ****     }
 279:.\Generated_Source\PSoC5/Clock_3.c **** }
 520              		.loc 1 279 0
 521 01dc 07F11007 		add	r7, r7, #16
 522 01e0 BD46     		mov	sp, r7
 523 01e2 80BD     		pop	{r7, pc}
 524              		.cfi_endproc
 525              	.LFE4:
 526              		.size	Clock_3_SetDividerRegister, .-Clock_3_SetDividerRegister
 527              		.section	.text.Clock_3_GetDividerRegister,"ax",%progbits
 528              		.align	2
 529              		.global	Clock_3_GetDividerRegister
 530              		.thumb
 531              		.thumb_func
 532              		.type	Clock_3_GetDividerRegister, %function
 533              	Clock_3_GetDividerRegister:
 534              	.LFB5:
 280:.\Generated_Source\PSoC5/Clock_3.c **** 
 281:.\Generated_Source\PSoC5/Clock_3.c **** 
 282:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_GetDividerRegister
 284:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/Clock_3.c **** *
 286:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 287:.\Generated_Source\PSoC5/Clock_3.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/Clock_3.c **** *
 289:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 290:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 291:.\Generated_Source\PSoC5/Clock_3.c **** *
 292:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 293:.\Generated_Source\PSoC5/Clock_3.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/Clock_3.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/Clock_3.c **** *
 296:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/Clock_3.c **** uint16 Clock_3_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/Clock_3.c **** {
 535              		.loc 1 298 0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 1, uses_anonymous_args = 0
 539              		@ link register save eliminated.
 540 0000 80B4     		push	{r7}
 541              	.LCFI13:
 542              		.cfi_def_cfa_offset 4
 543 0002 00AF     		add	r7, sp, #0
 544              		.cfi_offset 7, -4
 545              	.LCFI14:
 546              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/Clock_3.c ****     return CY_GET_REG16(Clock_3_DIV_PTR);
 547              		.loc 1 299 0
 548 0004 44F20413 		movw	r3, #:lower16:1073758468
 549 0008 C4F20003 		movt	r3, #:upper16:1073758468
 550 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 551 000e 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/Clock_3.c **** }
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 16


 552              		.loc 1 300 0
 553 0010 1846     		mov	r0, r3
 554 0012 BD46     		mov	sp, r7
 555 0014 80BC     		pop	{r7}
 556 0016 7047     		bx	lr
 557              		.cfi_endproc
 558              	.LFE5:
 559              		.size	Clock_3_GetDividerRegister, .-Clock_3_GetDividerRegister
 560              		.section	.text.Clock_3_SetModeRegister,"ax",%progbits
 561              		.align	2
 562              		.global	Clock_3_SetModeRegister
 563              		.thumb
 564              		.thumb_func
 565              		.type	Clock_3_SetModeRegister, %function
 566              	Clock_3_SetModeRegister:
 567              	.LFB6:
 301:.\Generated_Source\PSoC5/Clock_3.c **** 
 302:.\Generated_Source\PSoC5/Clock_3.c **** 
 303:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_SetModeRegister
 305:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/Clock_3.c **** *
 307:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 308:.\Generated_Source\PSoC5/Clock_3.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/Clock_3.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/Clock_3.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/Clock_3.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/Clock_3.c **** *
 313:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 314:.\Generated_Source\PSoC5/Clock_3.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/Clock_3.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/Clock_3.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/Clock_3.c **** *                 value.
 319:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/Clock_3.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/Clock_3.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/Clock_3.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/Clock_3.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/Clock_3.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/Clock_3.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/Clock_3.c **** *
 328:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 329:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 330:.\Generated_Source\PSoC5/Clock_3.c **** *
 331:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/Clock_3.c **** {
 568              		.loc 1 333 0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 8
 571              		@ frame_needed = 1, uses_anonymous_args = 0
 572              		@ link register save eliminated.
 573 0000 80B4     		push	{r7}
 574              	.LCFI15:
 575              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 17


 576 0002 83B0     		sub	sp, sp, #12
 577              	.LCFI16:
 578              		.cfi_def_cfa_offset 16
 579 0004 00AF     		add	r7, sp, #0
 580              		.cfi_offset 7, -4
 581              	.LCFI17:
 582              		.cfi_def_cfa_register 7
 583 0006 0346     		mov	r3, r0
 584 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/Clock_3.c ****     Clock_3_MOD_SRC |= modeBitMask & (uint8)Clock_3_MODE_MASK;
 585              		.loc 1 334 0
 586 000a 44F20613 		movw	r3, #:lower16:1073758470
 587 000e C4F20003 		movt	r3, #:upper16:1073758470
 588 0012 44F20612 		movw	r2, #:lower16:1073758470
 589 0016 C4F20002 		movt	r2, #:upper16:1073758470
 590 001a 1278     		ldrb	r2, [r2, #0]
 591 001c D2B2     		uxtb	r2, r2
 592 001e 1146     		mov	r1, r2
 593 0020 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 594 0022 D2B2     		uxtb	r2, r2
 595 0024 02F0F802 		and	r2, r2, #248
 596 0028 41EA0202 		orr	r2, r1, r2
 597 002c D2B2     		uxtb	r2, r2
 598 002e D2B2     		uxtb	r2, r2
 599 0030 1A70     		strb	r2, [r3, #0]
 335:.\Generated_Source\PSoC5/Clock_3.c **** }
 600              		.loc 1 335 0
 601 0032 07F10C07 		add	r7, r7, #12
 602 0036 BD46     		mov	sp, r7
 603 0038 80BC     		pop	{r7}
 604 003a 7047     		bx	lr
 605              		.cfi_endproc
 606              	.LFE6:
 607              		.size	Clock_3_SetModeRegister, .-Clock_3_SetModeRegister
 608              		.section	.text.Clock_3_ClearModeRegister,"ax",%progbits
 609              		.align	2
 610              		.global	Clock_3_ClearModeRegister
 611              		.thumb
 612              		.thumb_func
 613              		.type	Clock_3_ClearModeRegister, %function
 614              	Clock_3_ClearModeRegister:
 615              	.LFB7:
 336:.\Generated_Source\PSoC5/Clock_3.c **** 
 337:.\Generated_Source\PSoC5/Clock_3.c **** 
 338:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_ClearModeRegister
 340:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/Clock_3.c **** *
 342:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 343:.\Generated_Source\PSoC5/Clock_3.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/Clock_3.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/Clock_3.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/Clock_3.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/Clock_3.c **** *
 348:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 349:.\Generated_Source\PSoC5/Clock_3.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/Clock_3.c **** *   clkMode should be a set of the following optional bits or'ed together.
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 18


 351:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/Clock_3.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/Clock_3.c **** *                 value.
 354:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/Clock_3.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/Clock_3.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/Clock_3.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/Clock_3.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/Clock_3.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/Clock_3.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/Clock_3.c **** *
 363:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 364:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 365:.\Generated_Source\PSoC5/Clock_3.c **** *
 366:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/Clock_3.c **** {
 616              		.loc 1 368 0
 617              		.cfi_startproc
 618              		@ args = 0, pretend = 0, frame = 8
 619              		@ frame_needed = 1, uses_anonymous_args = 0
 620              		@ link register save eliminated.
 621 0000 80B4     		push	{r7}
 622              	.LCFI18:
 623              		.cfi_def_cfa_offset 4
 624 0002 83B0     		sub	sp, sp, #12
 625              	.LCFI19:
 626              		.cfi_def_cfa_offset 16
 627 0004 00AF     		add	r7, sp, #0
 628              		.cfi_offset 7, -4
 629              	.LCFI20:
 630              		.cfi_def_cfa_register 7
 631 0006 0346     		mov	r3, r0
 632 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/Clock_3.c ****     Clock_3_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_3_MODE_MASK));
 633              		.loc 1 369 0
 634 000a 44F20613 		movw	r3, #:lower16:1073758470
 635 000e C4F20003 		movt	r3, #:upper16:1073758470
 636 0012 44F20612 		movw	r2, #:lower16:1073758470
 637 0016 C4F20002 		movt	r2, #:upper16:1073758470
 638 001a 1278     		ldrb	r2, [r2, #0]
 639 001c D1B2     		uxtb	r1, r2
 640 001e FA79     		ldrb	r2, [r7, #7]
 641 0020 6FEA0202 		mvn	r2, r2
 642 0024 D2B2     		uxtb	r2, r2
 643 0026 42F00702 		orr	r2, r2, #7
 644 002a D2B2     		uxtb	r2, r2
 645 002c 01EA0202 		and	r2, r1, r2
 646 0030 D2B2     		uxtb	r2, r2
 647 0032 1A70     		strb	r2, [r3, #0]
 370:.\Generated_Source\PSoC5/Clock_3.c **** }
 648              		.loc 1 370 0
 649 0034 07F10C07 		add	r7, r7, #12
 650 0038 BD46     		mov	sp, r7
 651 003a 80BC     		pop	{r7}
 652 003c 7047     		bx	lr
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 19


 653              		.cfi_endproc
 654              	.LFE7:
 655              		.size	Clock_3_ClearModeRegister, .-Clock_3_ClearModeRegister
 656 003e 00BF     		.section	.text.Clock_3_GetModeRegister,"ax",%progbits
 657              		.align	2
 658              		.global	Clock_3_GetModeRegister
 659              		.thumb
 660              		.thumb_func
 661              		.type	Clock_3_GetModeRegister, %function
 662              	Clock_3_GetModeRegister:
 663              	.LFB8:
 371:.\Generated_Source\PSoC5/Clock_3.c **** 
 372:.\Generated_Source\PSoC5/Clock_3.c **** 
 373:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_GetModeRegister
 375:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/Clock_3.c **** *
 377:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 378:.\Generated_Source\PSoC5/Clock_3.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/Clock_3.c **** *
 380:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 381:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 382:.\Generated_Source\PSoC5/Clock_3.c **** *
 383:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 384:.\Generated_Source\PSoC5/Clock_3.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/Clock_3.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/Clock_3.c **** *
 387:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/Clock_3.c **** uint8 Clock_3_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/Clock_3.c **** {
 664              		.loc 1 389 0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 1, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 669 0000 80B4     		push	{r7}
 670              	.LCFI21:
 671              		.cfi_def_cfa_offset 4
 672 0002 00AF     		add	r7, sp, #0
 673              		.cfi_offset 7, -4
 674              	.LCFI22:
 675              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/Clock_3.c ****     return Clock_3_MOD_SRC & (uint8)(Clock_3_MODE_MASK);
 676              		.loc 1 390 0
 677 0004 44F20613 		movw	r3, #:lower16:1073758470
 678 0008 C4F20003 		movt	r3, #:upper16:1073758470
 679 000c 1B78     		ldrb	r3, [r3, #0]
 680 000e DBB2     		uxtb	r3, r3
 681 0010 03F0F803 		and	r3, r3, #248
 391:.\Generated_Source\PSoC5/Clock_3.c **** }
 682              		.loc 1 391 0
 683 0014 1846     		mov	r0, r3
 684 0016 BD46     		mov	sp, r7
 685 0018 80BC     		pop	{r7}
 686 001a 7047     		bx	lr
 687              		.cfi_endproc
 688              	.LFE8:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 20


 689              		.size	Clock_3_GetModeRegister, .-Clock_3_GetModeRegister
 690              		.section	.text.Clock_3_SetSourceRegister,"ax",%progbits
 691              		.align	2
 692              		.global	Clock_3_SetSourceRegister
 693              		.thumb
 694              		.thumb_func
 695              		.type	Clock_3_SetSourceRegister, %function
 696              	Clock_3_SetSourceRegister:
 697              	.LFB9:
 392:.\Generated_Source\PSoC5/Clock_3.c **** 
 393:.\Generated_Source\PSoC5/Clock_3.c **** 
 394:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_SetSourceRegister
 396:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/Clock_3.c **** *
 398:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 399:.\Generated_Source\PSoC5/Clock_3.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/Clock_3.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/Clock_3.c **** *
 402:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 403:.\Generated_Source\PSoC5/Clock_3.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/Clock_3.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/Clock_3.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/Clock_3.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/Clock_3.c **** *
 415:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 416:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 417:.\Generated_Source\PSoC5/Clock_3.c **** *
 418:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/Clock_3.c **** {
 698              		.loc 1 420 0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 16
 701              		@ frame_needed = 1, uses_anonymous_args = 0
 702 0000 80B5     		push	{r7, lr}
 703              	.LCFI23:
 704              		.cfi_def_cfa_offset 8
 705 0002 84B0     		sub	sp, sp, #16
 706              	.LCFI24:
 707              		.cfi_def_cfa_offset 24
 708 0004 00AF     		add	r7, sp, #0
 709              		.cfi_offset 14, -4
 710              		.cfi_offset 7, -8
 711              	.LCFI25:
 712              		.cfi_def_cfa_register 7
 713 0006 0346     		mov	r3, r0
 714 0008 FB71     		strb	r3, [r7, #7]
 421:.\Generated_Source\PSoC5/Clock_3.c ****     uint16 currDiv = Clock_3_GetDividerRegister();
 715              		.loc 1 421 0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 21


 716 000a FFF7FEFF 		bl	Clock_3_GetDividerRegister
 717 000e 0346     		mov	r3, r0
 718 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 422:.\Generated_Source\PSoC5/Clock_3.c ****     uint8 oldSrc = Clock_3_GetSourceRegister();
 719              		.loc 1 422 0
 720 0012 FFF7FEFF 		bl	Clock_3_GetSourceRegister
 721 0016 0346     		mov	r3, r0
 722 0018 FB73     		strb	r3, [r7, #15]
 423:.\Generated_Source\PSoC5/Clock_3.c **** 
 424:.\Generated_Source\PSoC5/Clock_3.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 723              		.loc 1 424 0
 724 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 725 001c 002B     		cmp	r3, #0
 726 001e 29D0     		beq	.L36
 727 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 728 0022 002B     		cmp	r3, #0
 729 0024 26D1     		bne	.L36
 730 0026 BB89     		ldrh	r3, [r7, #12]
 731 0028 002B     		cmp	r3, #0
 732 002a 23D1     		bne	.L36
 425:.\Generated_Source\PSoC5/Clock_3.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:.\Generated_Source\PSoC5/Clock_3.c ****     {
 427:.\Generated_Source\PSoC5/Clock_3.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/Clock_3.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_MOD_SRC |= CYCLK_SSS;
 733              		.loc 1 429 0
 734 002c 44F20613 		movw	r3, #:lower16:1073758470
 735 0030 C4F20003 		movt	r3, #:upper16:1073758470
 736 0034 44F20612 		movw	r2, #:lower16:1073758470
 737 0038 C4F20002 		movt	r2, #:upper16:1073758470
 738 003c 1278     		ldrb	r2, [r2, #0]
 739 003e D2B2     		uxtb	r2, r2
 740 0040 42F04002 		orr	r2, r2, #64
 741 0044 D2B2     		uxtb	r2, r2
 742 0046 1A70     		strb	r2, [r3, #0]
 430:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_MOD_SRC =
 743              		.loc 1 430 0
 744 0048 44F20613 		movw	r3, #:lower16:1073758470
 745 004c C4F20003 		movt	r3, #:upper16:1073758470
 431:.\Generated_Source\PSoC5/Clock_3.c ****             (Clock_3_MOD_SRC & (uint8)(~Clock_3_SRC_SEL_MSK)) | clkSource;
 746              		.loc 1 431 0
 747 0050 44F20612 		movw	r2, #:lower16:1073758470
 748 0054 C4F20002 		movt	r2, #:upper16:1073758470
 749 0058 1278     		ldrb	r2, [r2, #0]
 750 005a D2B2     		uxtb	r2, r2
 751              		.loc 1 430 0
 752 005c D2B2     		uxtb	r2, r2
 753 005e 02F0F802 		and	r2, r2, #248
 754 0062 F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
 755 0064 1146     		mov	r1, r2
 756 0066 0246     		mov	r2, r0
 757 0068 41EA0202 		orr	r2, r1, r2
 758 006c D2B2     		uxtb	r2, r2
 759 006e D2B2     		uxtb	r2, r2
 760 0070 1A70     		strb	r2, [r3, #0]
 761              		.loc 1 424 0
 762 0072 40E0     		b	.L39
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 22


 763              	.L36:
 432:.\Generated_Source\PSoC5/Clock_3.c ****     }
 433:.\Generated_Source\PSoC5/Clock_3.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 764              		.loc 1 433 0
 765 0074 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 766 0076 002B     		cmp	r3, #0
 767 0078 28D1     		bne	.L38
 768 007a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 769 007c 002B     		cmp	r3, #0
 770 007e 25D0     		beq	.L38
 771 0080 BB89     		ldrh	r3, [r7, #12]
 772 0082 002B     		cmp	r3, #0
 773 0084 22D1     		bne	.L38
 434:.\Generated_Source\PSoC5/Clock_3.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:.\Generated_Source\PSoC5/Clock_3.c ****     {
 436:.\Generated_Source\PSoC5/Clock_3.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/Clock_3.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_MOD_SRC =
 774              		.loc 1 438 0
 775 0086 44F20613 		movw	r3, #:lower16:1073758470
 776 008a C4F20003 		movt	r3, #:upper16:1073758470
 439:.\Generated_Source\PSoC5/Clock_3.c ****             (Clock_3_MOD_SRC & (uint8)(~Clock_3_SRC_SEL_MSK)) | clkSource;
 777              		.loc 1 439 0
 778 008e 44F20612 		movw	r2, #:lower16:1073758470
 779 0092 C4F20002 		movt	r2, #:upper16:1073758470
 780 0096 1278     		ldrb	r2, [r2, #0]
 781 0098 D2B2     		uxtb	r2, r2
 782              		.loc 1 438 0
 783 009a D2B2     		uxtb	r2, r2
 784 009c 02F0F802 		and	r2, r2, #248
 785 00a0 F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
 786 00a2 1146     		mov	r1, r2
 787 00a4 0246     		mov	r2, r0
 788 00a6 41EA0202 		orr	r2, r1, r2
 789 00aa D2B2     		uxtb	r2, r2
 790 00ac D2B2     		uxtb	r2, r2
 791 00ae 1A70     		strb	r2, [r3, #0]
 440:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_MOD_SRC &= (uint8)(~CYCLK_SSS);
 792              		.loc 1 440 0
 793 00b0 44F20613 		movw	r3, #:lower16:1073758470
 794 00b4 C4F20003 		movt	r3, #:upper16:1073758470
 795 00b8 44F20612 		movw	r2, #:lower16:1073758470
 796 00bc C4F20002 		movt	r2, #:upper16:1073758470
 797 00c0 1278     		ldrb	r2, [r2, #0]
 798 00c2 D2B2     		uxtb	r2, r2
 799 00c4 02F0BF02 		and	r2, r2, #191
 800 00c8 1A70     		strb	r2, [r3, #0]
 801              		.loc 1 433 0
 802 00ca 14E0     		b	.L39
 803              	.L38:
 441:.\Generated_Source\PSoC5/Clock_3.c ****     }
 442:.\Generated_Source\PSoC5/Clock_3.c ****     else
 443:.\Generated_Source\PSoC5/Clock_3.c ****     {
 444:.\Generated_Source\PSoC5/Clock_3.c ****         Clock_3_MOD_SRC =
 804              		.loc 1 444 0
 805 00cc 44F20613 		movw	r3, #:lower16:1073758470
 806 00d0 C4F20003 		movt	r3, #:upper16:1073758470
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 23


 445:.\Generated_Source\PSoC5/Clock_3.c ****             (Clock_3_MOD_SRC & (uint8)(~Clock_3_SRC_SEL_MSK)) | clkSource;
 807              		.loc 1 445 0
 808 00d4 44F20612 		movw	r2, #:lower16:1073758470
 809 00d8 C4F20002 		movt	r2, #:upper16:1073758470
 810 00dc 1278     		ldrb	r2, [r2, #0]
 811 00de D2B2     		uxtb	r2, r2
 812              		.loc 1 444 0
 813 00e0 D2B2     		uxtb	r2, r2
 814 00e2 02F0F802 		and	r2, r2, #248
 815 00e6 F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
 816 00e8 1146     		mov	r1, r2
 817 00ea 0246     		mov	r2, r0
 818 00ec 41EA0202 		orr	r2, r1, r2
 819 00f0 D2B2     		uxtb	r2, r2
 820 00f2 D2B2     		uxtb	r2, r2
 821 00f4 1A70     		strb	r2, [r3, #0]
 822              	.L39:
 446:.\Generated_Source\PSoC5/Clock_3.c ****     }
 447:.\Generated_Source\PSoC5/Clock_3.c **** }
 823              		.loc 1 447 0
 824 00f6 07F11007 		add	r7, r7, #16
 825 00fa BD46     		mov	sp, r7
 826 00fc 80BD     		pop	{r7, pc}
 827              		.cfi_endproc
 828              	.LFE9:
 829              		.size	Clock_3_SetSourceRegister, .-Clock_3_SetSourceRegister
 830 00fe 00BF     		.section	.text.Clock_3_GetSourceRegister,"ax",%progbits
 831              		.align	2
 832              		.global	Clock_3_GetSourceRegister
 833              		.thumb
 834              		.thumb_func
 835              		.type	Clock_3_GetSourceRegister, %function
 836              	Clock_3_GetSourceRegister:
 837              	.LFB10:
 448:.\Generated_Source\PSoC5/Clock_3.c **** 
 449:.\Generated_Source\PSoC5/Clock_3.c **** 
 450:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_GetSourceRegister
 452:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/Clock_3.c **** *
 454:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 455:.\Generated_Source\PSoC5/Clock_3.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/Clock_3.c **** *
 457:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 458:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 459:.\Generated_Source\PSoC5/Clock_3.c **** *
 460:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 461:.\Generated_Source\PSoC5/Clock_3.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/Clock_3.c **** *
 463:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/Clock_3.c **** uint8 Clock_3_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/Clock_3.c **** {
 838              		.loc 1 465 0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 1, uses_anonymous_args = 0
 842              		@ link register save eliminated.
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 24


 843 0000 80B4     		push	{r7}
 844              	.LCFI26:
 845              		.cfi_def_cfa_offset 4
 846 0002 00AF     		add	r7, sp, #0
 847              		.cfi_offset 7, -4
 848              	.LCFI27:
 849              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/Clock_3.c ****     return Clock_3_MOD_SRC & Clock_3_SRC_SEL_MSK;
 850              		.loc 1 466 0
 851 0004 44F20613 		movw	r3, #:lower16:1073758470
 852 0008 C4F20003 		movt	r3, #:upper16:1073758470
 853 000c 1B78     		ldrb	r3, [r3, #0]
 854 000e DBB2     		uxtb	r3, r3
 855 0010 03F00703 		and	r3, r3, #7
 467:.\Generated_Source\PSoC5/Clock_3.c **** }
 856              		.loc 1 467 0
 857 0014 1846     		mov	r0, r3
 858 0016 BD46     		mov	sp, r7
 859 0018 80BC     		pop	{r7}
 860 001a 7047     		bx	lr
 861              		.cfi_endproc
 862              	.LFE10:
 863              		.size	Clock_3_GetSourceRegister, .-Clock_3_GetSourceRegister
 864              		.section	.text.Clock_3_SetPhaseRegister,"ax",%progbits
 865              		.align	2
 866              		.global	Clock_3_SetPhaseRegister
 867              		.thumb
 868              		.thumb_func
 869              		.type	Clock_3_SetPhaseRegister, %function
 870              	Clock_3_SetPhaseRegister:
 871              	.LFB11:
 468:.\Generated_Source\PSoC5/Clock_3.c **** 
 469:.\Generated_Source\PSoC5/Clock_3.c **** 
 470:.\Generated_Source\PSoC5/Clock_3.c **** #if defined(Clock_3__CFG3)
 471:.\Generated_Source\PSoC5/Clock_3.c **** 
 472:.\Generated_Source\PSoC5/Clock_3.c **** 
 473:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_SetPhaseRegister
 475:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/Clock_3.c **** *
 477:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 478:.\Generated_Source\PSoC5/Clock_3.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/Clock_3.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/Clock_3.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/Clock_3.c **** *
 482:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 483:.\Generated_Source\PSoC5/Clock_3.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/Clock_3.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/Clock_3.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/Clock_3.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/Clock_3.c **** *
 488:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 489:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 490:.\Generated_Source\PSoC5/Clock_3.c **** *
 491:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/Clock_3.c **** void Clock_3_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/Clock_3.c **** {
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 25


 872              		.loc 1 493 0
 873              		.cfi_startproc
 874              		@ args = 0, pretend = 0, frame = 8
 875              		@ frame_needed = 1, uses_anonymous_args = 0
 876              		@ link register save eliminated.
 877 0000 80B4     		push	{r7}
 878              	.LCFI28:
 879              		.cfi_def_cfa_offset 4
 880 0002 83B0     		sub	sp, sp, #12
 881              	.LCFI29:
 882              		.cfi_def_cfa_offset 16
 883 0004 00AF     		add	r7, sp, #0
 884              		.cfi_offset 7, -4
 885              	.LCFI30:
 886              		.cfi_def_cfa_register 7
 887 0006 0346     		mov	r3, r0
 888 0008 FB71     		strb	r3, [r7, #7]
 494:.\Generated_Source\PSoC5/Clock_3.c ****     Clock_3_PHASE = clkPhase & Clock_3_PHASE_MASK;
 889              		.loc 1 494 0
 890 000a 44F20713 		movw	r3, #:lower16:1073758471
 891 000e C4F20003 		movt	r3, #:upper16:1073758471
 892 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 893 0014 02F00F02 		and	r2, r2, #15
 894 0018 1A70     		strb	r2, [r3, #0]
 495:.\Generated_Source\PSoC5/Clock_3.c **** }
 895              		.loc 1 495 0
 896 001a 07F10C07 		add	r7, r7, #12
 897 001e BD46     		mov	sp, r7
 898 0020 80BC     		pop	{r7}
 899 0022 7047     		bx	lr
 900              		.cfi_endproc
 901              	.LFE11:
 902              		.size	Clock_3_SetPhaseRegister, .-Clock_3_SetPhaseRegister
 903              		.section	.text.Clock_3_GetPhaseRegister,"ax",%progbits
 904              		.align	2
 905              		.global	Clock_3_GetPhaseRegister
 906              		.thumb
 907              		.thumb_func
 908              		.type	Clock_3_GetPhaseRegister, %function
 909              	Clock_3_GetPhaseRegister:
 910              	.LFB12:
 496:.\Generated_Source\PSoC5/Clock_3.c **** 
 497:.\Generated_Source\PSoC5/Clock_3.c **** 
 498:.\Generated_Source\PSoC5/Clock_3.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/Clock_3.c **** * Function Name: Clock_3_GetPhase
 500:.\Generated_Source\PSoC5/Clock_3.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/Clock_3.c **** *
 502:.\Generated_Source\PSoC5/Clock_3.c **** * Summary:
 503:.\Generated_Source\PSoC5/Clock_3.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/Clock_3.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/Clock_3.c **** *
 506:.\Generated_Source\PSoC5/Clock_3.c **** * Parameters:
 507:.\Generated_Source\PSoC5/Clock_3.c **** *  None
 508:.\Generated_Source\PSoC5/Clock_3.c **** *
 509:.\Generated_Source\PSoC5/Clock_3.c **** * Returns:
 510:.\Generated_Source\PSoC5/Clock_3.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/Clock_3.c **** *
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 26


 512:.\Generated_Source\PSoC5/Clock_3.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/Clock_3.c **** uint8 Clock_3_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/Clock_3.c **** {
 911              		.loc 1 514 0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 1, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 916 0000 80B4     		push	{r7}
 917              	.LCFI31:
 918              		.cfi_def_cfa_offset 4
 919 0002 00AF     		add	r7, sp, #0
 920              		.cfi_offset 7, -4
 921              	.LCFI32:
 922              		.cfi_def_cfa_register 7
 515:.\Generated_Source\PSoC5/Clock_3.c ****     return Clock_3_PHASE & Clock_3_PHASE_MASK;
 923              		.loc 1 515 0
 924 0004 44F20713 		movw	r3, #:lower16:1073758471
 925 0008 C4F20003 		movt	r3, #:upper16:1073758471
 926 000c 1B78     		ldrb	r3, [r3, #0]
 927 000e DBB2     		uxtb	r3, r3
 928 0010 03F00F03 		and	r3, r3, #15
 516:.\Generated_Source\PSoC5/Clock_3.c **** }
 929              		.loc 1 516 0
 930 0014 1846     		mov	r0, r3
 931 0016 BD46     		mov	sp, r7
 932 0018 80BC     		pop	{r7}
 933 001a 7047     		bx	lr
 934              		.cfi_endproc
 935              	.LFE12:
 936              		.size	Clock_3_GetPhaseRegister, .-Clock_3_GetPhaseRegister
 937              		.text
 938              	.Letext0:
 939              		.section	.debug_loc,"",%progbits
 940              	.Ldebug_loc0:
 941              	.LLST0:
 942 0000 00000000 		.4byte	.LFB0
 943 0004 02000000 		.4byte	.LCFI0
 944 0008 0100     		.2byte	0x1
 945 000a 5D       		.byte	0x5d
 946 000b 02000000 		.4byte	.LCFI0
 947 000f 04000000 		.4byte	.LCFI1
 948 0013 0200     		.2byte	0x2
 949 0015 7D       		.byte	0x7d
 950 0016 04       		.sleb128 4
 951 0017 04000000 		.4byte	.LCFI1
 952 001b 42000000 		.4byte	.LFE0
 953 001f 0200     		.2byte	0x2
 954 0021 77       		.byte	0x77
 955 0022 04       		.sleb128 4
 956 0023 00000000 		.4byte	0x0
 957 0027 00000000 		.4byte	0x0
 958              	.LLST1:
 959 002b 00000000 		.4byte	.LFB1
 960 002f 02000000 		.4byte	.LCFI2
 961 0033 0100     		.2byte	0x1
 962 0035 5D       		.byte	0x5d
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 27


 963 0036 02000000 		.4byte	.LCFI2
 964 003a 04000000 		.4byte	.LCFI3
 965 003e 0200     		.2byte	0x2
 966 0040 7D       		.byte	0x7d
 967 0041 04       		.sleb128 4
 968 0042 04000000 		.4byte	.LCFI3
 969 0046 3E000000 		.4byte	.LFE1
 970 004a 0200     		.2byte	0x2
 971 004c 77       		.byte	0x77
 972 004d 04       		.sleb128 4
 973 004e 00000000 		.4byte	0x0
 974 0052 00000000 		.4byte	0x0
 975              	.LLST2:
 976 0056 00000000 		.4byte	.LFB2
 977 005a 02000000 		.4byte	.LCFI4
 978 005e 0100     		.2byte	0x1
 979 0060 5D       		.byte	0x5d
 980 0061 02000000 		.4byte	.LCFI4
 981 0065 04000000 		.4byte	.LCFI5
 982 0069 0200     		.2byte	0x2
 983 006b 7D       		.byte	0x7d
 984 006c 04       		.sleb128 4
 985 006d 04000000 		.4byte	.LCFI5
 986 0071 06000000 		.4byte	.LCFI6
 987 0075 0200     		.2byte	0x2
 988 0077 7D       		.byte	0x7d
 989 0078 10       		.sleb128 16
 990 0079 06000000 		.4byte	.LCFI6
 991 007d F2000000 		.4byte	.LFE2
 992 0081 0200     		.2byte	0x2
 993 0083 77       		.byte	0x77
 994 0084 10       		.sleb128 16
 995 0085 00000000 		.4byte	0x0
 996 0089 00000000 		.4byte	0x0
 997              	.LLST3:
 998 008d 00000000 		.4byte	.LFB3
 999 0091 02000000 		.4byte	.LCFI7
 1000 0095 0100     		.2byte	0x1
 1001 0097 5D       		.byte	0x5d
 1002 0098 02000000 		.4byte	.LCFI7
 1003 009c 04000000 		.4byte	.LCFI8
 1004 00a0 0200     		.2byte	0x2
 1005 00a2 7D       		.byte	0x7d
 1006 00a3 04       		.sleb128 4
 1007 00a4 04000000 		.4byte	.LCFI8
 1008 00a8 06000000 		.4byte	.LCFI9
 1009 00ac 0200     		.2byte	0x2
 1010 00ae 7D       		.byte	0x7d
 1011 00af 10       		.sleb128 16
 1012 00b0 06000000 		.4byte	.LCFI9
 1013 00b4 52000000 		.4byte	.LFE3
 1014 00b8 0200     		.2byte	0x2
 1015 00ba 77       		.byte	0x77
 1016 00bb 10       		.sleb128 16
 1017 00bc 00000000 		.4byte	0x0
 1018 00c0 00000000 		.4byte	0x0
 1019              	.LLST4:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 28


 1020 00c4 00000000 		.4byte	.LFB4
 1021 00c8 02000000 		.4byte	.LCFI10
 1022 00cc 0100     		.2byte	0x1
 1023 00ce 5D       		.byte	0x5d
 1024 00cf 02000000 		.4byte	.LCFI10
 1025 00d3 04000000 		.4byte	.LCFI11
 1026 00d7 0200     		.2byte	0x2
 1027 00d9 7D       		.byte	0x7d
 1028 00da 08       		.sleb128 8
 1029 00db 04000000 		.4byte	.LCFI11
 1030 00df 06000000 		.4byte	.LCFI12
 1031 00e3 0200     		.2byte	0x2
 1032 00e5 7D       		.byte	0x7d
 1033 00e6 18       		.sleb128 24
 1034 00e7 06000000 		.4byte	.LCFI12
 1035 00eb E4010000 		.4byte	.LFE4
 1036 00ef 0200     		.2byte	0x2
 1037 00f1 77       		.byte	0x77
 1038 00f2 18       		.sleb128 24
 1039 00f3 00000000 		.4byte	0x0
 1040 00f7 00000000 		.4byte	0x0
 1041              	.LLST5:
 1042 00fb 00000000 		.4byte	.LFB5
 1043 00ff 02000000 		.4byte	.LCFI13
 1044 0103 0100     		.2byte	0x1
 1045 0105 5D       		.byte	0x5d
 1046 0106 02000000 		.4byte	.LCFI13
 1047 010a 04000000 		.4byte	.LCFI14
 1048 010e 0200     		.2byte	0x2
 1049 0110 7D       		.byte	0x7d
 1050 0111 04       		.sleb128 4
 1051 0112 04000000 		.4byte	.LCFI14
 1052 0116 18000000 		.4byte	.LFE5
 1053 011a 0200     		.2byte	0x2
 1054 011c 77       		.byte	0x77
 1055 011d 04       		.sleb128 4
 1056 011e 00000000 		.4byte	0x0
 1057 0122 00000000 		.4byte	0x0
 1058              	.LLST6:
 1059 0126 00000000 		.4byte	.LFB6
 1060 012a 02000000 		.4byte	.LCFI15
 1061 012e 0100     		.2byte	0x1
 1062 0130 5D       		.byte	0x5d
 1063 0131 02000000 		.4byte	.LCFI15
 1064 0135 04000000 		.4byte	.LCFI16
 1065 0139 0200     		.2byte	0x2
 1066 013b 7D       		.byte	0x7d
 1067 013c 04       		.sleb128 4
 1068 013d 04000000 		.4byte	.LCFI16
 1069 0141 06000000 		.4byte	.LCFI17
 1070 0145 0200     		.2byte	0x2
 1071 0147 7D       		.byte	0x7d
 1072 0148 10       		.sleb128 16
 1073 0149 06000000 		.4byte	.LCFI17
 1074 014d 3C000000 		.4byte	.LFE6
 1075 0151 0200     		.2byte	0x2
 1076 0153 77       		.byte	0x77
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 29


 1077 0154 10       		.sleb128 16
 1078 0155 00000000 		.4byte	0x0
 1079 0159 00000000 		.4byte	0x0
 1080              	.LLST7:
 1081 015d 00000000 		.4byte	.LFB7
 1082 0161 02000000 		.4byte	.LCFI18
 1083 0165 0100     		.2byte	0x1
 1084 0167 5D       		.byte	0x5d
 1085 0168 02000000 		.4byte	.LCFI18
 1086 016c 04000000 		.4byte	.LCFI19
 1087 0170 0200     		.2byte	0x2
 1088 0172 7D       		.byte	0x7d
 1089 0173 04       		.sleb128 4
 1090 0174 04000000 		.4byte	.LCFI19
 1091 0178 06000000 		.4byte	.LCFI20
 1092 017c 0200     		.2byte	0x2
 1093 017e 7D       		.byte	0x7d
 1094 017f 10       		.sleb128 16
 1095 0180 06000000 		.4byte	.LCFI20
 1096 0184 3E000000 		.4byte	.LFE7
 1097 0188 0200     		.2byte	0x2
 1098 018a 77       		.byte	0x77
 1099 018b 10       		.sleb128 16
 1100 018c 00000000 		.4byte	0x0
 1101 0190 00000000 		.4byte	0x0
 1102              	.LLST8:
 1103 0194 00000000 		.4byte	.LFB8
 1104 0198 02000000 		.4byte	.LCFI21
 1105 019c 0100     		.2byte	0x1
 1106 019e 5D       		.byte	0x5d
 1107 019f 02000000 		.4byte	.LCFI21
 1108 01a3 04000000 		.4byte	.LCFI22
 1109 01a7 0200     		.2byte	0x2
 1110 01a9 7D       		.byte	0x7d
 1111 01aa 04       		.sleb128 4
 1112 01ab 04000000 		.4byte	.LCFI22
 1113 01af 1C000000 		.4byte	.LFE8
 1114 01b3 0200     		.2byte	0x2
 1115 01b5 77       		.byte	0x77
 1116 01b6 04       		.sleb128 4
 1117 01b7 00000000 		.4byte	0x0
 1118 01bb 00000000 		.4byte	0x0
 1119              	.LLST9:
 1120 01bf 00000000 		.4byte	.LFB9
 1121 01c3 02000000 		.4byte	.LCFI23
 1122 01c7 0100     		.2byte	0x1
 1123 01c9 5D       		.byte	0x5d
 1124 01ca 02000000 		.4byte	.LCFI23
 1125 01ce 04000000 		.4byte	.LCFI24
 1126 01d2 0200     		.2byte	0x2
 1127 01d4 7D       		.byte	0x7d
 1128 01d5 08       		.sleb128 8
 1129 01d6 04000000 		.4byte	.LCFI24
 1130 01da 06000000 		.4byte	.LCFI25
 1131 01de 0200     		.2byte	0x2
 1132 01e0 7D       		.byte	0x7d
 1133 01e1 18       		.sleb128 24
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 30


 1134 01e2 06000000 		.4byte	.LCFI25
 1135 01e6 FE000000 		.4byte	.LFE9
 1136 01ea 0200     		.2byte	0x2
 1137 01ec 77       		.byte	0x77
 1138 01ed 18       		.sleb128 24
 1139 01ee 00000000 		.4byte	0x0
 1140 01f2 00000000 		.4byte	0x0
 1141              	.LLST10:
 1142 01f6 00000000 		.4byte	.LFB10
 1143 01fa 02000000 		.4byte	.LCFI26
 1144 01fe 0100     		.2byte	0x1
 1145 0200 5D       		.byte	0x5d
 1146 0201 02000000 		.4byte	.LCFI26
 1147 0205 04000000 		.4byte	.LCFI27
 1148 0209 0200     		.2byte	0x2
 1149 020b 7D       		.byte	0x7d
 1150 020c 04       		.sleb128 4
 1151 020d 04000000 		.4byte	.LCFI27
 1152 0211 1C000000 		.4byte	.LFE10
 1153 0215 0200     		.2byte	0x2
 1154 0217 77       		.byte	0x77
 1155 0218 04       		.sleb128 4
 1156 0219 00000000 		.4byte	0x0
 1157 021d 00000000 		.4byte	0x0
 1158              	.LLST11:
 1159 0221 00000000 		.4byte	.LFB11
 1160 0225 02000000 		.4byte	.LCFI28
 1161 0229 0100     		.2byte	0x1
 1162 022b 5D       		.byte	0x5d
 1163 022c 02000000 		.4byte	.LCFI28
 1164 0230 04000000 		.4byte	.LCFI29
 1165 0234 0200     		.2byte	0x2
 1166 0236 7D       		.byte	0x7d
 1167 0237 04       		.sleb128 4
 1168 0238 04000000 		.4byte	.LCFI29
 1169 023c 06000000 		.4byte	.LCFI30
 1170 0240 0200     		.2byte	0x2
 1171 0242 7D       		.byte	0x7d
 1172 0243 10       		.sleb128 16
 1173 0244 06000000 		.4byte	.LCFI30
 1174 0248 24000000 		.4byte	.LFE11
 1175 024c 0200     		.2byte	0x2
 1176 024e 77       		.byte	0x77
 1177 024f 10       		.sleb128 16
 1178 0250 00000000 		.4byte	0x0
 1179 0254 00000000 		.4byte	0x0
 1180              	.LLST12:
 1181 0258 00000000 		.4byte	.LFB12
 1182 025c 02000000 		.4byte	.LCFI31
 1183 0260 0100     		.2byte	0x1
 1184 0262 5D       		.byte	0x5d
 1185 0263 02000000 		.4byte	.LCFI31
 1186 0267 04000000 		.4byte	.LCFI32
 1187 026b 0200     		.2byte	0x2
 1188 026d 7D       		.byte	0x7d
 1189 026e 04       		.sleb128 4
 1190 026f 04000000 		.4byte	.LCFI32
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 31


 1191 0273 1C000000 		.4byte	.LFE12
 1192 0277 0200     		.2byte	0x2
 1193 0279 77       		.byte	0x77
 1194 027a 04       		.sleb128 4
 1195 027b 00000000 		.4byte	0x0
 1196 027f 00000000 		.4byte	0x0
 1197              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 1198              		.section	.debug_info
 1199 0000 A9020000 		.4byte	0x2a9
 1200 0004 0200     		.2byte	0x2
 1201 0006 00000000 		.4byte	.Ldebug_abbrev0
 1202 000a 04       		.byte	0x4
 1203 000b 01       		.uleb128 0x1
 1204 000c DB010000 		.4byte	.LASF38
 1205 0010 01       		.byte	0x1
 1206 0011 1F020000 		.4byte	.LASF39
 1207 0015 96000000 		.4byte	.LASF40
 1208 0019 00000000 		.4byte	0x0
 1209 001d 00000000 		.4byte	0x0
 1210 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 1211 0025 00000000 		.4byte	.Ldebug_line0
 1212 0029 02       		.uleb128 0x2
 1213 002a 01       		.byte	0x1
 1214 002b 06       		.byte	0x6
 1215 002c 5E020000 		.4byte	.LASF0
 1216 0030 02       		.uleb128 0x2
 1217 0031 01       		.byte	0x1
 1218 0032 08       		.byte	0x8
 1219 0033 07010000 		.4byte	.LASF1
 1220 0037 02       		.uleb128 0x2
 1221 0038 02       		.byte	0x2
 1222 0039 05       		.byte	0x5
 1223 003a F4010000 		.4byte	.LASF2
 1224 003e 02       		.uleb128 0x2
 1225 003f 02       		.byte	0x2
 1226 0040 07       		.byte	0x7
 1227 0041 2F010000 		.4byte	.LASF3
 1228 0045 02       		.uleb128 0x2
 1229 0046 04       		.byte	0x4
 1230 0047 05       		.byte	0x5
 1231 0048 42020000 		.4byte	.LASF4
 1232 004c 02       		.uleb128 0x2
 1233 004d 04       		.byte	0x4
 1234 004e 07       		.byte	0x7
 1235 004f 1D010000 		.4byte	.LASF5
 1236 0053 02       		.uleb128 0x2
 1237 0054 08       		.byte	0x8
 1238 0055 05       		.byte	0x5
 1239 0056 00000000 		.4byte	.LASF6
 1240 005a 02       		.uleb128 0x2
 1241 005b 08       		.byte	0x8
 1242 005c 07       		.byte	0x7
 1243 005d 85010000 		.4byte	.LASF7
 1244 0061 03       		.uleb128 0x3
 1245 0062 04       		.byte	0x4
 1246 0063 05       		.byte	0x5
 1247 0064 696E7400 		.ascii	"int\000"
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 32


 1248 0068 02       		.uleb128 0x2
 1249 0069 04       		.byte	0x4
 1250 006a 07       		.byte	0x7
 1251 006b 70010000 		.4byte	.LASF8
 1252 006f 04       		.uleb128 0x4
 1253 0070 FE010000 		.4byte	.LASF9
 1254 0074 02       		.byte	0x2
 1255 0075 4C       		.byte	0x4c
 1256 0076 30000000 		.4byte	0x30
 1257 007a 04       		.uleb128 0x4
 1258 007b 69010000 		.4byte	.LASF10
 1259 007f 02       		.byte	0x2
 1260 0080 4D       		.byte	0x4d
 1261 0081 3E000000 		.4byte	0x3e
 1262 0085 02       		.uleb128 0x2
 1263 0086 04       		.byte	0x4
 1264 0087 04       		.byte	0x4
 1265 0088 E7000000 		.4byte	.LASF11
 1266 008c 02       		.uleb128 0x2
 1267 008d 08       		.byte	0x8
 1268 008e 04       		.byte	0x4
 1269 008f 5A010000 		.4byte	.LASF12
 1270 0093 02       		.uleb128 0x2
 1271 0094 01       		.byte	0x1
 1272 0095 08       		.byte	0x8
 1273 0096 E7010000 		.4byte	.LASF13
 1274 009a 05       		.uleb128 0x5
 1275 009b 01       		.byte	0x1
 1276 009c 6A020000 		.4byte	.LASF14
 1277 00a0 01       		.byte	0x1
 1278 00a1 2D       		.byte	0x2d
 1279 00a2 01       		.byte	0x1
 1280 00a3 00000000 		.4byte	.LFB0
 1281 00a7 42000000 		.4byte	.LFE0
 1282 00ab 00000000 		.4byte	.LLST0
 1283 00af 05       		.uleb128 0x5
 1284 00b0 01       		.byte	0x1
 1285 00b1 42010000 		.4byte	.LASF15
 1286 00b5 01       		.byte	0x1
 1287 00b6 47       		.byte	0x47
 1288 00b7 01       		.byte	0x1
 1289 00b8 00000000 		.4byte	.LFB1
 1290 00bc 3E000000 		.4byte	.LFE1
 1291 00c0 2B000000 		.4byte	.LLST1
 1292 00c4 06       		.uleb128 0x6
 1293 00c5 01       		.byte	0x1
 1294 00c6 69000000 		.4byte	.LASF16
 1295 00ca 01       		.byte	0x1
 1296 00cb 64       		.byte	0x64
 1297 00cc 01       		.byte	0x1
 1298 00cd 00000000 		.4byte	.LFB2
 1299 00d1 F2000000 		.4byte	.LFE2
 1300 00d5 56000000 		.4byte	.LLST2
 1301 00d9 F6000000 		.4byte	0xf6
 1302 00dd 07       		.uleb128 0x7
 1303 00de 1A000000 		.4byte	.LBB2
 1304 00e2 E8000000 		.4byte	.LBE2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 33


 1305 00e6 08       		.uleb128 0x8
 1306 00e7 5E000000 		.4byte	.LASF22
 1307 00eb 01       		.byte	0x1
 1308 00ec 69       		.byte	0x69
 1309 00ed 7A000000 		.4byte	0x7a
 1310 00f1 02       		.byte	0x2
 1311 00f2 91       		.byte	0x91
 1312 00f3 76       		.sleb128 -10
 1313 00f4 00       		.byte	0x0
 1314 00f5 00       		.byte	0x0
 1315 00f6 06       		.uleb128 0x6
 1316 00f7 01       		.byte	0x1
 1317 00f8 78020000 		.4byte	.LASF17
 1318 00fc 01       		.byte	0x1
 1319 00fd 9D       		.byte	0x9d
 1320 00fe 01       		.byte	0x1
 1321 00ff 00000000 		.4byte	.LFB3
 1322 0103 52000000 		.4byte	.LFE3
 1323 0107 8D000000 		.4byte	.LLST3
 1324 010b 1E010000 		.4byte	0x11e
 1325 010f 09       		.uleb128 0x9
 1326 0110 58000000 		.4byte	.LASF19
 1327 0114 01       		.byte	0x1
 1328 0115 9D       		.byte	0x9d
 1329 0116 6F000000 		.4byte	0x6f
 1330 011a 02       		.byte	0x2
 1331 011b 91       		.byte	0x91
 1332 011c 77       		.sleb128 -9
 1333 011d 00       		.byte	0x0
 1334 011e 06       		.uleb128 0x6
 1335 011f 01       		.byte	0x1
 1336 0120 7B000000 		.4byte	.LASF18
 1337 0124 01       		.byte	0x1
 1338 0125 C1       		.byte	0xc1
 1339 0126 01       		.byte	0x1
 1340 0127 00000000 		.4byte	.LFB4
 1341 012b E4010000 		.4byte	.LFE4
 1342 012f C4000000 		.4byte	.LLST4
 1343 0133 7E010000 		.4byte	0x17e
 1344 0137 09       		.uleb128 0x9
 1345 0138 4F010000 		.4byte	.LASF20
 1346 013c 01       		.byte	0x1
 1347 013d C1       		.byte	0xc1
 1348 013e 7A000000 		.4byte	0x7a
 1349 0142 02       		.byte	0x2
 1350 0143 91       		.byte	0x91
 1351 0144 6E       		.sleb128 -18
 1352 0145 09       		.uleb128 0x9
 1353 0146 61010000 		.4byte	.LASF21
 1354 014a 01       		.byte	0x1
 1355 014b C1       		.byte	0xc1
 1356 014c 6F000000 		.4byte	0x6f
 1357 0150 02       		.byte	0x2
 1358 0151 91       		.byte	0x91
 1359 0152 6D       		.sleb128 -19
 1360 0153 08       		.uleb128 0x8
 1361 0154 15010000 		.4byte	.LASF23
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 34


 1362 0158 01       		.byte	0x1
 1363 0159 C4       		.byte	0xc4
 1364 015a 6F000000 		.4byte	0x6f
 1365 015e 02       		.byte	0x2
 1366 015f 91       		.byte	0x91
 1367 0160 74       		.sleb128 -12
 1368 0161 08       		.uleb128 0x8
 1369 0162 7D010000 		.4byte	.LASF24
 1370 0166 01       		.byte	0x1
 1371 0167 C6       		.byte	0xc6
 1372 0168 6F000000 		.4byte	0x6f
 1373 016c 02       		.byte	0x2
 1374 016d 91       		.byte	0x91
 1375 016e 75       		.sleb128 -11
 1376 016f 08       		.uleb128 0x8
 1377 0170 5E000000 		.4byte	.LASF22
 1378 0174 01       		.byte	0x1
 1379 0175 C7       		.byte	0xc7
 1380 0176 7A000000 		.4byte	0x7a
 1381 017a 02       		.byte	0x2
 1382 017b 91       		.byte	0x91
 1383 017c 76       		.sleb128 -10
 1384 017d 00       		.byte	0x0
 1385 017e 0A       		.uleb128 0xa
 1386 017f 01       		.byte	0x1
 1387 0180 04020000 		.4byte	.LASF28
 1388 0184 01       		.byte	0x1
 1389 0185 2901     		.2byte	0x129
 1390 0187 01       		.byte	0x1
 1391 0188 7A000000 		.4byte	0x7a
 1392 018c 00000000 		.4byte	.LFB5
 1393 0190 18000000 		.4byte	.LFE5
 1394 0194 FB000000 		.4byte	.LLST5
 1395 0198 0B       		.uleb128 0xb
 1396 0199 01       		.byte	0x1
 1397 019a 40000000 		.4byte	.LASF25
 1398 019e 01       		.byte	0x1
 1399 019f 4C01     		.2byte	0x14c
 1400 01a1 01       		.byte	0x1
 1401 01a2 00000000 		.4byte	.LFB6
 1402 01a6 3C000000 		.4byte	.LFE6
 1403 01aa 26010000 		.4byte	.LLST6
 1404 01ae C2010000 		.4byte	0x1c2
 1405 01b2 0C       		.uleb128 0xc
 1406 01b3 CF010000 		.4byte	.LASF26
 1407 01b7 01       		.byte	0x1
 1408 01b8 4C01     		.2byte	0x14c
 1409 01ba 6F000000 		.4byte	0x6f
 1410 01be 02       		.byte	0x2
 1411 01bf 91       		.byte	0x91
 1412 01c0 77       		.sleb128 -9
 1413 01c1 00       		.byte	0x0
 1414 01c2 0B       		.uleb128 0xb
 1415 01c3 01       		.byte	0x1
 1416 01c4 B5010000 		.4byte	.LASF27
 1417 01c8 01       		.byte	0x1
 1418 01c9 6F01     		.2byte	0x16f
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 35


 1419 01cb 01       		.byte	0x1
 1420 01cc 00000000 		.4byte	.LFB7
 1421 01d0 3E000000 		.4byte	.LFE7
 1422 01d4 5D010000 		.4byte	.LLST7
 1423 01d8 EC010000 		.4byte	0x1ec
 1424 01dc 0C       		.uleb128 0xc
 1425 01dd CF010000 		.4byte	.LASF26
 1426 01e1 01       		.byte	0x1
 1427 01e2 6F01     		.2byte	0x16f
 1428 01e4 6F000000 		.4byte	0x6f
 1429 01e8 02       		.byte	0x2
 1430 01e9 91       		.byte	0x91
 1431 01ea 77       		.sleb128 -9
 1432 01eb 00       		.byte	0x0
 1433 01ec 0A       		.uleb128 0xa
 1434 01ed 01       		.byte	0x1
 1435 01ee 28000000 		.4byte	.LASF29
 1436 01f2 01       		.byte	0x1
 1437 01f3 8401     		.2byte	0x184
 1438 01f5 01       		.byte	0x1
 1439 01f6 6F000000 		.4byte	0x6f
 1440 01fa 00000000 		.4byte	.LFB8
 1441 01fe 1C000000 		.4byte	.LFE8
 1442 0202 94010000 		.4byte	.LLST8
 1443 0206 0B       		.uleb128 0xb
 1444 0207 01       		.byte	0x1
 1445 0208 0E000000 		.4byte	.LASF30
 1446 020c 01       		.byte	0x1
 1447 020d A301     		.2byte	0x1a3
 1448 020f 01       		.byte	0x1
 1449 0210 00000000 		.4byte	.LFB9
 1450 0214 FE000000 		.4byte	.LFE9
 1451 0218 BF010000 		.4byte	.LLST9
 1452 021c 4E020000 		.4byte	0x24e
 1453 0220 0C       		.uleb128 0xc
 1454 0221 4B020000 		.4byte	.LASF31
 1455 0225 01       		.byte	0x1
 1456 0226 A301     		.2byte	0x1a3
 1457 0228 6F000000 		.4byte	0x6f
 1458 022c 02       		.byte	0x2
 1459 022d 91       		.byte	0x91
 1460 022e 6F       		.sleb128 -17
 1461 022f 0D       		.uleb128 0xd
 1462 0230 EC010000 		.4byte	.LASF32
 1463 0234 01       		.byte	0x1
 1464 0235 A501     		.2byte	0x1a5
 1465 0237 7A000000 		.4byte	0x7a
 1466 023b 02       		.byte	0x2
 1467 023c 91       		.byte	0x91
 1468 023d 74       		.sleb128 -12
 1469 023e 0D       		.uleb128 0xd
 1470 023f 8D020000 		.4byte	.LASF33
 1471 0243 01       		.byte	0x1
 1472 0244 A601     		.2byte	0x1a6
 1473 0246 6F000000 		.4byte	0x6f
 1474 024a 02       		.byte	0x2
 1475 024b 91       		.byte	0x91
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 36


 1476 024c 77       		.sleb128 -9
 1477 024d 00       		.byte	0x0
 1478 024e 0A       		.uleb128 0xa
 1479 024f 01       		.byte	0x1
 1480 0250 ED000000 		.4byte	.LASF34
 1481 0254 01       		.byte	0x1
 1482 0255 D001     		.2byte	0x1d0
 1483 0257 01       		.byte	0x1
 1484 0258 6F000000 		.4byte	0x6f
 1485 025c 00000000 		.4byte	.LFB10
 1486 0260 1C000000 		.4byte	.LFE10
 1487 0264 F6010000 		.4byte	.LLST10
 1488 0268 0B       		.uleb128 0xb
 1489 0269 01       		.byte	0x1
 1490 026a 9C010000 		.4byte	.LASF35
 1491 026e 01       		.byte	0x1
 1492 026f EC01     		.2byte	0x1ec
 1493 0271 01       		.byte	0x1
 1494 0272 00000000 		.4byte	.LFB11
 1495 0276 24000000 		.4byte	.LFE11
 1496 027a 21020000 		.4byte	.LLST11
 1497 027e 92020000 		.4byte	0x292
 1498 0282 0C       		.uleb128 0xc
 1499 0283 55020000 		.4byte	.LASF36
 1500 0287 01       		.byte	0x1
 1501 0288 EC01     		.2byte	0x1ec
 1502 028a 6F000000 		.4byte	0x6f
 1503 028e 02       		.byte	0x2
 1504 028f 91       		.byte	0x91
 1505 0290 77       		.sleb128 -9
 1506 0291 00       		.byte	0x0
 1507 0292 0A       		.uleb128 0xa
 1508 0293 01       		.byte	0x1
 1509 0294 94020000 		.4byte	.LASF37
 1510 0298 01       		.byte	0x1
 1511 0299 0102     		.2byte	0x201
 1512 029b 01       		.byte	0x1
 1513 029c 6F000000 		.4byte	0x6f
 1514 02a0 00000000 		.4byte	.LFB12
 1515 02a4 1C000000 		.4byte	.LFE12
 1516 02a8 58020000 		.4byte	.LLST12
 1517 02ac 00       		.byte	0x0
 1518              		.section	.debug_abbrev
 1519 0000 01       		.uleb128 0x1
 1520 0001 11       		.uleb128 0x11
 1521 0002 01       		.byte	0x1
 1522 0003 25       		.uleb128 0x25
 1523 0004 0E       		.uleb128 0xe
 1524 0005 13       		.uleb128 0x13
 1525 0006 0B       		.uleb128 0xb
 1526 0007 03       		.uleb128 0x3
 1527 0008 0E       		.uleb128 0xe
 1528 0009 1B       		.uleb128 0x1b
 1529 000a 0E       		.uleb128 0xe
 1530 000b 11       		.uleb128 0x11
 1531 000c 01       		.uleb128 0x1
 1532 000d 52       		.uleb128 0x52
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 37


 1533 000e 01       		.uleb128 0x1
 1534 000f 55       		.uleb128 0x55
 1535 0010 06       		.uleb128 0x6
 1536 0011 10       		.uleb128 0x10
 1537 0012 06       		.uleb128 0x6
 1538 0013 00       		.byte	0x0
 1539 0014 00       		.byte	0x0
 1540 0015 02       		.uleb128 0x2
 1541 0016 24       		.uleb128 0x24
 1542 0017 00       		.byte	0x0
 1543 0018 0B       		.uleb128 0xb
 1544 0019 0B       		.uleb128 0xb
 1545 001a 3E       		.uleb128 0x3e
 1546 001b 0B       		.uleb128 0xb
 1547 001c 03       		.uleb128 0x3
 1548 001d 0E       		.uleb128 0xe
 1549 001e 00       		.byte	0x0
 1550 001f 00       		.byte	0x0
 1551 0020 03       		.uleb128 0x3
 1552 0021 24       		.uleb128 0x24
 1553 0022 00       		.byte	0x0
 1554 0023 0B       		.uleb128 0xb
 1555 0024 0B       		.uleb128 0xb
 1556 0025 3E       		.uleb128 0x3e
 1557 0026 0B       		.uleb128 0xb
 1558 0027 03       		.uleb128 0x3
 1559 0028 08       		.uleb128 0x8
 1560 0029 00       		.byte	0x0
 1561 002a 00       		.byte	0x0
 1562 002b 04       		.uleb128 0x4
 1563 002c 16       		.uleb128 0x16
 1564 002d 00       		.byte	0x0
 1565 002e 03       		.uleb128 0x3
 1566 002f 0E       		.uleb128 0xe
 1567 0030 3A       		.uleb128 0x3a
 1568 0031 0B       		.uleb128 0xb
 1569 0032 3B       		.uleb128 0x3b
 1570 0033 0B       		.uleb128 0xb
 1571 0034 49       		.uleb128 0x49
 1572 0035 13       		.uleb128 0x13
 1573 0036 00       		.byte	0x0
 1574 0037 00       		.byte	0x0
 1575 0038 05       		.uleb128 0x5
 1576 0039 2E       		.uleb128 0x2e
 1577 003a 00       		.byte	0x0
 1578 003b 3F       		.uleb128 0x3f
 1579 003c 0C       		.uleb128 0xc
 1580 003d 03       		.uleb128 0x3
 1581 003e 0E       		.uleb128 0xe
 1582 003f 3A       		.uleb128 0x3a
 1583 0040 0B       		.uleb128 0xb
 1584 0041 3B       		.uleb128 0x3b
 1585 0042 0B       		.uleb128 0xb
 1586 0043 27       		.uleb128 0x27
 1587 0044 0C       		.uleb128 0xc
 1588 0045 11       		.uleb128 0x11
 1589 0046 01       		.uleb128 0x1
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 38


 1590 0047 12       		.uleb128 0x12
 1591 0048 01       		.uleb128 0x1
 1592 0049 40       		.uleb128 0x40
 1593 004a 06       		.uleb128 0x6
 1594 004b 00       		.byte	0x0
 1595 004c 00       		.byte	0x0
 1596 004d 06       		.uleb128 0x6
 1597 004e 2E       		.uleb128 0x2e
 1598 004f 01       		.byte	0x1
 1599 0050 3F       		.uleb128 0x3f
 1600 0051 0C       		.uleb128 0xc
 1601 0052 03       		.uleb128 0x3
 1602 0053 0E       		.uleb128 0xe
 1603 0054 3A       		.uleb128 0x3a
 1604 0055 0B       		.uleb128 0xb
 1605 0056 3B       		.uleb128 0x3b
 1606 0057 0B       		.uleb128 0xb
 1607 0058 27       		.uleb128 0x27
 1608 0059 0C       		.uleb128 0xc
 1609 005a 11       		.uleb128 0x11
 1610 005b 01       		.uleb128 0x1
 1611 005c 12       		.uleb128 0x12
 1612 005d 01       		.uleb128 0x1
 1613 005e 40       		.uleb128 0x40
 1614 005f 06       		.uleb128 0x6
 1615 0060 01       		.uleb128 0x1
 1616 0061 13       		.uleb128 0x13
 1617 0062 00       		.byte	0x0
 1618 0063 00       		.byte	0x0
 1619 0064 07       		.uleb128 0x7
 1620 0065 0B       		.uleb128 0xb
 1621 0066 01       		.byte	0x1
 1622 0067 11       		.uleb128 0x11
 1623 0068 01       		.uleb128 0x1
 1624 0069 12       		.uleb128 0x12
 1625 006a 01       		.uleb128 0x1
 1626 006b 00       		.byte	0x0
 1627 006c 00       		.byte	0x0
 1628 006d 08       		.uleb128 0x8
 1629 006e 34       		.uleb128 0x34
 1630 006f 00       		.byte	0x0
 1631 0070 03       		.uleb128 0x3
 1632 0071 0E       		.uleb128 0xe
 1633 0072 3A       		.uleb128 0x3a
 1634 0073 0B       		.uleb128 0xb
 1635 0074 3B       		.uleb128 0x3b
 1636 0075 0B       		.uleb128 0xb
 1637 0076 49       		.uleb128 0x49
 1638 0077 13       		.uleb128 0x13
 1639 0078 02       		.uleb128 0x2
 1640 0079 0A       		.uleb128 0xa
 1641 007a 00       		.byte	0x0
 1642 007b 00       		.byte	0x0
 1643 007c 09       		.uleb128 0x9
 1644 007d 05       		.uleb128 0x5
 1645 007e 00       		.byte	0x0
 1646 007f 03       		.uleb128 0x3
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 39


 1647 0080 0E       		.uleb128 0xe
 1648 0081 3A       		.uleb128 0x3a
 1649 0082 0B       		.uleb128 0xb
 1650 0083 3B       		.uleb128 0x3b
 1651 0084 0B       		.uleb128 0xb
 1652 0085 49       		.uleb128 0x49
 1653 0086 13       		.uleb128 0x13
 1654 0087 02       		.uleb128 0x2
 1655 0088 0A       		.uleb128 0xa
 1656 0089 00       		.byte	0x0
 1657 008a 00       		.byte	0x0
 1658 008b 0A       		.uleb128 0xa
 1659 008c 2E       		.uleb128 0x2e
 1660 008d 00       		.byte	0x0
 1661 008e 3F       		.uleb128 0x3f
 1662 008f 0C       		.uleb128 0xc
 1663 0090 03       		.uleb128 0x3
 1664 0091 0E       		.uleb128 0xe
 1665 0092 3A       		.uleb128 0x3a
 1666 0093 0B       		.uleb128 0xb
 1667 0094 3B       		.uleb128 0x3b
 1668 0095 05       		.uleb128 0x5
 1669 0096 27       		.uleb128 0x27
 1670 0097 0C       		.uleb128 0xc
 1671 0098 49       		.uleb128 0x49
 1672 0099 13       		.uleb128 0x13
 1673 009a 11       		.uleb128 0x11
 1674 009b 01       		.uleb128 0x1
 1675 009c 12       		.uleb128 0x12
 1676 009d 01       		.uleb128 0x1
 1677 009e 40       		.uleb128 0x40
 1678 009f 06       		.uleb128 0x6
 1679 00a0 00       		.byte	0x0
 1680 00a1 00       		.byte	0x0
 1681 00a2 0B       		.uleb128 0xb
 1682 00a3 2E       		.uleb128 0x2e
 1683 00a4 01       		.byte	0x1
 1684 00a5 3F       		.uleb128 0x3f
 1685 00a6 0C       		.uleb128 0xc
 1686 00a7 03       		.uleb128 0x3
 1687 00a8 0E       		.uleb128 0xe
 1688 00a9 3A       		.uleb128 0x3a
 1689 00aa 0B       		.uleb128 0xb
 1690 00ab 3B       		.uleb128 0x3b
 1691 00ac 05       		.uleb128 0x5
 1692 00ad 27       		.uleb128 0x27
 1693 00ae 0C       		.uleb128 0xc
 1694 00af 11       		.uleb128 0x11
 1695 00b0 01       		.uleb128 0x1
 1696 00b1 12       		.uleb128 0x12
 1697 00b2 01       		.uleb128 0x1
 1698 00b3 40       		.uleb128 0x40
 1699 00b4 06       		.uleb128 0x6
 1700 00b5 01       		.uleb128 0x1
 1701 00b6 13       		.uleb128 0x13
 1702 00b7 00       		.byte	0x0
 1703 00b8 00       		.byte	0x0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 40


 1704 00b9 0C       		.uleb128 0xc
 1705 00ba 05       		.uleb128 0x5
 1706 00bb 00       		.byte	0x0
 1707 00bc 03       		.uleb128 0x3
 1708 00bd 0E       		.uleb128 0xe
 1709 00be 3A       		.uleb128 0x3a
 1710 00bf 0B       		.uleb128 0xb
 1711 00c0 3B       		.uleb128 0x3b
 1712 00c1 05       		.uleb128 0x5
 1713 00c2 49       		.uleb128 0x49
 1714 00c3 13       		.uleb128 0x13
 1715 00c4 02       		.uleb128 0x2
 1716 00c5 0A       		.uleb128 0xa
 1717 00c6 00       		.byte	0x0
 1718 00c7 00       		.byte	0x0
 1719 00c8 0D       		.uleb128 0xd
 1720 00c9 34       		.uleb128 0x34
 1721 00ca 00       		.byte	0x0
 1722 00cb 03       		.uleb128 0x3
 1723 00cc 0E       		.uleb128 0xe
 1724 00cd 3A       		.uleb128 0x3a
 1725 00ce 0B       		.uleb128 0xb
 1726 00cf 3B       		.uleb128 0x3b
 1727 00d0 05       		.uleb128 0x5
 1728 00d1 49       		.uleb128 0x49
 1729 00d2 13       		.uleb128 0x13
 1730 00d3 02       		.uleb128 0x2
 1731 00d4 0A       		.uleb128 0xa
 1732 00d5 00       		.byte	0x0
 1733 00d6 00       		.byte	0x0
 1734 00d7 00       		.byte	0x0
 1735              		.section	.debug_pubnames,"",%progbits
 1736 0000 6A010000 		.4byte	0x16a
 1737 0004 0200     		.2byte	0x2
 1738 0006 00000000 		.4byte	.Ldebug_info0
 1739 000a AD020000 		.4byte	0x2ad
 1740 000e 9A000000 		.4byte	0x9a
 1741 0012 436C6F63 		.ascii	"Clock_3_Start\000"
 1741      6B5F335F 
 1741      53746172 
 1741      7400
 1742 0020 AF000000 		.4byte	0xaf
 1743 0024 436C6F63 		.ascii	"Clock_3_Stop\000"
 1743      6B5F335F 
 1743      53746F70 
 1743      00
 1744 0031 C4000000 		.4byte	0xc4
 1745 0035 436C6F63 		.ascii	"Clock_3_StopBlock\000"
 1745      6B5F335F 
 1745      53746F70 
 1745      426C6F63 
 1745      6B00
 1746 0047 F6000000 		.4byte	0xf6
 1747 004b 436C6F63 		.ascii	"Clock_3_StandbyPower\000"
 1747      6B5F335F 
 1747      5374616E 
 1747      64627950 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 41


 1747      6F776572 
 1748 0060 1E010000 		.4byte	0x11e
 1749 0064 436C6F63 		.ascii	"Clock_3_SetDividerRegister\000"
 1749      6B5F335F 
 1749      53657444 
 1749      69766964 
 1749      65725265 
 1750 007f 7E010000 		.4byte	0x17e
 1751 0083 436C6F63 		.ascii	"Clock_3_GetDividerRegister\000"
 1751      6B5F335F 
 1751      47657444 
 1751      69766964 
 1751      65725265 
 1752 009e 98010000 		.4byte	0x198
 1753 00a2 436C6F63 		.ascii	"Clock_3_SetModeRegister\000"
 1753      6B5F335F 
 1753      5365744D 
 1753      6F646552 
 1753      65676973 
 1754 00ba C2010000 		.4byte	0x1c2
 1755 00be 436C6F63 		.ascii	"Clock_3_ClearModeRegister\000"
 1755      6B5F335F 
 1755      436C6561 
 1755      724D6F64 
 1755      65526567 
 1756 00d8 EC010000 		.4byte	0x1ec
 1757 00dc 436C6F63 		.ascii	"Clock_3_GetModeRegister\000"
 1757      6B5F335F 
 1757      4765744D 
 1757      6F646552 
 1757      65676973 
 1758 00f4 06020000 		.4byte	0x206
 1759 00f8 436C6F63 		.ascii	"Clock_3_SetSourceRegister\000"
 1759      6B5F335F 
 1759      53657453 
 1759      6F757263 
 1759      65526567 
 1760 0112 4E020000 		.4byte	0x24e
 1761 0116 436C6F63 		.ascii	"Clock_3_GetSourceRegister\000"
 1761      6B5F335F 
 1761      47657453 
 1761      6F757263 
 1761      65526567 
 1762 0130 68020000 		.4byte	0x268
 1763 0134 436C6F63 		.ascii	"Clock_3_SetPhaseRegister\000"
 1763      6B5F335F 
 1763      53657450 
 1763      68617365 
 1763      52656769 
 1764 014d 92020000 		.4byte	0x292
 1765 0151 436C6F63 		.ascii	"Clock_3_GetPhaseRegister\000"
 1765      6B5F335F 
 1765      47657450 
 1765      68617365 
 1765      52656769 
 1766 016a 00000000 		.4byte	0x0
 1767              		.section	.debug_aranges,"",%progbits
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 42


 1768 0000 7C000000 		.4byte	0x7c
 1769 0004 0200     		.2byte	0x2
 1770 0006 00000000 		.4byte	.Ldebug_info0
 1771 000a 04       		.byte	0x4
 1772 000b 00       		.byte	0x0
 1773 000c 0000     		.2byte	0x0
 1774 000e 0000     		.2byte	0x0
 1775 0010 00000000 		.4byte	.LFB0
 1776 0014 42000000 		.4byte	.LFE0-.LFB0
 1777 0018 00000000 		.4byte	.LFB1
 1778 001c 3E000000 		.4byte	.LFE1-.LFB1
 1779 0020 00000000 		.4byte	.LFB2
 1780 0024 F2000000 		.4byte	.LFE2-.LFB2
 1781 0028 00000000 		.4byte	.LFB3
 1782 002c 52000000 		.4byte	.LFE3-.LFB3
 1783 0030 00000000 		.4byte	.LFB4
 1784 0034 E4010000 		.4byte	.LFE4-.LFB4
 1785 0038 00000000 		.4byte	.LFB5
 1786 003c 18000000 		.4byte	.LFE5-.LFB5
 1787 0040 00000000 		.4byte	.LFB6
 1788 0044 3C000000 		.4byte	.LFE6-.LFB6
 1789 0048 00000000 		.4byte	.LFB7
 1790 004c 3E000000 		.4byte	.LFE7-.LFB7
 1791 0050 00000000 		.4byte	.LFB8
 1792 0054 1C000000 		.4byte	.LFE8-.LFB8
 1793 0058 00000000 		.4byte	.LFB9
 1794 005c FE000000 		.4byte	.LFE9-.LFB9
 1795 0060 00000000 		.4byte	.LFB10
 1796 0064 1C000000 		.4byte	.LFE10-.LFB10
 1797 0068 00000000 		.4byte	.LFB11
 1798 006c 24000000 		.4byte	.LFE11-.LFB11
 1799 0070 00000000 		.4byte	.LFB12
 1800 0074 1C000000 		.4byte	.LFE12-.LFB12
 1801 0078 00000000 		.4byte	0x0
 1802 007c 00000000 		.4byte	0x0
 1803              		.section	.debug_ranges,"",%progbits
 1804              	.Ldebug_ranges0:
 1805 0000 00000000 		.4byte	.Ltext0
 1806 0004 00000000 		.4byte	.Letext0
 1807 0008 00000000 		.4byte	.LFB0
 1808 000c 42000000 		.4byte	.LFE0
 1809 0010 00000000 		.4byte	.LFB1
 1810 0014 3E000000 		.4byte	.LFE1
 1811 0018 00000000 		.4byte	.LFB2
 1812 001c F2000000 		.4byte	.LFE2
 1813 0020 00000000 		.4byte	.LFB3
 1814 0024 52000000 		.4byte	.LFE3
 1815 0028 00000000 		.4byte	.LFB4
 1816 002c E4010000 		.4byte	.LFE4
 1817 0030 00000000 		.4byte	.LFB5
 1818 0034 18000000 		.4byte	.LFE5
 1819 0038 00000000 		.4byte	.LFB6
 1820 003c 3C000000 		.4byte	.LFE6
 1821 0040 00000000 		.4byte	.LFB7
 1822 0044 3E000000 		.4byte	.LFE7
 1823 0048 00000000 		.4byte	.LFB8
 1824 004c 1C000000 		.4byte	.LFE8
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 43


 1825 0050 00000000 		.4byte	.LFB9
 1826 0054 FE000000 		.4byte	.LFE9
 1827 0058 00000000 		.4byte	.LFB10
 1828 005c 1C000000 		.4byte	.LFE10
 1829 0060 00000000 		.4byte	.LFB11
 1830 0064 24000000 		.4byte	.LFE11
 1831 0068 00000000 		.4byte	.LFB12
 1832 006c 1C000000 		.4byte	.LFE12
 1833 0070 00000000 		.4byte	0x0
 1834 0074 00000000 		.4byte	0x0
 1835              		.section	.debug_str,"MS",%progbits,1
 1836              	.LASF6:
 1837 0000 6C6F6E67 		.ascii	"long long int\000"
 1837      206C6F6E 
 1837      6720696E 
 1837      7400
 1838              	.LASF30:
 1839 000e 436C6F63 		.ascii	"Clock_3_SetSourceRegister\000"
 1839      6B5F335F 
 1839      53657453 
 1839      6F757263 
 1839      65526567 
 1840              	.LASF29:
 1841 0028 436C6F63 		.ascii	"Clock_3_GetModeRegister\000"
 1841      6B5F335F 
 1841      4765744D 
 1841      6F646552 
 1841      65676973 
 1842              	.LASF25:
 1843 0040 436C6F63 		.ascii	"Clock_3_SetModeRegister\000"
 1843      6B5F335F 
 1843      5365744D 
 1843      6F646552 
 1843      65676973 
 1844              	.LASF19:
 1845 0058 73746174 		.ascii	"state\000"
 1845      6500
 1846              	.LASF22:
 1847 005e 6F6C6444 		.ascii	"oldDivider\000"
 1847      69766964 
 1847      657200
 1848              	.LASF16:
 1849 0069 436C6F63 		.ascii	"Clock_3_StopBlock\000"
 1849      6B5F335F 
 1849      53746F70 
 1849      426C6F63 
 1849      6B00
 1850              	.LASF18:
 1851 007b 436C6F63 		.ascii	"Clock_3_SetDividerRegister\000"
 1851      6B5F335F 
 1851      53657444 
 1851      69766964 
 1851      65725265 
 1852              	.LASF40:
 1853 0096 433A5C55 		.ascii	"C:\\Users\\karunmj\\Documents\\GitHub\\m2m\\hardwar"
 1853      73657273 
 1853      5C6B6172 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 44


 1853      756E6D6A 
 1853      5C446F63 
 1854 00c3 655C7073 		.ascii	"e\\psoc5\\Campbell_Conductivity.cydsn\000"
 1854      6F63355C 
 1854      43616D70 
 1854      62656C6C 
 1854      5F436F6E 
 1855              	.LASF11:
 1856 00e7 666C6F61 		.ascii	"float\000"
 1856      7400
 1857              	.LASF34:
 1858 00ed 436C6F63 		.ascii	"Clock_3_GetSourceRegister\000"
 1858      6B5F335F 
 1858      47657453 
 1858      6F757263 
 1858      65526567 
 1859              	.LASF1:
 1860 0107 756E7369 		.ascii	"unsigned char\000"
 1860      676E6564 
 1860      20636861 
 1860      7200
 1861              	.LASF23:
 1862 0115 656E6162 		.ascii	"enabled\000"
 1862      6C656400 
 1863              	.LASF5:
 1864 011d 6C6F6E67 		.ascii	"long unsigned int\000"
 1864      20756E73 
 1864      69676E65 
 1864      6420696E 
 1864      7400
 1865              	.LASF3:
 1866 012f 73686F72 		.ascii	"short unsigned int\000"
 1866      7420756E 
 1866      7369676E 
 1866      65642069 
 1866      6E7400
 1867              	.LASF15:
 1868 0142 436C6F63 		.ascii	"Clock_3_Stop\000"
 1868      6B5F335F 
 1868      53746F70 
 1868      00
 1869              	.LASF20:
 1870 014f 636C6B44 		.ascii	"clkDivider\000"
 1870      69766964 
 1870      657200
 1871              	.LASF12:
 1872 015a 646F7562 		.ascii	"double\000"
 1872      6C6500
 1873              	.LASF21:
 1874 0161 72657374 		.ascii	"restart\000"
 1874      61727400 
 1875              	.LASF10:
 1876 0169 75696E74 		.ascii	"uint16\000"
 1876      313600
 1877              	.LASF8:
 1878 0170 756E7369 		.ascii	"unsigned int\000"
 1878      676E6564 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 45


 1878      20696E74 
 1878      00
 1879              	.LASF24:
 1880 017d 63757272 		.ascii	"currSrc\000"
 1880      53726300 
 1881              	.LASF7:
 1882 0185 6C6F6E67 		.ascii	"long long unsigned int\000"
 1882      206C6F6E 
 1882      6720756E 
 1882      7369676E 
 1882      65642069 
 1883              	.LASF35:
 1884 019c 436C6F63 		.ascii	"Clock_3_SetPhaseRegister\000"
 1884      6B5F335F 
 1884      53657450 
 1884      68617365 
 1884      52656769 
 1885              	.LASF27:
 1886 01b5 436C6F63 		.ascii	"Clock_3_ClearModeRegister\000"
 1886      6B5F335F 
 1886      436C6561 
 1886      724D6F64 
 1886      65526567 
 1887              	.LASF26:
 1888 01cf 6D6F6465 		.ascii	"modeBitMask\000"
 1888      4269744D 
 1888      61736B00 
 1889              	.LASF38:
 1890 01db 474E5520 		.ascii	"GNU C 4.4.1\000"
 1890      4320342E 
 1890      342E3100 
 1891              	.LASF13:
 1892 01e7 63686172 		.ascii	"char\000"
 1892      00
 1893              	.LASF32:
 1894 01ec 63757272 		.ascii	"currDiv\000"
 1894      44697600 
 1895              	.LASF2:
 1896 01f4 73686F72 		.ascii	"short int\000"
 1896      7420696E 
 1896      7400
 1897              	.LASF9:
 1898 01fe 75696E74 		.ascii	"uint8\000"
 1898      3800
 1899              	.LASF28:
 1900 0204 436C6F63 		.ascii	"Clock_3_GetDividerRegister\000"
 1900      6B5F335F 
 1900      47657444 
 1900      69766964 
 1900      65725265 
 1901              	.LASF39:
 1902 021f 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\Clock_3.c\000"
 1902      6E657261 
 1902      7465645F 
 1902      536F7572 
 1902      63655C50 
 1903              	.LASF4:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccRfuSyu.s 			page 46


 1904 0242 6C6F6E67 		.ascii	"long int\000"
 1904      20696E74 
 1904      00
 1905              	.LASF31:
 1906 024b 636C6B53 		.ascii	"clkSource\000"
 1906      6F757263 
 1906      6500
 1907              	.LASF36:
 1908 0255 636C6B50 		.ascii	"clkPhase\000"
 1908      68617365 
 1908      00
 1909              	.LASF0:
 1910 025e 7369676E 		.ascii	"signed char\000"
 1910      65642063 
 1910      68617200 
 1911              	.LASF14:
 1912 026a 436C6F63 		.ascii	"Clock_3_Start\000"
 1912      6B5F335F 
 1912      53746172 
 1912      7400
 1913              	.LASF17:
 1914 0278 436C6F63 		.ascii	"Clock_3_StandbyPower\000"
 1914      6B5F335F 
 1914      5374616E 
 1914      64627950 
 1914      6F776572 
 1915              	.LASF33:
 1916 028d 6F6C6453 		.ascii	"oldSrc\000"
 1916      726300
 1917              	.LASF37:
 1918 0294 436C6F63 		.ascii	"Clock_3_GetPhaseRegister\000"
 1918      6B5F335F 
 1918      47657450 
 1918      68617365 
 1918      52656769 
 1919              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
