diff --git a/deps/base64/base64/lib/arch/avx/codec.c b/deps/base64/base64/lib/arch/avx/codec.c
index b069618e..589932a8 100644
--- a/deps/base64/base64/lib/arch/avx/codec.c
+++ b/deps/base64/base64/lib/arch/avx/codec.c
@@ -13,7 +13,7 @@
 
 // Only enable inline assembly on supported compilers and on 64-bit CPUs.
 #ifndef BASE64_AVX_USE_ASM
-# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64
+# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64 && !defined(__i386__)
 #  define BASE64_AVX_USE_ASM 1
 # else
 #  define BASE64_AVX_USE_ASM 0
diff --git a/deps/base64/base64/lib/arch/avx2/codec.c b/deps/base64/base64/lib/arch/avx2/codec.c
index 8a2aa4a6..55332b0b 100644
--- a/deps/base64/base64/lib/arch/avx2/codec.c
+++ b/deps/base64/base64/lib/arch/avx2/codec.c
@@ -13,7 +13,7 @@
 
 // Only enable inline assembly on supported compilers and on 64-bit CPUs.
 #ifndef BASE64_AVX2_USE_ASM
-# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64
+# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64 && !defined(__i386__)
 #  define BASE64_AVX2_USE_ASM 1
 # else
 #  define BASE64_AVX2_USE_ASM 0
diff --git a/deps/base64/base64/lib/arch/sse41/codec.c b/deps/base64/base64/lib/arch/sse41/codec.c
index 6e5afe30..3d8d8868 100644
--- a/deps/base64/base64/lib/arch/sse41/codec.c
+++ b/deps/base64/base64/lib/arch/sse41/codec.c
@@ -13,7 +13,7 @@
 
 // Only enable inline assembly on supported compilers and on 64-bit CPUs.
 #ifndef BASE64_SSE41_USE_ASM
-# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64
+# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64 && !defined(__i386__)
 #  define BASE64_SSE41_USE_ASM 1
 # else
 #  define BASE64_SSE41_USE_ASM 0
diff --git a/deps/base64/base64/lib/arch/sse42/codec.c b/deps/base64/base64/lib/arch/sse42/codec.c
index dde823b7..17692dad 100644
--- a/deps/base64/base64/lib/arch/sse42/codec.c
+++ b/deps/base64/base64/lib/arch/sse42/codec.c
@@ -13,7 +13,7 @@
 
 // Only enable inline assembly on supported compilers and on 64-bit CPUs.
 #ifndef BASE64_SSE42_USE_ASM
-# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64
+# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64 && !defined(__i386__)
 #  define BASE64_SSE42_USE_ASM 1
 # else
 #  define BASE64_SSE42_USE_ASM 0
diff --git a/deps/base64/base64/lib/arch/ssse3/codec.c b/deps/base64/base64/lib/arch/ssse3/codec.c
index a812a290..6f463444 100644
--- a/deps/base64/base64/lib/arch/ssse3/codec.c
+++ b/deps/base64/base64/lib/arch/ssse3/codec.c
@@ -15,7 +15,7 @@
 // 32-bit CPUs with SSSE3 support, such as low-end Atoms, only have eight XMM
 // registers, which is not enough to run the inline assembly.
 #ifndef BASE64_SSSE3_USE_ASM
-# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64
+# if (defined(__GNUC__) || defined(__clang__)) && BASE64_WORDSIZE == 64 && !defined(__i386__)
 #  define BASE64_SSSE3_USE_ASM 1
 # else
 #  define BASE64_SSSE3_USE_ASM 0
