$date
	Tue Jun  7 21:29:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rv32ima_soc_tb $end
$var reg 1 ! CLOCK_50 $end
$var reg 1 " rst $end
$scope module rv32ima_top0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # rom_ce $end
$var wire 32 $ inst_addr [31:0] $end
$var wire 32 % inst [31:0] $end
$scope module rom0 $end
$var wire 1 # ce_i $end
$var wire 32 & addr_i [31:0] $end
$var reg 32 ' inst_o [31:0] $end
$upscope $end
$scope module rv32IMAcore0 $end
$var wire 1 ! clk_i $end
$var wire 32 ( rom_addr_o [31:0] $end
$var wire 32 ) rom_data_i [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 * wb_reg_we $end
$var wire 32 + wb_reg_wdata [31:0] $end
$var wire 5 , wb_reg_waddr [4:0] $end
$var wire 1 # rom_ce_o $end
$var wire 1 - reg2_re $end
$var wire 32 . reg2_data [31:0] $end
$var wire 5 / reg2_addr [4:0] $end
$var wire 1 0 reg1_re $end
$var wire 32 1 reg1_data [31:0] $end
$var wire 5 2 reg1_addr [4:0] $end
$var wire 32 3 pc [31:0] $end
$var wire 1 4 mem_reg_we_o $end
$var wire 1 5 mem_reg_we_i $end
$var wire 32 6 mem_reg_wdata_o [31:0] $end
$var wire 32 7 mem_reg_wdata_i [31:0] $end
$var wire 5 8 mem_reg_waddr_o [4:0] $end
$var wire 5 9 mem_reg_waddr_i [4:0] $end
$var wire 1 : id_reg_we_o $end
$var wire 5 ; id_reg_waddr_o [4:0] $end
$var wire 32 < id_op2_o [31:0] $end
$var wire 32 = id_op1_o [31:0] $end
$var wire 32 > id_inst_i [31:0] $end
$var wire 32 ? id_inst_addr_i [31:0] $end
$var wire 10 @ id_aluOp_o [9:0] $end
$var wire 1 A exe_reg_we_o $end
$var wire 1 B exe_reg_we_i $end
$var wire 32 C exe_reg_wdata_o [31:0] $end
$var wire 5 D exe_reg_waddr_o [4:0] $end
$var wire 5 E exe_reg_waddr_i [4:0] $end
$var wire 32 F exe_op2_i [31:0] $end
$var wire 32 G exe_op1_i [31:0] $end
$var wire 10 H exe_aluOp_i [9:0] $end
$scope module exe0 $end
$var wire 1 " rst_i $end
$var wire 1 B reg_we_i $end
$var wire 5 I reg_waddr_i [4:0] $end
$var wire 32 J op2_i [31:0] $end
$var wire 32 K op1_i [31:0] $end
$var wire 1 L op1_ge_op2_unsigned $end
$var wire 1 M op1_ge_op2_signed $end
$var wire 10 N aluOp_i [9:0] $end
$var reg 5 O reg_waddr_o [4:0] $end
$var reg 32 P reg_wdata_o [31:0] $end
$var reg 1 A reg_we_o $end
$upscope $end
$scope module exe_mem0 $end
$var wire 1 ! clk_i $end
$var wire 5 Q reg_waddr_i [4:0] $end
$var wire 32 R reg_wdata_i [31:0] $end
$var wire 1 A reg_we_i $end
$var wire 1 " rst_i $end
$var reg 5 S reg_waddr_o [4:0] $end
$var reg 32 T reg_wdata_o [31:0] $end
$var reg 1 5 reg_we_o $end
$upscope $end
$scope module id0 $end
$var wire 5 U exe_reg_waddr_i [4:0] $end
$var wire 32 V exe_reg_wdata_i [31:0] $end
$var wire 1 A exe_reg_we_i $end
$var wire 1 " rst_i $end
$var wire 5 W rs2 [4:0] $end
$var wire 5 X rs1 [4:0] $end
$var wire 32 Y reg2_rdata_i [31:0] $end
$var wire 32 Z reg1_rdata_i [31:0] $end
$var wire 5 [ rd [4:0] $end
$var wire 7 \ opcode [6:0] $end
$var wire 1 4 mem_reg_we_i $end
$var wire 32 ] mem_reg_wdata_i [31:0] $end
$var wire 5 ^ mem_reg_waddr_i [4:0] $end
$var wire 32 _ inst_i [31:0] $end
$var wire 32 ` inst_addr_i [31:0] $end
$var wire 7 a funct7 [6:0] $end
$var wire 3 b funct3 [2:0] $end
$var reg 10 c aluOp_o [9:0] $end
$var reg 32 d imm [31:0] $end
$var reg 32 e op1_o [31:0] $end
$var reg 32 f op2_o [31:0] $end
$var reg 5 g reg1_raddr_o [4:0] $end
$var reg 1 0 reg1_re_o $end
$var reg 5 h reg2_raddr_o [4:0] $end
$var reg 1 - reg2_re_o $end
$var reg 5 i reg_waddr_o [4:0] $end
$var reg 1 : reg_we_o $end
$upscope $end
$scope module id_exe0 $end
$var wire 10 j aluOp_i [9:0] $end
$var wire 1 ! clk_i $end
$var wire 32 k op1_i [31:0] $end
$var wire 32 l op2_i [31:0] $end
$var wire 5 m reg_waddr_i [4:0] $end
$var wire 1 : reg_we_i $end
$var wire 1 " rst_i $end
$var reg 10 n aluOp_o [9:0] $end
$var reg 32 o op1_o [31:0] $end
$var reg 32 p op2_o [31:0] $end
$var reg 5 q reg_waddr_o [4:0] $end
$var reg 1 B reg_we_o $end
$upscope $end
$scope module if_id0 $end
$var wire 1 ! clk_i $end
$var wire 32 r inst_addr_i [31:0] $end
$var wire 32 s inst_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 t inst_addr_o [31:0] $end
$var reg 32 u inst_o [31:0] $end
$upscope $end
$scope module mem0 $end
$var wire 5 v reg_waddr_i [4:0] $end
$var wire 32 w reg_wdata_i [31:0] $end
$var wire 1 5 reg_we_i $end
$var wire 1 " rst_i $end
$var reg 5 x reg_waddr_o [4:0] $end
$var reg 32 y reg_wdata_o [31:0] $end
$var reg 1 4 reg_we_o $end
$upscope $end
$scope module mem_wb0 $end
$var wire 1 ! clk_i $end
$var wire 5 z reg_waddr_i [4:0] $end
$var wire 32 { reg_wdata_i [31:0] $end
$var wire 1 4 reg_we_i $end
$var wire 1 " rst_i $end
$var reg 5 | reg_waddr_o [4:0] $end
$var reg 32 } reg_wdata_o [31:0] $end
$var reg 1 * reg_we_o $end
$upscope $end
$scope module pc_reg0 $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var reg 1 # ce_o $end
$var reg 32 ~ pc_o [31:0] $end
$upscope $end
$scope module regfile0 $end
$var wire 1 ! clk_i $end
$var wire 5 !" raddr1_i [4:0] $end
$var wire 5 "" raddr2_i [4:0] $end
$var wire 1 0 re1_i $end
$var wire 1 - re2_i $end
$var wire 1 " rst_i $end
$var wire 5 #" waddr_i [4:0] $end
$var wire 32 $" wdata_i [31:0] $end
$var wire 1 * we_i $end
$var reg 32 %" rdata1_o [31:0] $end
$var reg 32 &" rdata2_o [31:0] $end
$var integer 32 '" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 '"
b0 &"
b0 %"
bx $"
bx #"
b0 ""
b0 !"
bx ~
bx }
bx |
b0 {
b0 z
b0 y
b0 x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
bx d
b0 c
bx b
bx a
bx `
bx _
b0 ^
b0 ]
bx \
bx [
b0 Z
b0 Y
bx X
bx W
b0 V
b0 U
bx T
bx S
b0 R
b0 Q
b0 P
b0 O
bx N
xM
xL
bx K
bx J
bx I
bx H
bx G
bx F
bx E
b0 D
b0 C
xB
0A
b0 @
bx ?
bx >
b0 =
b0 <
b0 ;
0:
bx 9
b0 8
bx 7
b0 6
x5
04
bx 3
b0 2
b0 1
00
b0 /
b0 .
0-
bx ,
bx +
x*
bx )
bx (
bx '
bx &
bx %
bx $
x#
0"
0!
$end
#10
b0 %
b0 '
b0 )
b0 s
0#
b0 ?
b0 `
b0 t
b0 E
b0 I
b0 q
0B
1L
1M
b0 F
b0 J
b0 p
b0 G
b0 K
b0 o
b0 H
b0 N
b0 n
b0 7
b0 T
b0 w
05
b0 9
b0 S
b0 v
b0 +
b0 }
b0 $"
1*
b0 ,
b0 |
b0 #"
b0 W
b0 X
b0 [
b0 a
b0 b
b0 \
b0 >
b0 _
b0 u
1!
#20
0!
#30
b0 $
b0 &
b0 (
b0 r
b0 3
b0 ~
1!
#40
0!
#50
1!
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
#110
1!
#120
0!
#130
1!
#140
0!
#150
1!
#160
0!
#170
1!
#180
0!
#190
1!
#195
bx <
bx f
bx l
bx =
bx e
bx k
1"
#200
0!
#210
b101000010110001000010011 %
b101000010110001000010011 '
b101000010110001000010011 )
b101000010110001000010011 s
1#
bx F
bx J
bx p
xL
xM
bx G
bx K
bx o
0*
1!
#220
0!
#230
b1010 <
b1010 f
b1010 l
b0 =
b0 e
b0 k
b1100010011 @
b1100010011 c
b1100010011 j
b1010 d
10
b10 2
b10 g
b10 !"
b100 ;
b100 i
b100 m
1:
b10100100000001010010011 %
b10100100000001010010011 '
b10100100000001010010011 )
b10100100000001010010011 s
b1010 W
b10 X
b100 [
b110 b
b10011 \
b101000010110001000010011 >
b101000010110001000010011 _
b101000010110001000010011 u
b1 $
b1 &
b1 (
b1 r
b1 3
b1 ~
1!
#240
0!
#250
b101 <
b101 f
b101 l
b1010 =
b1010 e
b1010 k
b10011 @
b10011 c
b10011 j
b100 2
b100 g
b100 !"
b101 ;
b101 i
b101 m
b11111001110000101100001100010011 %
b11111001110000101100001100010011 '
b11111001110000101100001100010011 )
b11111001110000101100001100010011 s
b101 d
1A
b1010 C
b1010 P
b1010 R
b1010 V
b100 D
b100 O
b100 Q
b100 U
b101 W
b100 X
b101 [
b0 b
b10 $
b10 &
b10 (
b10 r
b10 3
b10 ~
b10100100000001010010011 >
b10100100000001010010011 _
b10100100000001010010011 u
b1 ?
b1 `
b1 t
b100 E
b100 I
b100 q
1B
0L
0M
b1010 F
b1010 J
b1010 p
b0 G
b0 K
b0 o
b1100010011 H
b1100010011 N
b1100010011 n
1!
#260
0!
#270
b11111111111111111111111110011100 <
b11111111111111111111111110011100 f
b11111111111111111111111110011100 l
b1111 =
b1111 e
b1111 k
b1000010011 @
b1000010011 c
b1000010011 j
b101 2
b101 g
b101 !"
b110 ;
b110 i
b110 m
b1010 6
b1010 ]
b1010 y
b1010 {
14
b100 8
b100 ^
b100 x
b100 z
b1111 C
b1111 P
b1111 R
b1111 V
b101 D
b101 O
b101 Q
b101 U
b11111111111111111111111110011100 d
b101000110111001110010011 %
b101000110111001110010011 '
b101000110111001110010011 )
b101000110111001110010011 s
b11100 W
b101 X
b110 [
b1111100 a
b100 b
b1010 7
b1010 T
b1010 w
15
b100 9
b100 S
b100 v
b101 E
b101 I
b101 q
b101 F
b101 J
b101 p
1L
1M
b1010 G
b1010 K
b1010 o
b10011 H
b10011 N
b10011 n
b11111001110000101100001100010011 >
b11111001110000101100001100010011 _
b11111001110000101100001100010011 u
b10 ?
b10 `
b10 t
b11 $
b11 &
b11 (
b11 r
b11 3
b11 ~
1!
#280
0!
#290
b1010 <
b1010 f
b1010 l
b11111111111111111111111110010011 =
b11111111111111111111111110010011 e
b11111111111111111111111110010011 k
b1110010011 @
b1110010011 c
b1110010011 j
b110 2
b110 g
b110 !"
b111 ;
b111 i
b111 m
b11000101011010000010011 %
b11000101011010000010011 '
b11000101011010000010011 )
b11000101011010000010011 s
b1010 d
b11111111111111111111111110010011 C
b11111111111111111111111110010011 P
b11111111111111111111111110010011 R
b11111111111111111111111110010011 V
b110 D
b110 O
b110 Q
b110 U
b1111 6
b1111 ]
b1111 y
b1111 {
b101 8
b101 ^
b101 x
b101 z
b1010 W
b110 X
b111 [
b0 a
b111 b
b100 $
b100 &
b100 (
b100 r
b100 3
b100 ~
b101000110111001110010011 >
b101000110111001110010011 _
b101000110111001110010011 u
b11 ?
b11 `
b11 t
b110 E
b110 I
b110 q
0L
b11111111111111111111111110011100 F
b11111111111111111111111110011100 J
b11111111111111111111111110011100 p
b1111 G
b1111 K
b1111 o
b1000010011 H
b1000010011 N
b1000010011 n
b1111 7
b1111 T
b1111 w
b101 9
b101 S
b101 v
b1010 +
b1010 }
b1010 $"
1*
b100 ,
b100 |
b100 #"
1!
#300
0!
#310
b1111 1
b1111 Z
b1111 %"
b110 <
b110 f
b110 l
b1111 =
b1111 e
b1111 k
b110010011 @
b110010011 c
b110010011 j
b101 2
b101 g
b101 !"
b1000 ;
b1000 i
b1000 m
b11111111111111111111111110010011 6
b11111111111111111111111110010011 ]
b11111111111111111111111110010011 y
b11111111111111111111111110010011 {
b110 8
b110 ^
b110 x
b110 z
b10 C
b10 P
b10 R
b10 V
b111 D
b111 O
b111 Q
b111 U
b110 d
b11111111101100110010010010010011 %
b11111111101100110010010010010011 '
b11111111101100110010010010010011 )
b11111111101100110010010010010011 s
b110 W
b101 X
b1000 [
b11 b
b1111 +
b1111 }
b1111 $"
b101 ,
b101 |
b101 #"
b11111111111111111111111110010011 7
b11111111111111111111111110010011 T
b11111111111111111111111110010011 w
b110 9
b110 S
b110 v
b111 E
b111 I
b111 q
1L
b1010 F
b1010 J
b1010 p
0M
b11111111111111111111111110010011 G
b11111111111111111111111110010011 K
b11111111111111111111111110010011 o
b1110010011 H
b1110010011 N
b1110010011 n
b11000101011010000010011 >
b11000101011010000010011 _
b11000101011010000010011 u
b100 ?
b100 `
b100 t
b101 $
b101 &
b101 (
b101 r
b101 3
b101 ~
1!
#320
0!
#330
b11111111111111111111111110010011 =
b11111111111111111111111110010011 e
b11111111111111111111111110010011 k
b11111111111111111111111110010011 1
b11111111111111111111111110010011 Z
b11111111111111111111111110010011 %"
b11111111111111111111111111111011 <
b11111111111111111111111111111011 f
b11111111111111111111111111111011 l
b100010011 @
b100010011 c
b100010011 j
b110 2
b110 g
b110 !"
b1001 ;
b1001 i
b1001 m
b1000100001010100010011 %
b1000100001010100010011 '
b1000100001010100010011 )
b1000100001010100010011 s
b11111111111111111111111111111011 d
b0 C
b0 P
b0 R
b0 V
b1000 D
b1000 O
b1000 Q
b1000 U
b10 6
b10 ]
b10 y
b10 {
b111 8
b111 ^
b111 x
b111 z
b11011 W
b110 X
b1001 [
b1111111 a
b10 b
b110 $
b110 &
b110 (
b110 r
b110 3
b110 ~
b11111111101100110010010010010011 >
b11111111101100110010010010010011 _
b11111111101100110010010010010011 u
b101 ?
b101 `
b101 t
b1000 E
b1000 I
b1000 q
b110 F
b110 J
b110 p
1M
b1111 G
b1111 K
b1111 o
b110010011 H
b110010011 N
b110010011 n
b10 7
b10 T
b10 w
b111 9
b111 S
b111 v
b11111111111111111111111110010011 +
b11111111111111111111111110010011 }
b11111111111111111111111110010011 $"
b110 ,
b110 |
b110 #"
1!
#340
0!
#350
b0 1
b0 Z
b0 %"
b10 <
b10 f
b10 l
b10 =
b10 e
b10 k
b10010011 @
b10010011 c
b10010011 j
00
b0 2
b0 g
b0 !"
b0 ;
b0 i
b0 m
b0 6
b0 ]
b0 y
b0 {
b1000 8
b1000 ^
b1000 x
b1000 z
b1 C
b1 P
b1 R
b1 V
b1001 D
b1001 O
b1001 Q
b1001 U
b10 d
b1100110101010110010011 %
b1100110101010110010011 '
b1100110101010110010011 )
b1100110101010110010011 s
1:
b10 W
b100 X
b1010 [
b0 a
b1 b
b10 +
b10 }
b10 $"
b111 ,
b111 |
b111 #"
b0 7
b0 T
b0 w
b1000 9
b1000 S
b1000 v
b1001 E
b1001 I
b1001 q
0L
b11111111111111111111111111111011 F
b11111111111111111111111111111011 J
b11111111111111111111111111111011 p
0M
b11111111111111111111111110010011 G
b11111111111111111111111110010011 K
b11111111111111111111111110010011 o
b100010011 H
b100010011 N
b100010011 n
b1000100001010100010011 >
b1000100001010100010011 _
b1000100001010100010011 u
b110 ?
b110 `
b110 t
b111 $
b111 &
b111 (
b111 r
b111 3
b111 ~
1!
#360
0!
#370
b1010010011 @
b1010010011 c
b1010010011 j
bx %
bx '
bx )
bx s
0A
b0 C
b0 P
b0 R
b0 V
b0 D
b0 O
b0 Q
b0 U
b1 6
b1 ]
b1 y
b1 {
b1001 8
b1001 ^
b1001 x
b1001 z
b11 W
b110 X
b1011 [
b101 b
0:
b1000 $
b1000 &
b1000 (
b1000 r
b1000 3
b1000 ~
b1100110101010110010011 >
b1100110101010110010011 _
b1100110101010110010011 u
b111 ?
b111 `
b111 t
b0 E
b0 I
b0 q
1L
b10 F
b10 J
b10 p
1M
b10 G
b10 K
b10 o
b10010011 H
b10010011 N
b10010011 n
b1 7
b1 T
b1 w
b1001 9
b1001 S
b1001 v
b0 +
b0 }
b0 $"
b1000 ,
b1000 |
b1000 #"
1!
#380
0!
#390
b0 @
b0 c
b0 j
b0 6
b0 ]
b0 y
b0 {
04
b0 8
b0 ^
b0 x
b0 z
bx W
bx X
bx [
bx a
bx b
bx \
b1 +
b1 }
b1 $"
b1001 ,
b1001 |
b1001 #"
b0 7
b0 T
b0 w
05
b0 9
b0 S
b0 v
0B
b1010010011 H
b1010010011 N
b1010010011 n
bx >
bx _
bx u
b1000 ?
b1000 `
b1000 t
b1001 $
b1001 &
b1001 (
b1001 r
b1001 3
b1001 ~
1!
#400
0!
#410
b1010 $
b1010 &
b1010 (
b1010 r
b1010 3
b1010 ~
b1001 ?
b1001 `
b1001 t
b0 H
b0 N
b0 n
b0 +
b0 }
b0 $"
0*
b0 ,
b0 |
b0 #"
1!
#420
0!
#430
b1010 ?
b1010 `
b1010 t
b1011 $
b1011 &
b1011 (
b1011 r
b1011 3
b1011 ~
1!
#440
0!
#450
b1100 $
b1100 &
b1100 (
b1100 r
b1100 3
b1100 ~
b1011 ?
b1011 `
b1011 t
1!
#460
0!
#470
b1100 ?
b1100 `
b1100 t
b1101 $
b1101 &
b1101 (
b1101 r
b1101 3
b1101 ~
1!
#480
0!
#490
b1110 $
b1110 &
b1110 (
b1110 r
b1110 3
b1110 ~
b1101 ?
b1101 `
b1101 t
1!
#500
0!
#510
b1110 ?
b1110 `
b1110 t
b1111 $
b1111 &
b1111 (
b1111 r
b1111 3
b1111 ~
1!
#520
0!
#530
b10000 $
b10000 &
b10000 (
b10000 r
b10000 3
b10000 ~
b1111 ?
b1111 `
b1111 t
1!
#540
0!
#550
b10000 ?
b10000 `
b10000 t
b10001 $
b10001 &
b10001 (
b10001 r
b10001 3
b10001 ~
1!
#560
0!
#570
b10010 $
b10010 &
b10010 (
b10010 r
b10010 3
b10010 ~
b10001 ?
b10001 `
b10001 t
1!
#580
0!
#590
b10010 ?
b10010 `
b10010 t
b10011 $
b10011 &
b10011 (
b10011 r
b10011 3
b10011 ~
1!
#600
0!
#610
b10100 $
b10100 &
b10100 (
b10100 r
b10100 3
b10100 ~
b10011 ?
b10011 `
b10011 t
1!
#620
0!
#630
b10100 ?
b10100 `
b10100 t
b10101 $
b10101 &
b10101 (
b10101 r
b10101 3
b10101 ~
1!
#640
0!
#650
b10110 $
b10110 &
b10110 (
b10110 r
b10110 3
b10110 ~
b10101 ?
b10101 `
b10101 t
1!
#660
0!
#670
b10110 ?
b10110 `
b10110 t
b10111 $
b10111 &
b10111 (
b10111 r
b10111 3
b10111 ~
1!
#680
0!
#690
b11000 $
b11000 &
b11000 (
b11000 r
b11000 3
b11000 ~
b10111 ?
b10111 `
b10111 t
1!
#700
0!
#710
b11000 ?
b11000 `
b11000 t
b11001 $
b11001 &
b11001 (
b11001 r
b11001 3
b11001 ~
1!
#720
0!
#730
b11010 $
b11010 &
b11010 (
b11010 r
b11010 3
b11010 ~
b11001 ?
b11001 `
b11001 t
1!
#740
0!
#750
b11010 ?
b11010 `
b11010 t
b11011 $
b11011 &
b11011 (
b11011 r
b11011 3
b11011 ~
1!
#760
0!
#770
b11100 $
b11100 &
b11100 (
b11100 r
b11100 3
b11100 ~
b11011 ?
b11011 `
b11011 t
1!
#780
0!
#790
b11100 ?
b11100 `
b11100 t
b11101 $
b11101 &
b11101 (
b11101 r
b11101 3
b11101 ~
1!
#800
0!
#810
b11110 $
b11110 &
b11110 (
b11110 r
b11110 3
b11110 ~
b11101 ?
b11101 `
b11101 t
1!
#820
0!
#830
b11110 ?
b11110 `
b11110 t
b11111 $
b11111 &
b11111 (
b11111 r
b11111 3
b11111 ~
1!
#840
0!
#850
b100000 $
b100000 &
b100000 (
b100000 r
b100000 3
b100000 ~
b11111 ?
b11111 `
b11111 t
1!
#860
0!
#870
b100000 ?
b100000 `
b100000 t
b100001 $
b100001 &
b100001 (
b100001 r
b100001 3
b100001 ~
1!
#880
0!
#890
b100010 $
b100010 &
b100010 (
b100010 r
b100010 3
b100010 ~
b100001 ?
b100001 `
b100001 t
1!
#900
0!
#910
b100010 ?
b100010 `
b100010 t
b100011 $
b100011 &
b100011 (
b100011 r
b100011 3
b100011 ~
1!
#920
0!
#930
b100100 $
b100100 &
b100100 (
b100100 r
b100100 3
b100100 ~
b100011 ?
b100011 `
b100011 t
1!
#940
0!
#950
b100100 ?
b100100 `
b100100 t
b100101 $
b100101 &
b100101 (
b100101 r
b100101 3
b100101 ~
1!
#960
0!
#970
b100110 $
b100110 &
b100110 (
b100110 r
b100110 3
b100110 ~
b100101 ?
b100101 `
b100101 t
1!
#980
0!
#990
b100110 ?
b100110 `
b100110 t
b100111 $
b100111 &
b100111 (
b100111 r
b100111 3
b100111 ~
1!
#1000
0!
#1010
b101000 $
b101000 &
b101000 (
b101000 r
b101000 3
b101000 ~
b100111 ?
b100111 `
b100111 t
1!
#1020
0!
#1030
b101000 ?
b101000 `
b101000 t
b101001 $
b101001 &
b101001 (
b101001 r
b101001 3
b101001 ~
1!
#1040
0!
#1050
b101010 $
b101010 &
b101010 (
b101010 r
b101010 3
b101010 ~
b101001 ?
b101001 `
b101001 t
1!
#1060
0!
#1070
b101010 ?
b101010 `
b101010 t
b101011 $
b101011 &
b101011 (
b101011 r
b101011 3
b101011 ~
1!
#1080
0!
#1090
b101100 $
b101100 &
b101100 (
b101100 r
b101100 3
b101100 ~
b101011 ?
b101011 `
b101011 t
1!
#1100
0!
#1110
b101100 ?
b101100 `
b101100 t
b101101 $
b101101 &
b101101 (
b101101 r
b101101 3
b101101 ~
1!
#1120
0!
#1130
b101110 $
b101110 &
b101110 (
b101110 r
b101110 3
b101110 ~
b101101 ?
b101101 `
b101101 t
1!
#1140
0!
#1150
b101110 ?
b101110 `
b101110 t
b101111 $
b101111 &
b101111 (
b101111 r
b101111 3
b101111 ~
1!
#1160
0!
#1170
b110000 $
b110000 &
b110000 (
b110000 r
b110000 3
b110000 ~
b101111 ?
b101111 `
b101111 t
1!
#1180
0!
#1190
b110000 ?
b110000 `
b110000 t
b110001 $
b110001 &
b110001 (
b110001 r
b110001 3
b110001 ~
1!
#1195
