Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <opb_adc5g_controller_0>.
    Set property "BOX_TYPE = user_black_box" for instance <infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <opb0>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_opb_bridge_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <sys_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_XSG_core_config>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_1narrow_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_1narrow_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_1narrow>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_3narrow_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_3narrow_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_3narrow>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_4narrow_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_4narrow_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_4narrow>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_4wide_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_4wide_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_4wide>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adc0_delay>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap0_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap0_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap0_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap0_status>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap0_trig_offset>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap1_bram_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap1_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap1_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap1_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap1_status>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap1_trig_offset>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap2_bram_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap2_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap2_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap2_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap2_status>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_adcsnap2_trig_offset>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_asiaa_adc5g0>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_cnt_rst>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_get_data>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_snap_trig>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_sync_gen_sync>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_sync_gen_sync_period_sel>.
    Set property "BOX_TYPE = user_black_box" for instance <testing_sync_gen_sync_period_var>.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_datain_pin> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_datain_tap> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_adc3wire_clk> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_adc3wire_data> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_adc3wire_spi_rst> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_modepin> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_reset> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_dcm_reset> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_psclk> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_psen> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_psincdec> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1382: Output port <adc1_tap_rst> of the instance <opb_adc5g_controller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk_lock> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <sys_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <aux_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <idelay_rdy> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <clk_200> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1435: Output port <clk_100> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1467: Output port <op_reset_o> of the instance <reset_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_MRequest> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_rdDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_wrDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_pendReq> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_beXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_beAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_busLock> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_dwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_dwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_fwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_fwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_hwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_hwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1475: Output port <OPB_toutSup> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 1573: Output port <soft_reset> of the instance <sys_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 2239: Output port <adc_reset_o> of the instance <testing_asiaa_adc5g0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 2239: Output port <ctrl_clk90_out> of the instance <testing_asiaa_adc5g0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 2239: Output port <ctrl_clk180_out> of the instance <testing_asiaa_adc5g0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system.vhd" line 2239: Output port <ctrl_clk270_out> of the instance <testing_asiaa_adc5g0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/system_testing_asiaa_adc5g0_wrapper.ngc>.
Reading core <../implementation/system_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_opb_adc5g_controller_0_wrapper.ngc>.
Reading core <../implementation/system_epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_opb0_wrapper.ngc>.
Reading core <../implementation/system_testing_xsg_core_config_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_sys_block_inst_wrapper.ngc>.
Reading core <../implementation/system_testing_1narrow_ramif_wrapper.ngc>.
Reading core <../implementation/system_testing_3narrow_ramif_wrapper.ngc>.
Reading core <../implementation/system_testing_4narrow_ramif_wrapper.ngc>.
Reading core <../implementation/system_testing_4wide_ramif_wrapper.ngc>.
Reading core <../implementation/system_testing_adc0_delay_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap0_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap0_ctrl_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap0_status_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap0_trig_offset_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap1_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap1_ctrl_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap1_status_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap1_trig_offset_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap2_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap2_ctrl_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap2_status_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap2_trig_offset_wrapper.ngc>.
Reading core <../implementation/system_testing_cnt_rst_wrapper.ngc>.
Reading core <../implementation/system_testing_get_data_wrapper.ngc>.
Reading core <../implementation/system_testing_snap_trig_wrapper.ngc>.
Reading core <../implementation/system_testing_sync_gen_sync_wrapper.ngc>.
Reading core <../implementation/system_testing_sync_gen_sync_period_sel_wrapper.ngc>.
Reading core <../implementation/system_testing_sync_gen_sync_period_var_wrapper.ngc>.
Reading core <../implementation/system_reset_block_inst_wrapper.ngc>.
Reading core <../implementation/system_testing_1narrow_wrapper.ngc>.
Reading core <../implementation/system_testing_3narrow_wrapper.ngc>.
Reading core <../implementation/system_testing_4narrow_wrapper.ngc>.
Reading core <../implementation/system_testing_4wide_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap0_bram_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap1_bram_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap2_bram_wrapper.ngc>.
Reading core <../implementation/system_testing_1narrow_ramblk_wrapper.ngc>.
Reading core <../implementation/system_testing_3narrow_ramblk_wrapper.ngc>.
Reading core <../implementation/system_testing_4narrow_ramblk_wrapper.ngc>.
Reading core <../implementation/system_testing_4wide_ramblk_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap1_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_testing_adcsnap2_bram_ramblk_wrapper.ngc>.
Loading core <system_epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <system_testing_asiaa_adc5g0_wrapper> for timing and area information for instance <testing_asiaa_adc5g0>.
Loading core <system_infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <system_opb_adc5g_controller_0_wrapper> for timing and area information for instance <opb_adc5g_controller_0>.
Loading core <system_epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <system_opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <system_testing_xsg_core_config_wrapper> for timing and area information for instance <testing_XSG_core_config>.
Loading core <system_sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <system_testing_1narrow_ramif_wrapper> for timing and area information for instance <testing_1narrow_ramif>.
Loading core <system_testing_3narrow_ramif_wrapper> for timing and area information for instance <testing_3narrow_ramif>.
Loading core <system_testing_4narrow_ramif_wrapper> for timing and area information for instance <testing_4narrow_ramif>.
Loading core <system_testing_4wide_ramif_wrapper> for timing and area information for instance <testing_4wide_ramif>.
Loading core <system_testing_adc0_delay_wrapper> for timing and area information for instance <testing_adc0_delay>.
Loading core <system_testing_adcsnap0_bram_ramblk_wrapper> for timing and area information for instance <testing_adcsnap0_bram_ramblk>.
Loading core <system_testing_adcsnap0_ctrl_wrapper> for timing and area information for instance <testing_adcsnap0_ctrl>.
Loading core <system_testing_adcsnap0_status_wrapper> for timing and area information for instance <testing_adcsnap0_status>.
Loading core <system_testing_adcsnap0_trig_offset_wrapper> for timing and area information for instance <testing_adcsnap0_trig_offset>.
Loading core <system_testing_adcsnap1_bram_ramif_wrapper> for timing and area information for instance <testing_adcsnap1_bram_ramif>.
Loading core <system_testing_adcsnap1_ctrl_wrapper> for timing and area information for instance <testing_adcsnap1_ctrl>.
Loading core <system_testing_adcsnap1_status_wrapper> for timing and area information for instance <testing_adcsnap1_status>.
Loading core <system_testing_adcsnap1_trig_offset_wrapper> for timing and area information for instance <testing_adcsnap1_trig_offset>.
Loading core <system_testing_adcsnap2_bram_ramif_wrapper> for timing and area information for instance <testing_adcsnap2_bram_ramif>.
Loading core <system_testing_adcsnap2_ctrl_wrapper> for timing and area information for instance <testing_adcsnap2_ctrl>.
Loading core <system_testing_adcsnap2_status_wrapper> for timing and area information for instance <testing_adcsnap2_status>.
Loading core <system_testing_adcsnap2_trig_offset_wrapper> for timing and area information for instance <testing_adcsnap2_trig_offset>.
Loading core <system_testing_cnt_rst_wrapper> for timing and area information for instance <testing_cnt_rst>.
Loading core <system_testing_get_data_wrapper> for timing and area information for instance <testing_get_data>.
Loading core <system_testing_snap_trig_wrapper> for timing and area information for instance <testing_snap_trig>.
Loading core <system_testing_sync_gen_sync_wrapper> for timing and area information for instance <testing_sync_gen_sync>.
Loading core <system_testing_sync_gen_sync_period_sel_wrapper> for timing and area information for instance <testing_sync_gen_sync_period_sel>.
Loading core <system_testing_sync_gen_sync_period_var_wrapper> for timing and area information for instance <testing_sync_gen_sync_period_var>.
Loading core <system_reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <system_testing_1narrow_wrapper> for timing and area information for instance <testing_1narrow>.
Loading core <system_testing_3narrow_wrapper> for timing and area information for instance <testing_3narrow>.
Loading core <system_testing_4narrow_wrapper> for timing and area information for instance <testing_4narrow>.
Loading core <system_testing_4wide_wrapper> for timing and area information for instance <testing_4wide>.
Loading core <system_testing_adcsnap0_bram_wrapper> for timing and area information for instance <testing_adcsnap0_bram>.
Loading core <system_testing_adcsnap1_bram_wrapper> for timing and area information for instance <testing_adcsnap1_bram>.
Loading core <system_testing_adcsnap2_bram_wrapper> for timing and area information for instance <testing_adcsnap2_bram>.
Loading core <system_testing_1narrow_ramblk_wrapper> for timing and area information for instance <testing_1narrow_ramblk>.
Loading core <system_testing_3narrow_ramblk_wrapper> for timing and area information for instance <testing_3narrow_ramblk>.
Loading core <system_testing_4narrow_ramblk_wrapper> for timing and area information for instance <testing_4narrow_ramblk>.
Loading core <system_testing_4wide_ramblk_wrapper> for timing and area information for instance <testing_4wide_ramblk>.
Loading core <system_testing_adcsnap1_bram_ramblk_wrapper> for timing and area information for instance <testing_adcsnap1_bram_ramblk>.
Loading core <system_testing_adcsnap2_bram_ramblk_wrapper> for timing and area information for instance <testing_adcsnap2_bram_ramblk>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <opb_adc5g_controller_0/opb_ack> in Unit <opb_adc5g_controller_0> is equivalent to the following FF/Latch : <opb_adc5g_controller_0/opb_ack_1> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[117].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[100].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[113].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[102].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[126].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[98].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[122].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[111].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[124].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[107].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[120].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[109].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_0> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_1> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_2> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_3> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_4> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_5> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_6> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_7> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[105].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/x4zone_wide_8f6b71c203/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following 3 FFs/Latches : <testing_x0/x4zone_narrow_546d740714/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/x3zone_narrow_0e4bab562c/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/x1zone_narrow_1657a5f38b/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline1_956a46503e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following 129 FFs/Latches : <testing_x0/pipeline1_956a46503e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[118].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[114].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[103].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[116].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_8> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_9> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_0> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_1> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_2> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_3> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_4> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_5> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_6> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_7> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_8> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_9> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[99].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[112].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[125].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[127].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[108].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[121].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[110].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[123].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[104].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[106].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[119].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[115].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000241> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000242> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024e> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000261> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000262> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000250> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap0_status/register_readyRR> in Unit <testing_adcsnap0_status> is equivalent to the following FF/Latch : <testing_adcsnap0_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap0_trig_offset/register_readyRR> in Unit <testing_adcsnap0_trig_offset> is equivalent to the following FF/Latch : <testing_adcsnap0_trig_offset/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap1_status/register_readyRR> in Unit <testing_adcsnap1_status> is equivalent to the following FF/Latch : <testing_adcsnap1_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap1_trig_offset/register_readyRR> in Unit <testing_adcsnap1_trig_offset> is equivalent to the following FF/Latch : <testing_adcsnap1_trig_offset/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap2_status/register_readyRR> in Unit <testing_adcsnap2_status> is equivalent to the following FF/Latch : <testing_adcsnap2_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap2_trig_offset/register_readyRR> in Unit <testing_adcsnap2_trig_offset> is equivalent to the following FF/Latch : <testing_adcsnap2_trig_offset/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_cnt_rst/register_readyRR> in Unit <testing_cnt_rst> is equivalent to the following FF/Latch : <testing_cnt_rst/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_get_data/register_readyRR> in Unit <testing_get_data> is equivalent to the following FF/Latch : <testing_get_data/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_snap_trig/register_readyRR> in Unit <testing_snap_trig> is equivalent to the following FF/Latch : <testing_snap_trig/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_sync_gen_sync/register_readyRR> in Unit <testing_sync_gen_sync> is equivalent to the following FF/Latch : <testing_sync_gen_sync/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_sync_gen_sync_period_sel/register_readyRR> in Unit <testing_sync_gen_sync_period_sel> is equivalent to the following FF/Latch : <testing_sync_gen_sync_period_sel/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_sync_gen_sync_period_var/register_readyRR> in Unit <testing_sync_gen_sync_period_var> is equivalent to the following FF/Latch : <testing_sync_gen_sync_period_var/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <opb_adc5g_controller_0/opb_ack> in Unit <opb_adc5g_controller_0> is equivalent to the following FF/Latch : <opb_adc5g_controller_0/opb_ack_1> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[117].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[100].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[113].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[102].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[126].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[98].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[122].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[111].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[124].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[107].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[120].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[109].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_0> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_1> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_2> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_3> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_4> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_5> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_6> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_7> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[105].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/x4zone_wide_8f6b71c203/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following 3 FFs/Latches : <testing_x0/x4zone_narrow_546d740714/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/x3zone_narrow_0e4bab562c/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/x1zone_narrow_1657a5f38b/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline1_956a46503e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following 129 FFs/Latches : <testing_x0/pipeline1_956a46503e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[118].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[114].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[103].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[116].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_8> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_9> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_0> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_1> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_2> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_3> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_4> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_5> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_6> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_7> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_8> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_9> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[99].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[112].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[125].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[127].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[108].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[121].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[110].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[123].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[104].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[106].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[119].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[115].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000241> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000242> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024e> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000261> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000262> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000250> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[117].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[100].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[113].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[102].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[126].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[98].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[122].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[111].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[124].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[107].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[120].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[109].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_0> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_1> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_2> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_3> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_4> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_5> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_6> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_7> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[105].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/x4zone_wide_8f6b71c203/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following 3 FFs/Latches : <testing_x0/x4zone_narrow_546d740714/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/x3zone_narrow_0e4bab562c/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/x1zone_narrow_1657a5f38b/re_gister/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline1_956a46503e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following 129 FFs/Latches : <testing_x0/pipeline1_956a46503e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap2_2f17a59c2d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap9_4aadcad313/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap8_5fee10c455/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap7_e5e5504166/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap6_a1a820a0ca/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap5_686ec112ea/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap4_c55fdcad54/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap3_d28568b8c8/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap16_a86adef5ab/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap15_4cc1484fc5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap14_9520a30170/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap13_eb4ff69434/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap12_b5f8148d42/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap11_dc4ee3c9af/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap10_5e42ac2cd6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <testing_x0/dec_fir0_4fb6ae1aab/fir_col1_44fda80ac2/fir_tap1_7f8b44731a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[118].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[114].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[103].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[116].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_8> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap1_0d1e223887/add_del/op_mem_20_24_0_9> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap1_0d1e223887/add_gen_86610d39be/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_0> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_1> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_2> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_3> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_4> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_5> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_6> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_7> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_8> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/adcsnap0_c881771cde/add_del/op_mem_20_24_0_9> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/adcsnap0_c881771cde/add_gen_dfdf868483/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[99].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline259_dd7a96e81f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[112].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[125].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline270_85325941bb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline268_623da88e61/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[127].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline263_ac99841204/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[108].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[121].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline261_ad5086717b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[110].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[123].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline256_a49ba71cff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline265_e9a0a8f000/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[104].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[106].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline258_1973fe9bc0/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline267_5f9da5e554/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[119].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline266_d3b80549dc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline260_a03a195b31/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline269_cbe8914863/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline264_1cc2b01ebd/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[115].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline257_9ee0b87238/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline262_89cc8c1dc7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <testing_x0/pipeline276_7f18d38ff3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <testing_XSG_core_config> is equivalent to the following FF/Latch : <testing_x0/pipeline271_d966ce94f8/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000241> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000242> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024e> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000261> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000262> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000250> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000241> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000242> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000241> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000242> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024e> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024e> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000261> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000262> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000261> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000262> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000250> 
INFO:Xst:2260 - The FF/Latch <blk0000000b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000024f> 
INFO:Xst:2260 - The FF/Latch <blk0000001b> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000250> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap0_status/register_readyRR> in Unit <testing_adcsnap0_status> is equivalent to the following FF/Latch : <testing_adcsnap0_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap0_trig_offset/register_readyRR> in Unit <testing_adcsnap0_trig_offset> is equivalent to the following FF/Latch : <testing_adcsnap0_trig_offset/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap1_status/register_readyRR> in Unit <testing_adcsnap1_status> is equivalent to the following FF/Latch : <testing_adcsnap1_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap1_trig_offset/register_readyRR> in Unit <testing_adcsnap1_trig_offset> is equivalent to the following FF/Latch : <testing_adcsnap1_trig_offset/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap2_status/register_readyRR> in Unit <testing_adcsnap2_status> is equivalent to the following FF/Latch : <testing_adcsnap2_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_adcsnap2_trig_offset/register_readyRR> in Unit <testing_adcsnap2_trig_offset> is equivalent to the following FF/Latch : <testing_adcsnap2_trig_offset/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_cnt_rst/register_readyRR> in Unit <testing_cnt_rst> is equivalent to the following FF/Latch : <testing_cnt_rst/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_get_data/register_readyRR> in Unit <testing_get_data> is equivalent to the following FF/Latch : <testing_get_data/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_snap_trig/register_readyRR> in Unit <testing_snap_trig> is equivalent to the following FF/Latch : <testing_snap_trig/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_sync_gen_sync/register_readyRR> in Unit <testing_sync_gen_sync> is equivalent to the following FF/Latch : <testing_sync_gen_sync/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_sync_gen_sync_period_sel/register_readyRR> in Unit <testing_sync_gen_sync_period_sel> is equivalent to the following FF/Latch : <testing_sync_gen_sync_period_sel/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <testing_sync_gen_sync_period_var/register_readyRR> in Unit <testing_sync_gen_sync_period_var> is equivalent to the following FF/Latch : <testing_sync_gen_sync_period_var/register_readyRR_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6913
#      GND                         : 354
#      INV                         : 152
#      LUT1                        : 344
#      LUT2                        : 1308
#      LUT3                        : 1138
#      LUT4                        : 1023
#      LUT5                        : 372
#      LUT6                        : 671
#      MUXCY                       : 623
#      MUXCY_D                     : 56
#      MUXCY_L                     : 52
#      MUXF7                       : 3
#      VCC                         : 322
#      XORCY                       : 495
# FlipFlops/Latches                : 9157
#      FD                          : 1261
#      FDC                         : 51
#      FDCE                        : 201
#      FDE                         : 3230
#      FDP                         : 11
#      FDPE                        : 8
#      FDR                         : 485
#      FDRE                        : 3726
#      FDS                         : 16
#      FDSE                        : 168
# RAMS                             : 50
#      RAM32M                      : 24
#      RAMB18E1                    : 16
#      RAMB36E1                    : 10
# Shift Registers                  : 603
#      SRL16                       : 1
#      SRL16E                      : 215
#      SRLC16E                     : 387
# Clock Buffers                    : 16
#      BUFG                        : 16
# IO Buffers                       : 110
#      IBUF                        : 33
#      IBUFDS                      : 2
#      IBUFDS_LVDS_25              : 32
#      IBUFG                       : 1
#      IBUFGDS                     : 2
#      IOBUF                       : 32
#      OBUF                        : 8
# DSPs                             : 466
#      DSP48E1                     : 466
# Others                           : 69
#      BUFR                        : 1
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 32
#      ISERDESE1                   : 32
#      MMCM_ADV                    : 3

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:            9157  out of  595200     1%  
 Number of Slice LUTs:                 5707  out of  297600     1%  
    Number used as Logic:              5008  out of  297600     1%  
    Number used as Memory:              699  out of  122240     0%  
       Number used as RAM:               96
       Number used as SRL:              603

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11474
   Number with an unused Flip Flop:    2317  out of  11474    20%  
   Number with an unused LUT:          5767  out of  11474    50%  
   Number of fully used LUT-FF pairs:  3390  out of  11474    29%  
   Number of unique control sets:       320

IO Utilization: 
 Number of IOs:                         146
 Number of bonded IOBs:                  73  out of    840     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               18  out of   1064     1%  
    Number using Block RAM only:         18
 Number of BUFG/BUFGCTRLs:               16  out of     32    50%  
 Number of DSP48E1s:                    466  out of   2016    23%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
epb_clk_in                         | IBUFG+BUFG             | 1351  |
adc0clk_p                          | MMCM_ADV:CLKOUT1       | 8925  |
sys_clk_p                          | MMCM_ADV:CLKOUT1       | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                                                                                               | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
testing_XSG_core_config/testing_XSG_core_config/testing_adcsnap2_status_user_data_in<13>(testing_XSG_core_config/testing_XSG_core_config/XST_GND:G)                                                                                                                                                                  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp6_afa68a985f/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 32    |
testing_adcsnap0_bram_ramblk/testing_adcsnap0_bram_ramblk/bram_inst/N1(testing_adcsnap0_bram_ramblk/testing_adcsnap0_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                | NONE(testing_adcsnap0_bram_ramblk/testing_adcsnap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                              | 16    |
testing_1narrow_ramblk/testing_1narrow_ramblk/net_gnd0(testing_1narrow_ramblk/testing_1narrow_ramblk/XST_GND:G)                                                                                                                                                                                                      | NONE(testing_1narrow_ramblk/testing_1narrow_ramblk/ramb36e1_0)                                                                                                                                                                                                                                | 4     |
testing_3narrow_ramblk/testing_3narrow_ramblk/net_gnd0(testing_3narrow_ramblk/testing_3narrow_ramblk/XST_GND:G)                                                                                                                                                                                                      | NONE(testing_3narrow_ramblk/testing_3narrow_ramblk/ramb36e1_0)                                                                                                                                                                                                                                | 4     |
testing_4narrow_ramblk/testing_4narrow_ramblk/net_gnd0(testing_4narrow_ramblk/testing_4narrow_ramblk/XST_GND:G)                                                                                                                                                                                                      | NONE(testing_4narrow_ramblk/testing_4narrow_ramblk/ramb36e1_0)                                                                                                                                                                                                                                | 4     |
testing_4wide_ramblk/testing_4wide_ramblk/net_gnd0(testing_4wide_ramblk/testing_4wide_ramblk/XST_GND:G)                                                                                                                                                                                                              | NONE(testing_4wide_ramblk/testing_4wide_ramblk/ramb36e1_0)                                                                                                                                                                                                                                    | 4     |
testing_adcsnap1_bram_ramblk/testing_adcsnap1_bram_ramblk/net_gnd0(testing_adcsnap1_bram_ramblk/testing_adcsnap1_bram_ramblk/XST_GND:G)                                                                                                                                                                              | NONE(testing_adcsnap1_bram_ramblk/testing_adcsnap1_bram_ramblk/ramb36e1_0)                                                                                                                                                                                                                    | 4     |
testing_adcsnap2_bram_ramblk/testing_adcsnap2_bram_ramblk/net_gnd0(testing_adcsnap2_bram_ramblk/testing_adcsnap2_bram_ramblk/XST_GND:G)                                                                                                                                                                              | NONE(testing_adcsnap2_bram_ramblk/testing_adcsnap2_bram_ramblk/ramb36e1_0)                                                                                                                                                                                                                    | 4     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp0_ad2360f468/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp0_ad2360f468/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp0_ad2360f468/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp10_d5b99ecf06/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp10_d5b99ecf06/dual_port_ram/comp0.core_instance0/XST_GND:G)| NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp10_d5b99ecf06/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp11_e733af3693/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp11_e733af3693/dual_port_ram/comp0.core_instance0/XST_GND:G)| NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp11_e733af3693/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp12_8f38a40f25/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp12_8f38a40f25/dual_port_ram/comp0.core_instance0/XST_GND:G)| NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp12_8f38a40f25/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp13_69f419871c/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp13_69f419871c/dual_port_ram/comp0.core_instance0/XST_GND:G)| NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp13_69f419871c/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp14_6ca6524458/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp14_6ca6524458/dual_port_ram/comp0.core_instance0/XST_GND:G)| NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp14_6ca6524458/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp15_fa0358efde/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp15_fa0358efde/dual_port_ram/comp0.core_instance0/XST_GND:G)| NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp15_fa0358efde/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp1_5305b5a35e/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp1_5305b5a35e/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp1_5305b5a35e/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp2_2c664372c3/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp2_2c664372c3/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp2_2c664372c3/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp3_0c66a43680/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp3_0c66a43680/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp3_0c66a43680/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp4_effb1b1c1b/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp4_effb1b1c1b/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp4_effb1b1c1b/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp5_3491cc8ef5/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp5_3491cc8ef5/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp5_3491cc8ef5/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp6_afa68a985f/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp6_afa68a985f/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp6_afa68a985f/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp7_6ec981769d/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp7_6ec981769d/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp7_6ec981769d/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp8_920856b79c/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp8_920856b79c/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp8_920856b79c/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp9_f25b566c6d/dual_port_ram/comp0.core_instance0/N1(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp9_f25b566c6d/dual_port_ram/comp0.core_instance0/XST_GND:G)  | NONE(testing_XSG_core_config/testing_XSG_core_config/testing_x0/delay_wideband_prog0_49d13860ed/delay_dp9_f25b566c6d/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram) | 2     |
opb_adc5g_controller_0/adc0_reset(opb_adc5g_controller_0/opb_adc5g_controller_0/adc0_reset1:O)                                                                                                                                                                                                                       | NONE(testing_asiaa_adc5g0/testing_asiaa_adc5g0/DIVBUF)                                                                                                                                                                                                                                        | 1     |
testing_asiaa_adc5g0/N1(testing_asiaa_adc5g0/XST_VCC:P)                                                                                                                                                                                                                                                              | NONE(testing_asiaa_adc5g0/testing_asiaa_adc5g0/DIVBUF)                                                                                                                                                                                                                                        | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.045ns (Maximum Frequency: 165.432MHz)
   Minimum input arrival time before clock: 0.720ns
   Maximum output required time after clock: 1.794ns
   Maximum combinational path delay: 1.084ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 6.045ns (frequency: 165.432MHz)
  Total number of paths / destination ports: 85335 / 2216
-------------------------------------------------------------------------
Delay:               6.045ns (Levels of Logic = 12)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_0 (FF)
  Destination:       opb_adc5g_controller_0/opb_adc5g_controller_0/adc1_tap_rst_reg (FF)
  Source Clock:      epb_clk_in rising
  Destination Clock: epb_clk_in rising

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_0 to opb_adc5g_controller_0/opb_adc5g_controller_0/adc1_tap_rst_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              97   0.375   0.945  epb_opb_bridge_inst/epb_addr_reg_0 (M_ABus<29>)
     end scope: 'epb_opb_bridge_inst:M_ABus<29>'
     begin scope: 'opb0:M_ABus<29>'
     end scope: 'opb0:OPB_ABus<29>'
     begin scope: 'sys_block_inst:OPB_ABus<29>'
     LUT6:I0->O            1   0.068   0.417  sys_block_inst/Mmux_Sl_DBus25_SW0 (N4)
     LUT3:I2->O            1   0.068   0.417  sys_block_inst/Mmux_Sl_DBus25 (Sl_DBus<31>)
     end scope: 'sys_block_inst:Sl_DBus<31>'
     begin scope: 'opb0:Sl_DBus<63>'
     LUT6:I5->O            1   0.068   0.778  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/USE_LUT_OR_GEN.OR_PROCESS.yi<25><127>1 (opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/USE_LUT_OR_GEN.OR_PROCESS.yi<25><127>)
     LUT6:I0->O            1   0.068   0.417  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/USE_LUT_OR_GEN.OR_PROCESS.yi<25><127>5 (OPB_rdDBus<31>)
     LUT2:I1->O           25   0.068   0.568  opb0/OPB_DBus_I/USE_LUT_OR_GEN.OR_PROCESS.yi<2>1 (OPB_DBus<31>)
     end scope: 'opb0:OPB_DBus<31>'
     begin scope: 'opb_adc5g_controller_0:OPB_DBus<31>'
     LUT2:I1->O            4   0.068   0.795  opb_adc5g_controller_0/OPB_BE<3>1 (opb_adc5g_controller_0/OPB_BE<3>_mmx_out)
     LUT6:I1->O            1   0.068   0.778  opb_adc5g_controller_0/Mmux_GND_2_o_opb_addr[5]_MUX_122_o111 (opb_adc5g_controller_0/GND_2_o_opb_addr[5]_MUX_123_o)
     LUT6:I0->O            1   0.068   0.000  opb_adc5g_controller_0/adc0_tap_rst_reg_rstpot (opb_adc5g_controller_0/adc0_tap_rst_reg_rstpot)
     FD:D                      0.011          opb_adc5g_controller_0/adc0_tap_rst_reg
    ----------------------------------------
    Total                      6.045ns (0.930ns logic, 5.115ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc0clk_p'
  Clock period: 2.795ns (frequency: 357.782MHz)
  Total number of paths / destination ports: 51893 / 42443
-------------------------------------------------------------------------
Delay:               2.795ns (Levels of Logic = 2)
  Source:            testing_XSG_core_config/testing_XSG_core_config/testing_x0/dec_fir0_4fb6ae1aab/fir_col7_4a08777f80/fir_tap7_50e32a3312/mult1/Maddsub_mult_46_56 (DSP)
  Destination:       sec_inst (DSP)
  Source Clock:      adc0clk_p rising
  Destination Clock: adc0clk_p rising

  Data Path: testing_XSG_core_config/testing_XSG_core_config/testing_x0/dec_fir0_4fb6ae1aab/fir_col7_4a08777f80/fir_tap7_50e32a3312/mult1/Maddsub_mult_46_56 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P33     15   0.494   0.491  testing_x0/dec_fir0_4fb6ae1aab/fir_col7_4a08777f80/fir_tap7_50e32a3312/mult1/Maddsub_mult_46_56 (testing_x0/dec_fir0_4fb6ae1aab/fir_col7_4a08777f80/adder_tree2_3cccde9cff/addr4_s_net(33))
     begin scope: 'testing_XSG_core_config/testing_XSG_core_config/testing_x0/dec_fir0_4fb6ae1aab/fir_col7_4a08777f80/adder_tree2_3cccde9cff/addr10/comp0.core_instance0:b(34)'
     begin scope: 'testing_XSG_core_config/testing_XSG_core_config/testing_x0/dec_fir0_4fb6ae1aab/fir_col7_4a08777f80/adder_tree2_3cccde9cff/addr10/comp0.core_instance0/blk00000001:B(34)'
     SEC:in                    1.810          sec_inst
    ----------------------------------------
    Total                      2.795ns (2.304ns logic, 0.491ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p'
  Clock period: 2.188ns (frequency: 457.143MHz)
  Total number of paths / destination ports: 186 / 11
-------------------------------------------------------------------------
Delay:               2.188ns (Levels of Logic = 8)
  Source:            reset_block_inst/reset_block_inst/width_counter_7 (FF)
  Destination:       reset_block_inst/reset_block_inst/width_counter_0 (FF)
  Source Clock:      sys_clk_p rising
  Destination Clock: sys_clk_p rising

  Data Path: reset_block_inst/reset_block_inst/width_counter_7 to reset_block_inst/reset_block_inst/width_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.795  reset_block_inst/width_counter_7 (reset_block_inst/width_counter<7>)
     LUT5:I0->O            1   0.068   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_lut<0> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<0> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<1> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<2> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<3> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<4> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<4>)
     MUXCY:CI->O          11   0.020   0.483  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<5> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<5>)
     LUT4:I3->O            1   0.068   0.000  reset_block_inst/width_counter_0_rstpot (reset_block_inst/width_counter_0_rstpot)
     FDC:D                     0.011          reset_block_inst/width_counter_0
    ----------------------------------------
    Total                      2.188ns (0.910ns logic, 1.278ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              0.720ns (Levels of Logic = 3)
  Source:            adc0_adc3wire_data_o (PAD)
  Destination:       opb_adc5g_controller_0/opb_adc5g_controller_0/adc0_read_data_shift_0 (FF)
  Destination Clock: epb_clk_in rising

  Data Path: adc0_adc3wire_data_o to opb_adc5g_controller_0/opb_adc5g_controller_0/adc0_read_data_shift_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.638  adc0_adc3wire_data_o_IBUF (adc0_adc3wire_data_o_IBUF)
     begin scope: 'opb_adc5g_controller_0:adc0_adc3wire_data_o'
     LUT4:I0->O            1   0.068   0.000  opb_adc5g_controller_0/adc0_read_data_shift_0_dpot (opb_adc5g_controller_0/adc0_read_data_shift_0_dpot)
     FDE:D                     0.011          opb_adc5g_controller_0/adc0_read_data_shift_0
    ----------------------------------------
    Total                      0.720ns (0.082ns logic, 0.638ns route)
                                       (11.4% logic, 88.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc0clk_p'
  Total number of paths / destination ports: 130 / 129
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 2)
  Source:            adc0sync_p (PAD)
  Destination:       testing_asiaa_adc5g0/testing_asiaa_adc5g0/fifo_sync (FF)
  Destination Clock: adc0clk_p rising

  Data Path: adc0sync_p to testing_asiaa_adc5g0/testing_asiaa_adc5g0/fifo_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'testing_asiaa_adc5g0:adc_sync_p'
     IBUFDS:I->O           1   0.003   0.399  testing_asiaa_adc5g0/CBUF0 (testing_asiaa_adc5g0/adc_sync)
     FDC:D                     0.011          testing_asiaa_adc5g0/fifo_sync
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 242 / 70
-------------------------------------------------------------------------
Offset:              1.794ns (Levels of Logic = 3)
  Source:            opb_adc5g_controller_0/opb_adc5g_controller_0/adc0_reset_counter_3 (FF)
  Destination:       adc0_reset (PAD)
  Source Clock:      epb_clk_in rising

  Data Path: opb_adc5g_controller_0/opb_adc5g_controller_0/adc0_reset_counter_3 to adc0_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.375   0.789  opb_adc5g_controller_0/adc0_reset_counter_3 (opb_adc5g_controller_0/adc0_reset_counter<3>)
     LUT5:I0->O           67   0.068   0.559  opb_adc5g_controller_0/adc0_reset1 (adc0_reset)
     end scope: 'opb_adc5g_controller_0:adc0_reset'
     OBUF:I->O                 0.003          adc0_reset_OBUF (adc0_reset)
    ----------------------------------------
    Total                      1.794ns (0.446ns logic, 1.348ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adc0clk_p'
  Total number of paths / destination ports: 192 / 192
-------------------------------------------------------------------------
Offset:              0.774ns (Levels of Logic = 0)
  Source:            testing_asiaa_adc5g0/testing_asiaa_adc5g0/tap_rst3_7 (FF)
  Destination:       testing_asiaa_adc5g0/testing_asiaa_adc5g0/DATADLY3[7].IODLY3:RST (PAD)
  Source Clock:      adc0clk_p rising

  Data Path: testing_asiaa_adc5g0/testing_asiaa_adc5g0/tap_rst3_7 to testing_asiaa_adc5g0/testing_asiaa_adc5g0/DATADLY3[7].IODLY3:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.375   0.399  testing_asiaa_adc5g0/tap_rst3_7 (testing_asiaa_adc5g0/tap_rst3<7>)
    IODELAYE1:RST              0.000          testing_asiaa_adc5g0/DATADLY3[7].IODLY3
    ----------------------------------------
    Total                      0.774ns (0.375ns logic, 0.399ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 130 / 98
-------------------------------------------------------------------------
Delay:               1.084ns (Levels of Logic = 2)
  Source:            adc0data3_p_i<7> (PAD)
  Destination:       testing_asiaa_adc5g0/testing_asiaa_adc5g0/DATADLY3[7].IODLY3:IDATAIN (PAD)

  Data Path: adc0data3_p_i<7> to testing_asiaa_adc5g0/testing_asiaa_adc5g0/DATADLY3[7].IODLY3:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'testing_asiaa_adc5g0:adc_data3_p_i<7>'
     IBUFDS_LVDS_25:I->O    0   1.084   0.000  testing_asiaa_adc5g0/IBUFDS3[7].IBUF3 (testing_asiaa_adc5g0/data3<7>)
    IODELAYE1:IDATAIN          0.000          testing_asiaa_adc5g0/DATADLY3[7].IODLY3
    ----------------------------------------
    Total                      1.084ns (1.084ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    2.795|         |         |         |
epb_clk_in     |    3.015|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    1.723|         |         |         |
epb_clk_in     |    6.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_p      |    2.188|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 69.00 secs
Total CPU time to Xst completion: 68.04 secs
 
--> 


Total memory usage is 661416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  693 (   0 filtered)

