`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: kyle
// 
// Create Date: 2019/02/19 10:32:15
// Design Name: 
// Module Name: Mux
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
//
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Mux_1 #(parameter WIDTH = 8) (Data_0,Data_1,select,Data_out);
	//WIDTH:å‚æ•°ï¼Œåœ¨å®ä¾‹åŒ–æ—¶ï¼Œå¯ä»¥ä½¿ç”¨æ­¤å‚æ•°æ‰©å±•Dataçš„ä½å®?
	//å®ä¾‹åŒ–ç¤ºä¾‹ï¼šmodule_name #(.parameter_name(para_value),) inst_name (port map);
	input wire [WIDTH-1:0] Data_0;
	input wire [WIDTH-1:0] Data_1;
	//ä»¥ä¸Šä¸¤ä¸ªinput ä¸ºå¤šè·¯é?‰æ‹©å™¨çš„è¾“å…¥ç«?
	input wire select;
	//select ä¸ºé?‰æ‹©ç«?
	output wire [WIDTH-1:0] Data_out;
	//è¾“å‡ºç«?
	
	assign Data_out = (select == 1)?Data_1:Data_0;
endmodule

module Mux_2(Data_0,Data_1,Data_2,Data_3,select,Data_out);
	parameter WIDTH = 8;
	//WIDTH:å‚æ•°ï¼Œåœ¨å®ä¾‹åŒ–æ—¶ï¼Œå¯ä»¥ä½¿ç”¨æ­¤å‚æ•°æ‰©å±•Dataçš„ä½å®?
	//å®ä¾‹åŒ–ç¤ºä¾‹ï¼šmodule_name #(.parameter_name(para_value),) inst_name
	
	input wire [WIDTH-1:0] Data_0;
	input wire [WIDTH-1:0] Data_1;
	input wire [WIDTH-1:0] Data_2;
	input wire [WIDTH-1:0] Data_3;
	//ä»¥ä¸Šå››ä¸ªinput ä¸ºå¤šè·¯é?‰æ‹©å™¨çš„è¾“å…¥ç«?
	input wire [1:0] select;
	//select ä¸ºé?‰æ‹©ç«?
	output wire [WIDTH-1:0] Data_out;
	//è¾“å‡ºç«?
	
	wire [WIDTH-1:0] Data_out_1;
	wire [WIDTH-1:0] Data_out_2;
	
	Mux_1 #(.WIDTH(WIDTH)) Mux_1(Data_0,Data_1,select[0],Data_out_1);
	Mux_1 #(.WIDTH(WIDTH)) Mux_2(Data_2,Data_3,select[0],Data_out_2);
	Mux_1 #(.WIDTH(WIDTH)) Mux_3(Data_out_1,Data_out_2,select[1],Data_out);
		
endmodule