\hypertarget{structLPC__ADC__T}{\section{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T Struct Reference}
\label{structLPC__ADC__T}\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
}


10 or 12-\/bit A\-D\-C register block structure  




{\ttfamily \#include $<$adc\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__ADC__T_a751f1cbdd3d5242aea596dc18113fedc}{C\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__ADC__T_a063e42ec8fcdcf5590579a8d1a888ca0}{G\-D\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__ADC__T_afeba3e59f72b009dfb03377557ddcd60}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__ADC__T_a3ed883c378f817342d10cb7ed29a05ae}{I\-N\-T\-E\-N}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__ADC__T_a10f521f172d10766bb189be671f8bd57}{D\-R} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__ADC__T_a6fd64c9a5717b2adc106721eb9ab190b}{S\-T\-A\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__ADC__T_a22f04dd0b40c5a05707c0b1e43bd10bd}{A\-D\-T\-R\-M}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
10 or 12-\/bit A\-D\-C register block structure 

\subsection{Field Documentation}
\hypertarget{structLPC__ADC__T_a22f04dd0b40c5a05707c0b1e43bd10bd}{\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}!A\-D\-T\-R\-M@{A\-D\-T\-R\-M}}
\index{A\-D\-T\-R\-M@{A\-D\-T\-R\-M}!LPC_ADC_T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
\subsubsection[{A\-D\-T\-R\-M}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T\-::\-A\-D\-T\-R\-M}}\label{structLPC__ADC__T_a22f04dd0b40c5a05707c0b1e43bd10bd}
\hypertarget{structLPC__ADC__T_a751f1cbdd3d5242aea596dc18113fedc}{\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!LPC_ADC_T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T\-::\-C\-R}}\label{structLPC__ADC__T_a751f1cbdd3d5242aea596dc18113fedc}
$<$ A\-D\-Cn Structure A/\-D Control Register. The A\-D0\-C\-R register must be written to select the operating mode before A/\-D conversion can occur. \hypertarget{structLPC__ADC__T_a10f521f172d10766bb189be671f8bd57}{\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!LPC_ADC_T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T\-::\-D\-R\mbox{[}8\mbox{]}}}\label{structLPC__ADC__T_a10f521f172d10766bb189be671f8bd57}
A/\-D Channel Data Register. This register contains the result of the most recent conversion completed on channel n. \hypertarget{structLPC__ADC__T_a063e42ec8fcdcf5590579a8d1a888ca0}{\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}!G\-D\-R@{G\-D\-R}}
\index{G\-D\-R@{G\-D\-R}!LPC_ADC_T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
\subsubsection[{G\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T\-::\-G\-D\-R}}\label{structLPC__ADC__T_a063e42ec8fcdcf5590579a8d1a888ca0}
A/\-D Global Data Register. Contains the result of the most recent A/\-D conversion. \hypertarget{structLPC__ADC__T_a3ed883c378f817342d10cb7ed29a05ae}{\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}!I\-N\-T\-E\-N@{I\-N\-T\-E\-N}}
\index{I\-N\-T\-E\-N@{I\-N\-T\-E\-N}!LPC_ADC_T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
\subsubsection[{I\-N\-T\-E\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T\-::\-I\-N\-T\-E\-N}}\label{structLPC__ADC__T_a3ed883c378f817342d10cb7ed29a05ae}
A/\-D Interrupt Enable Register. This register contains enable bits that allow the D\-O\-N\-E flag of each A/\-D channel to be included or excluded from contributing to the generation of an A/\-D interrupt. \hypertarget{structLPC__ADC__T_afeba3e59f72b009dfb03377557ddcd60}{\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!LPC_ADC_T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{structLPC__ADC__T_afeba3e59f72b009dfb03377557ddcd60}
\hypertarget{structLPC__ADC__T_a6fd64c9a5717b2adc106721eb9ab190b}{\index{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}!S\-T\-A\-T@{S\-T\-A\-T}}
\index{S\-T\-A\-T@{S\-T\-A\-T}!LPC_ADC_T@{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T}}
\subsubsection[{S\-T\-A\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T\-::\-S\-T\-A\-T}}\label{structLPC__ADC__T_a6fd64c9a5717b2adc106721eb9ab190b}
A/\-D Status Register. This register contains D\-O\-N\-E and O\-V\-E\-R\-R\-U\-N flags for all of the A/\-D channels, as well as the A/\-D interrupt flag. 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{adc__17xx__40xx_8h}{adc\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
