// Seed: 643851677
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input supply1 id_4,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11
);
  wire ["" : -1] id_13;
  assign module_1.id_22 = 0;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    output tri1 id_7,
    output wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wor id_16,
    output uwire id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    output supply1 id_22,
    input tri0 id_23,
    output supply0 id_24,
    output supply1 id_25,
    input wor id_26,
    inout tri1 id_27,
    output supply1 id_28,
    input wand id_29,
    input tri1 id_30,
    output supply0 id_31,
    input wire id_32
);
  assign id_7  = -1;
  assign id_15 = {1{id_18}} < id_14;
  assign id_8  = id_12;
  module_0 modCall_1 (
      id_4,
      id_29,
      id_21,
      id_15,
      id_30,
      id_10,
      id_24,
      id_14,
      id_26,
      id_11,
      id_29,
      id_29
  );
  wire [-1 : 1] id_34;
endmodule
