Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  9 18:15:57 2025
| Host         : caccolillo-OMEN-25L-Desktop-GT12-1xxx running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file filter_timing_summary_routed.rpt -pb filter_timing_summary_routed.pb -rpx filter_timing_summary_routed.rpx -warn_on_violation
| Design       : filter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  223         
DPIR-1     Warning           Asynchronous driver check    690         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (223)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (669)
5. checking no_input_delay (14)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (223)
--------------------------
 There are 223 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (669)
--------------------------------------------------
 There are 669 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  681          inf        0.000                      0                  681           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           681 Endpoints
Min Delay           681 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sos_pipeline5_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_register_reg[11]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.368ns  (logic 14.255ns (50.250%)  route 14.113ns (49.750%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE                         0.000     0.000 r  sos_pipeline5_reg[11]/C
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sos_pipeline5_reg[11]/Q
                         net (fo=40, routed)          1.614     2.070    sos_pipeline5[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      3.841     5.911 f  mul_temp_5/P[12]
                         net (fo=2, routed)           1.072     6.983    mul_temp_5__0[12]
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.107 r  ARG__3_i_1/O
                         net (fo=11, routed)          0.643     7.750    ARG__3_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820     9.570 r  ARG__3/P[23]
                         net (fo=1, routed)           0.619    10.189    ARG__3_n_82
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.313 r  sub_temp_10_i_1/O
                         net (fo=22, routed)          1.338    11.651    sub_temp_10_i_1_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[43]_PATTERNBDETECT)
                                                      2.386    14.037 r  sub_temp_10/PATTERNBDETECT
                         net (fo=39, routed)          2.588    16.625    a2sum63
    SLICE_X21Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.749 r  sub_temp_11_i_17/O
                         net (fo=1, routed)           0.710    17.459    sub_temp_11_i_17_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[22]_PATTERNBDETECT)
                                                      2.386    19.845 f  sub_temp_11/PATTERNBDETECT
                         net (fo=55, routed)          1.675    21.519    a1sum63
    SLICE_X20Y21         LUT4 (Prop_lut4_I0_O)        0.124    21.643 r  delay_section6[0][1]_i_19/O
                         net (fo=1, routed)           0.000    21.643    delay_section6[0][1]_i_19_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.156 r  delay_section6_reg[0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.156    delay_section6_reg[0][1]_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.273 r  delay_section6_reg[0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.273    delay_section6_reg[0][1]_i_2_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.390 r  delay_section6_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.390    delay_section6_reg[0][5]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.713 r  delay_section6_reg[0][9]_i_2/O[1]
                         net (fo=2, routed)           1.059    23.772    delay_section6_reg[0][9]_i_2_n_6
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.306    24.078 r  delay_section6[0][7]_i_1/O
                         net (fo=2, routed)           0.580    24.658    typeconvert6[7]
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    25.214 r  output_register_reg[7]_i_2/O[2]
                         net (fo=3, routed)           1.291    26.505    output_register_reg[7]_i_2_n_5
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.302    26.807 r  output_register[7]_i_4/O
                         net (fo=1, routed)           0.000    26.807    output_register[7]_i_4_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.187 r  output_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.187    output_register_reg[7]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.443 r  output_register_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.925    28.368    output_register_reg[11]_i_1_n_5
    SLICE_X2Y23          FDCE                                         r  output_register_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline5_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_register_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.510ns  (logic 14.322ns (52.060%)  route 13.188ns (47.940%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE                         0.000     0.000 r  sos_pipeline5_reg[11]/C
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sos_pipeline5_reg[11]/Q
                         net (fo=40, routed)          1.614     2.070    sos_pipeline5[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      3.841     5.911 f  mul_temp_5/P[12]
                         net (fo=2, routed)           1.072     6.983    mul_temp_5__0[12]
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.107 r  ARG__3_i_1/O
                         net (fo=11, routed)          0.643     7.750    ARG__3_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820     9.570 r  ARG__3/P[23]
                         net (fo=1, routed)           0.619    10.189    ARG__3_n_82
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.313 r  sub_temp_10_i_1/O
                         net (fo=22, routed)          1.338    11.651    sub_temp_10_i_1_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[43]_PATTERNBDETECT)
                                                      2.386    14.037 r  sub_temp_10/PATTERNBDETECT
                         net (fo=39, routed)          2.588    16.625    a2sum63
    SLICE_X21Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.749 r  sub_temp_11_i_17/O
                         net (fo=1, routed)           0.710    17.459    sub_temp_11_i_17_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[22]_PATTERNBDETECT)
                                                      2.386    19.845 f  sub_temp_11/PATTERNBDETECT
                         net (fo=55, routed)          1.675    21.519    a1sum63
    SLICE_X20Y21         LUT4 (Prop_lut4_I0_O)        0.124    21.643 r  delay_section6[0][1]_i_19/O
                         net (fo=1, routed)           0.000    21.643    delay_section6[0][1]_i_19_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.156 r  delay_section6_reg[0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.156    delay_section6_reg[0][1]_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.273 r  delay_section6_reg[0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.273    delay_section6_reg[0][1]_i_2_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.390 r  delay_section6_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.390    delay_section6_reg[0][5]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.713 r  delay_section6_reg[0][9]_i_2/O[1]
                         net (fo=2, routed)           1.059    23.772    delay_section6_reg[0][9]_i_2_n_6
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.306    24.078 r  delay_section6[0][7]_i_1/O
                         net (fo=2, routed)           0.580    24.658    typeconvert6[7]
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    25.214 r  output_register_reg[7]_i_2/O[2]
                         net (fo=3, routed)           1.291    26.505    output_register_reg[7]_i_2_n_5
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.302    26.807 r  output_register[7]_i_4/O
                         net (fo=1, routed)           0.000    26.807    output_register[7]_i_4_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.187 r  output_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.187    output_register_reg[7]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.510 r  output_register_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.510    output_register_reg[11]_i_1_n_6
    SLICE_X16Y23         FDCE                                         r  output_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline5_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.443ns  (logic 14.255ns (51.943%)  route 13.188ns (48.057%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE                         0.000     0.000 r  sos_pipeline5_reg[11]/C
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sos_pipeline5_reg[11]/Q
                         net (fo=40, routed)          1.614     2.070    sos_pipeline5[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      3.841     5.911 f  mul_temp_5/P[12]
                         net (fo=2, routed)           1.072     6.983    mul_temp_5__0[12]
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.107 r  ARG__3_i_1/O
                         net (fo=11, routed)          0.643     7.750    ARG__3_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820     9.570 r  ARG__3/P[23]
                         net (fo=1, routed)           0.619    10.189    ARG__3_n_82
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.313 r  sub_temp_10_i_1/O
                         net (fo=22, routed)          1.338    11.651    sub_temp_10_i_1_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[43]_PATTERNBDETECT)
                                                      2.386    14.037 r  sub_temp_10/PATTERNBDETECT
                         net (fo=39, routed)          2.588    16.625    a2sum63
    SLICE_X21Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.749 r  sub_temp_11_i_17/O
                         net (fo=1, routed)           0.710    17.459    sub_temp_11_i_17_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[22]_PATTERNBDETECT)
                                                      2.386    19.845 f  sub_temp_11/PATTERNBDETECT
                         net (fo=55, routed)          1.675    21.519    a1sum63
    SLICE_X20Y21         LUT4 (Prop_lut4_I0_O)        0.124    21.643 r  delay_section6[0][1]_i_19/O
                         net (fo=1, routed)           0.000    21.643    delay_section6[0][1]_i_19_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.156 r  delay_section6_reg[0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.156    delay_section6_reg[0][1]_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.273 r  delay_section6_reg[0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.273    delay_section6_reg[0][1]_i_2_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.390 r  delay_section6_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.390    delay_section6_reg[0][5]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.713 r  delay_section6_reg[0][9]_i_2/O[1]
                         net (fo=2, routed)           1.059    23.772    delay_section6_reg[0][9]_i_2_n_6
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.306    24.078 r  delay_section6[0][7]_i_1/O
                         net (fo=2, routed)           0.580    24.658    typeconvert6[7]
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    25.214 r  output_register_reg[7]_i_2/O[2]
                         net (fo=3, routed)           1.291    26.505    output_register_reg[7]_i_2_n_5
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.302    26.807 r  output_register[7]_i_4/O
                         net (fo=1, routed)           0.000    26.807    output_register[7]_i_4_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.187 r  output_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.187    output_register_reg[7]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.443 r  output_register_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.000    27.443    output_register_reg[11]_i_1_n_5
    SLICE_X16Y23         FDCE                                         r  output_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sos_pipeline2_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.429ns  (logic 13.788ns (50.268%)  route 13.641ns (49.732%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE                         0.000     0.000 r  sos_pipeline1_reg[11]/C
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sos_pipeline1_reg[11]/Q
                         net (fo=40, routed)          1.722     2.240    sos_pipeline1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[28]_P[12])
                                                      3.841     6.081 f  mul_temp_1/P[12]
                         net (fo=2, routed)           0.879     6.960    C0
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.124     7.084 r  ARG_i_1/O
                         net (fo=11, routed)          1.099     8.183    ARG_i_1_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820    10.003 r  ARG/P[23]
                         net (fo=1, routed)           0.855    10.858    ARG__4[23]
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.982 r  sub_temp_2_i_1/O
                         net (fo=22, routed)          1.477    12.460    sub_temp_2_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[38]_PATTERNBDETECT)
                                                      2.386    14.846 r  sub_temp_2/PATTERNBDETECT
                         net (fo=39, routed)          1.420    16.265    a2sum23
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.389 r  sub_temp_3_i_19/O
                         net (fo=1, routed)           0.779    17.168    sub_temp_3_i_19_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[20]_PATTERNBDETECT)
                                                      2.386    19.554 r  sub_temp_3/PATTERNBDETECT
                         net (fo=55, routed)          2.003    21.557    a1sum23
    SLICE_X22Y4          LUT4 (Prop_lut4_I0_O)        0.146    21.703 f  delay_section2[0][11]_i_25/O
                         net (fo=1, routed)           0.452    22.155    delay_section2[0][11]_i_25_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.328    22.483 f  delay_section2[0][11]_i_6/O
                         net (fo=12, routed)          1.283    23.766    delay_section2[0][11]_i_6_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I1_O)        0.124    23.890 r  delay_section2[0][2]_i_1/O
                         net (fo=2, routed)           0.543    24.433    typeconvert2[2]
    SLICE_X18Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.829 r  sos_pipeline2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.829    sos_pipeline2_reg[3]_i_8_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.144 r  sos_pipeline2_reg[3]_i_3/O[3]
                         net (fo=3, routed)           1.129    26.273    sos_pipeline2_reg[3]_i_3_n_4
    SLICE_X19Y2          LUT2 (Prop_lut2_I0_O)        0.307    26.580 r  sos_pipeline2[3]_i_5/O
                         net (fo=1, routed)           0.000    26.580    sos_pipeline2[3]_i_5_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.981 r  sos_pipeline2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.981    sos_pipeline2_reg[3]_i_1_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.095 r  sos_pipeline2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.095    sos_pipeline2_reg[7]_i_1_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.429 r  sos_pipeline2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.429    sos_pipeline2_reg[11]_i_1_n_6
    SLICE_X19Y4          FDCE                                         r  sos_pipeline2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline5_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_register_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.406ns  (logic 14.218ns (51.878%)  route 13.188ns (48.122%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE                         0.000     0.000 r  sos_pipeline5_reg[11]/C
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sos_pipeline5_reg[11]/Q
                         net (fo=40, routed)          1.614     2.070    sos_pipeline5[11]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      3.841     5.911 f  mul_temp_5/P[12]
                         net (fo=2, routed)           1.072     6.983    mul_temp_5__0[12]
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.107 r  ARG__3_i_1/O
                         net (fo=11, routed)          0.643     7.750    ARG__3_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820     9.570 r  ARG__3/P[23]
                         net (fo=1, routed)           0.619    10.189    ARG__3_n_82
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.313 r  sub_temp_10_i_1/O
                         net (fo=22, routed)          1.338    11.651    sub_temp_10_i_1_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[43]_PATTERNBDETECT)
                                                      2.386    14.037 r  sub_temp_10/PATTERNBDETECT
                         net (fo=39, routed)          2.588    16.625    a2sum63
    SLICE_X21Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.749 r  sub_temp_11_i_17/O
                         net (fo=1, routed)           0.710    17.459    sub_temp_11_i_17_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[22]_PATTERNBDETECT)
                                                      2.386    19.845 f  sub_temp_11/PATTERNBDETECT
                         net (fo=55, routed)          1.675    21.519    a1sum63
    SLICE_X20Y21         LUT4 (Prop_lut4_I0_O)        0.124    21.643 r  delay_section6[0][1]_i_19/O
                         net (fo=1, routed)           0.000    21.643    delay_section6[0][1]_i_19_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.156 r  delay_section6_reg[0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.156    delay_section6_reg[0][1]_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.273 r  delay_section6_reg[0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.273    delay_section6_reg[0][1]_i_2_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.390 r  delay_section6_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.390    delay_section6_reg[0][5]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.713 r  delay_section6_reg[0][9]_i_2/O[1]
                         net (fo=2, routed)           1.059    23.772    delay_section6_reg[0][9]_i_2_n_6
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.306    24.078 r  delay_section6[0][7]_i_1/O
                         net (fo=2, routed)           0.580    24.658    typeconvert6[7]
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    25.214 r  output_register_reg[7]_i_2/O[2]
                         net (fo=3, routed)           1.291    26.505    output_register_reg[7]_i_2_n_5
    SLICE_X16Y22         LUT2 (Prop_lut2_I0_O)        0.302    26.807 r  output_register[7]_i_4/O
                         net (fo=1, routed)           0.000    26.807    output_register[7]_i_4_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.187 r  output_register_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.187    output_register_reg[7]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.406 r  output_register_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.406    output_register_reg[11]_i_1_n_7
    SLICE_X16Y23         FDCE                                         r  output_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sos_pipeline2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.334ns  (logic 13.693ns (50.095%)  route 13.641ns (49.905%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE                         0.000     0.000 r  sos_pipeline1_reg[11]/C
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sos_pipeline1_reg[11]/Q
                         net (fo=40, routed)          1.722     2.240    sos_pipeline1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[28]_P[12])
                                                      3.841     6.081 f  mul_temp_1/P[12]
                         net (fo=2, routed)           0.879     6.960    C0
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.124     7.084 r  ARG_i_1/O
                         net (fo=11, routed)          1.099     8.183    ARG_i_1_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820    10.003 r  ARG/P[23]
                         net (fo=1, routed)           0.855    10.858    ARG__4[23]
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.982 r  sub_temp_2_i_1/O
                         net (fo=22, routed)          1.477    12.460    sub_temp_2_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[38]_PATTERNBDETECT)
                                                      2.386    14.846 r  sub_temp_2/PATTERNBDETECT
                         net (fo=39, routed)          1.420    16.265    a2sum23
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.389 r  sub_temp_3_i_19/O
                         net (fo=1, routed)           0.779    17.168    sub_temp_3_i_19_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[20]_PATTERNBDETECT)
                                                      2.386    19.554 r  sub_temp_3/PATTERNBDETECT
                         net (fo=55, routed)          2.003    21.557    a1sum23
    SLICE_X22Y4          LUT4 (Prop_lut4_I0_O)        0.146    21.703 f  delay_section2[0][11]_i_25/O
                         net (fo=1, routed)           0.452    22.155    delay_section2[0][11]_i_25_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.328    22.483 f  delay_section2[0][11]_i_6/O
                         net (fo=12, routed)          1.283    23.766    delay_section2[0][11]_i_6_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I1_O)        0.124    23.890 r  delay_section2[0][2]_i_1/O
                         net (fo=2, routed)           0.543    24.433    typeconvert2[2]
    SLICE_X18Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.829 r  sos_pipeline2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.829    sos_pipeline2_reg[3]_i_8_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.144 r  sos_pipeline2_reg[3]_i_3/O[3]
                         net (fo=3, routed)           1.129    26.273    sos_pipeline2_reg[3]_i_3_n_4
    SLICE_X19Y2          LUT2 (Prop_lut2_I0_O)        0.307    26.580 r  sos_pipeline2[3]_i_5/O
                         net (fo=1, routed)           0.000    26.580    sos_pipeline2[3]_i_5_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.981 r  sos_pipeline2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.981    sos_pipeline2_reg[3]_i_1_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.095 r  sos_pipeline2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.095    sos_pipeline2_reg[7]_i_1_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.334 r  sos_pipeline2_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.334    sos_pipeline2_reg[11]_i_1_n_5
    SLICE_X19Y4          FDCE                                         r  sos_pipeline2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sos_pipeline2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.318ns  (logic 13.677ns (50.066%)  route 13.641ns (49.934%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE                         0.000     0.000 r  sos_pipeline1_reg[11]/C
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sos_pipeline1_reg[11]/Q
                         net (fo=40, routed)          1.722     2.240    sos_pipeline1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[28]_P[12])
                                                      3.841     6.081 f  mul_temp_1/P[12]
                         net (fo=2, routed)           0.879     6.960    C0
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.124     7.084 r  ARG_i_1/O
                         net (fo=11, routed)          1.099     8.183    ARG_i_1_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820    10.003 r  ARG/P[23]
                         net (fo=1, routed)           0.855    10.858    ARG__4[23]
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.982 r  sub_temp_2_i_1/O
                         net (fo=22, routed)          1.477    12.460    sub_temp_2_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[38]_PATTERNBDETECT)
                                                      2.386    14.846 r  sub_temp_2/PATTERNBDETECT
                         net (fo=39, routed)          1.420    16.265    a2sum23
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.389 r  sub_temp_3_i_19/O
                         net (fo=1, routed)           0.779    17.168    sub_temp_3_i_19_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[20]_PATTERNBDETECT)
                                                      2.386    19.554 r  sub_temp_3/PATTERNBDETECT
                         net (fo=55, routed)          2.003    21.557    a1sum23
    SLICE_X22Y4          LUT4 (Prop_lut4_I0_O)        0.146    21.703 f  delay_section2[0][11]_i_25/O
                         net (fo=1, routed)           0.452    22.155    delay_section2[0][11]_i_25_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.328    22.483 f  delay_section2[0][11]_i_6/O
                         net (fo=12, routed)          1.283    23.766    delay_section2[0][11]_i_6_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I1_O)        0.124    23.890 r  delay_section2[0][2]_i_1/O
                         net (fo=2, routed)           0.543    24.433    typeconvert2[2]
    SLICE_X18Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.829 r  sos_pipeline2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.829    sos_pipeline2_reg[3]_i_8_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.144 r  sos_pipeline2_reg[3]_i_3/O[3]
                         net (fo=3, routed)           1.129    26.273    sos_pipeline2_reg[3]_i_3_n_4
    SLICE_X19Y2          LUT2 (Prop_lut2_I0_O)        0.307    26.580 r  sos_pipeline2[3]_i_5/O
                         net (fo=1, routed)           0.000    26.580    sos_pipeline2[3]_i_5_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.981 r  sos_pipeline2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.981    sos_pipeline2_reg[3]_i_1_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.095 r  sos_pipeline2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.095    sos_pipeline2_reg[7]_i_1_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.318 r  sos_pipeline2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.318    sos_pipeline2_reg[11]_i_1_n_7
    SLICE_X19Y4          FDCE                                         r  sos_pipeline2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sos_pipeline2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.315ns  (logic 13.674ns (50.060%)  route 13.641ns (49.940%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE                         0.000     0.000 r  sos_pipeline1_reg[11]/C
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sos_pipeline1_reg[11]/Q
                         net (fo=40, routed)          1.722     2.240    sos_pipeline1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[28]_P[12])
                                                      3.841     6.081 f  mul_temp_1/P[12]
                         net (fo=2, routed)           0.879     6.960    C0
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.124     7.084 r  ARG_i_1/O
                         net (fo=11, routed)          1.099     8.183    ARG_i_1_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820    10.003 r  ARG/P[23]
                         net (fo=1, routed)           0.855    10.858    ARG__4[23]
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.982 r  sub_temp_2_i_1/O
                         net (fo=22, routed)          1.477    12.460    sub_temp_2_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[38]_PATTERNBDETECT)
                                                      2.386    14.846 r  sub_temp_2/PATTERNBDETECT
                         net (fo=39, routed)          1.420    16.265    a2sum23
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.389 r  sub_temp_3_i_19/O
                         net (fo=1, routed)           0.779    17.168    sub_temp_3_i_19_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[20]_PATTERNBDETECT)
                                                      2.386    19.554 r  sub_temp_3/PATTERNBDETECT
                         net (fo=55, routed)          2.003    21.557    a1sum23
    SLICE_X22Y4          LUT4 (Prop_lut4_I0_O)        0.146    21.703 f  delay_section2[0][11]_i_25/O
                         net (fo=1, routed)           0.452    22.155    delay_section2[0][11]_i_25_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.328    22.483 f  delay_section2[0][11]_i_6/O
                         net (fo=12, routed)          1.283    23.766    delay_section2[0][11]_i_6_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I1_O)        0.124    23.890 r  delay_section2[0][2]_i_1/O
                         net (fo=2, routed)           0.543    24.433    typeconvert2[2]
    SLICE_X18Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.829 r  sos_pipeline2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.829    sos_pipeline2_reg[3]_i_8_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.144 r  sos_pipeline2_reg[3]_i_3/O[3]
                         net (fo=3, routed)           1.129    26.273    sos_pipeline2_reg[3]_i_3_n_4
    SLICE_X19Y2          LUT2 (Prop_lut2_I0_O)        0.307    26.580 r  sos_pipeline2[3]_i_5/O
                         net (fo=1, routed)           0.000    26.580    sos_pipeline2[3]_i_5_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.981 r  sos_pipeline2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.981    sos_pipeline2_reg[3]_i_1_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.315 r  sos_pipeline2_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.315    sos_pipeline2_reg[7]_i_1_n_6
    SLICE_X19Y3          FDCE                                         r  sos_pipeline2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sos_pipeline2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.294ns  (logic 13.653ns (50.022%)  route 13.641ns (49.978%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE                         0.000     0.000 r  sos_pipeline1_reg[11]/C
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sos_pipeline1_reg[11]/Q
                         net (fo=40, routed)          1.722     2.240    sos_pipeline1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[28]_P[12])
                                                      3.841     6.081 f  mul_temp_1/P[12]
                         net (fo=2, routed)           0.879     6.960    C0
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.124     7.084 r  ARG_i_1/O
                         net (fo=11, routed)          1.099     8.183    ARG_i_1_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820    10.003 r  ARG/P[23]
                         net (fo=1, routed)           0.855    10.858    ARG__4[23]
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.982 r  sub_temp_2_i_1/O
                         net (fo=22, routed)          1.477    12.460    sub_temp_2_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[38]_PATTERNBDETECT)
                                                      2.386    14.846 r  sub_temp_2/PATTERNBDETECT
                         net (fo=39, routed)          1.420    16.265    a2sum23
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.124    16.389 r  sub_temp_3_i_19/O
                         net (fo=1, routed)           0.779    17.168    sub_temp_3_i_19_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[20]_PATTERNBDETECT)
                                                      2.386    19.554 r  sub_temp_3/PATTERNBDETECT
                         net (fo=55, routed)          2.003    21.557    a1sum23
    SLICE_X22Y4          LUT4 (Prop_lut4_I0_O)        0.146    21.703 f  delay_section2[0][11]_i_25/O
                         net (fo=1, routed)           0.452    22.155    delay_section2[0][11]_i_25_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.328    22.483 f  delay_section2[0][11]_i_6/O
                         net (fo=12, routed)          1.283    23.766    delay_section2[0][11]_i_6_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I1_O)        0.124    23.890 r  delay_section2[0][2]_i_1/O
                         net (fo=2, routed)           0.543    24.433    typeconvert2[2]
    SLICE_X18Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.829 r  sos_pipeline2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.829    sos_pipeline2_reg[3]_i_8_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.144 r  sos_pipeline2_reg[3]_i_3/O[3]
                         net (fo=3, routed)           1.129    26.273    sos_pipeline2_reg[3]_i_3_n_4
    SLICE_X19Y2          LUT2 (Prop_lut2_I0_O)        0.307    26.580 r  sos_pipeline2[3]_i_5/O
                         net (fo=1, routed)           0.000    26.580    sos_pipeline2[3]_i_5_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.981 r  sos_pipeline2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.981    sos_pipeline2_reg[3]_i_1_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.294 r  sos_pipeline2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.294    sos_pipeline2_reg[7]_i_1_n_4
    SLICE_X19Y3          FDCE                                         r  sos_pipeline2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sos_pipeline2_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sos_pipeline3_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.265ns  (logic 13.656ns (50.087%)  route 13.609ns (49.913%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDCE                         0.000     0.000 r  sos_pipeline2_reg[11]/C
    SLICE_X19Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sos_pipeline2_reg[11]/Q
                         net (fo=40, routed)          1.077     1.533    sos_pipeline2[11]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[19]_P[12])
                                                      3.841     5.374 f  mul_temp_2/P[12]
                         net (fo=2, routed)           0.774     6.149    mul_temp_2__0[12]
    SLICE_X21Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.273 r  ARG__0_i_1/O
                         net (fo=11, routed)          1.071     7.343    ARG__0_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[2]_P[23])
                                                      1.820     9.163 r  ARG__0/P[23]
                         net (fo=1, routed)           1.021    10.185    ARG__0_n_82
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.124    10.309 r  sub_temp_4_i_1/O
                         net (fo=22, routed)          1.639    11.948    sub_temp_4_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[42]_PATTERNBDETECT)
                                                      2.386    14.334 r  sub_temp_4/PATTERNBDETECT
                         net (fo=39, routed)          1.767    16.101    a2sum33
    SLICE_X21Y14         LUT4 (Prop_lut4_I0_O)        0.124    16.225 r  sub_temp_5_i_22/O
                         net (fo=1, routed)           0.591    16.816    sub_temp_5_i_22_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[17]_PATTERNBDETECT)
                                                      2.386    19.202 r  sub_temp_5/PATTERNBDETECT
                         net (fo=55, routed)          1.706    20.909    a1sum33
    SLICE_X21Y13         LUT5 (Prop_lut5_I4_O)        0.124    21.033 f  delay_section3[0][11]_i_26/O
                         net (fo=2, routed)           1.021    22.054    delay_section3[0][11]_i_26_n_0
    SLICE_X21Y15         LUT6 (Prop_lut6_I4_O)        0.124    22.178 f  delay_section3[0][11]_i_6/O
                         net (fo=12, routed)          1.485    23.663    delay_section3[0][11]_i_6_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I1_O)        0.124    23.787 r  delay_section3[0][2]_i_1/O
                         net (fo=2, routed)           0.567    24.354    typeconvert3[2]
    SLICE_X18Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.750 r  sos_pipeline3_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.750    sos_pipeline3_reg[3]_i_8_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.073 r  sos_pipeline3_reg[3]_i_3/O[1]
                         net (fo=6, routed)           0.887    25.961    sos_pipeline3_reg[3]_i_3_n_6
    SLICE_X19Y10         LUT2 (Prop_lut2_I0_O)        0.306    26.267 r  sos_pipeline3[3]_i_7/O
                         net (fo=1, routed)           0.000    26.267    sos_pipeline3[3]_i_7_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.817 r  sos_pipeline3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.817    sos_pipeline3_reg[3]_i_1_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  sos_pipeline3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.931    sos_pipeline3_reg[7]_i_1_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.265 r  sos_pipeline3_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.265    sos_pipeline3_reg[11]_i_1_n_6
    SLICE_X19Y12         FDCE                                         r  sos_pipeline3_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_section1_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section1_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE                         0.000     0.000 r  delay_section1_reg[0][0]/C
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  delay_section1_reg[0][0]/Q
                         net (fo=2, routed)           0.068     0.232    delay_section1_reg[0][0]
    SLICE_X8Y3           FDCE                                         r  delay_section1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section4_reg[0][11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section4_reg[1][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.164ns (67.167%)  route 0.080ns (32.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  delay_section4_reg[0][11]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  delay_section4_reg[0][11]/Q
                         net (fo=20, routed)          0.080     0.244    delay_section4_reg[0][11]
    SLICE_X32Y8          FDCE                                         r  delay_section4_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section2_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section2_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.529%)  route 0.125ns (49.471%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE                         0.000     0.000 r  delay_section2_reg[0][3]/C
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  delay_section2_reg[0][3]/Q
                         net (fo=2, routed)           0.125     0.253    delay_section2_reg[0][3]
    SLICE_X19Y4          FDCE                                         r  delay_section2_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section4_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section4_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE                         0.000     0.000 r  delay_section4_reg[0][5]/C
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay_section4_reg[0][5]/Q
                         net (fo=2, routed)           0.122     0.263    delay_section4_reg[0][5]
    SLICE_X35Y6          FDCE                                         r  delay_section4_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section2_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section2_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDCE                         0.000     0.000 r  delay_section2_reg[0][0]/C
    SLICE_X21Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay_section2_reg[0][0]/Q
                         net (fo=2, routed)           0.124     0.265    delay_section2_reg[0][0]
    SLICE_X20Y4          FDCE                                         r  delay_section2_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section4_reg[0][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section4_reg[1][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDCE                         0.000     0.000 r  delay_section4_reg[0][10]/C
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay_section4_reg[0][10]/Q
                         net (fo=2, routed)           0.124     0.265    delay_section4_reg[0][10]
    SLICE_X35Y7          FDCE                                         r  delay_section4_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section4_reg[0][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section4_reg[1][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDCE                         0.000     0.000 r  delay_section4_reg[0][9]/C
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay_section4_reg[0][9]/Q
                         net (fo=2, routed)           0.125     0.266    delay_section4_reg[0][9]
    SLICE_X35Y7          FDCE                                         r  delay_section4_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section1_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE                         0.000     0.000 r  delay_section1_reg[0][1]/C
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay_section1_reg[0][1]/Q
                         net (fo=2, routed)           0.126     0.267    delay_section1_reg[0][1]
    SLICE_X7Y2           FDCE                                         r  delay_section1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section3_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section3_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE                         0.000     0.000 r  delay_section3_reg[0][0]/C
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay_section3_reg[0][0]/Q
                         net (fo=2, routed)           0.128     0.269    delay_section3_reg[0][0]
    SLICE_X20Y10         FDCE                                         r  delay_section3_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_section2_reg[0][11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_section2_reg[1][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDCE                         0.000     0.000 r  delay_section2_reg[0][11]/C
    SLICE_X21Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  delay_section2_reg[0][11]/Q
                         net (fo=20, routed)          0.128     0.269    delay_section2_reg[0][11]
    SLICE_X20Y5          FDCE                                         r  delay_section2_reg[1][11]/D
  -------------------------------------------------------------------    -------------------





