{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:40:16 2007 " "Info: Processing started: Mon Nov 26 17:40:16 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off swankmania_HDL -c swankmania_HDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off swankmania_HDL -c swankmania_HDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Flip.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Flip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip " "Info: Found entity 1: Flip" {  } { { "Source/Flip.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Flip.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lib/CmdDecoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lib/CmdDecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CmdDecoder " "Info: Found entity 1: CmdDecoder" {  } { { "Lib/CmdDecoder.v" "" { Text "C:/user/swankmania/swankmania_HDL/Lib/CmdDecoder.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lib/ComFIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lib/ComFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComFIFO " "Info: Found entity 1: ComFIFO" {  } { { "Lib/ComFIFO.v" "" { Text "C:/user/swankmania/swankmania_HDL/Lib/ComFIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lib/FrameA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lib/FrameA.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameA " "Info: Found entity 1: FrameA" {  } { { "Lib/FrameA.v" "" { Text "C:/user/swankmania/swankmania_HDL/Lib/FrameA.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lib/PLL_Sys.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lib/PLL_Sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Sys " "Info: Found entity 1: PLL_Sys" {  } { { "Lib/PLL_Sys.v" "" { Text "C:/user/swankmania/swankmania_HDL/Lib/PLL_Sys.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Debounce.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Info: Found entity 1: Debounce" {  } { { "Source/Debounce.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Debounce.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/tbClk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/tbClk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbClk " "Info: Found entity 1: tbClk" {  } { { "Source/tbClk.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/tbClk.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/ACX705AKM_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/ACX705AKM_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACX705AKM_Ctrl " "Info: Found entity 1: ACX705AKM_Ctrl" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/ComCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/ComCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComCtrl " "Info: Found entity 1: ComCtrl" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FrameCtrl.v(104) " "Warning (10273): Verilog HDL warning at FrameCtrl.v(104): extended using \"x\" or \"z\"" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/FrameCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/FrameCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameCtrl " "Info: Found entity 1: FrameCtrl" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Line.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Line.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line " "Info: Found entity 1: Line" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/SSHLEDMDCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/SSHLEDMDCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSHLEDMDCtrl " "Info: Found entity 1: SSHLEDMDCtrl" {  } { { "Source/SSHLEDMDCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/SSHLEDMDCtrl.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/swankmania_HDL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/swankmania_HDL.v" { { "Info" "ISGN_ENTITY_NAME" "1 swankmania_HDL " "Info: Found entity 1: swankmania_HDL" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Triangle.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file Source/Triangle.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/tbswankmania_HDL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/tbswankmania_HDL.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbswankmania_HDL " "Info: Found entity 1: tbswankmania_HDL" {  } { { "Source/tbswankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/tbswankmania_HDL.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "swankmania_HDL " "Info: Elaborating entity \"swankmania_HDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[17\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[17\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[16\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[16\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[15\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[14\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[14\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[13\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[13\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[12\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[12\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[11\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[11\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[10\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[10\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[9\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[9\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[8\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[8\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[7\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[7\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[6\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[6\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[5\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[5\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[4\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[4\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[3\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[3\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[2\] swankmania_HDL.v(22) " "Warning (10034): Output port \"oLEDR\[2\]\" at swankmania_HDL.v(22) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[8\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[8\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[7\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[7\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[6\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[6\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[5\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[5\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[4\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[4\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[3\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[3\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[2\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[2\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[1\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[1\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[0\] swankmania_HDL.v(23) " "Warning (10034): Output port \"oLEDG\[0\]\" at swankmania_HDL.v(23) has no driver" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Sys PLL_Sys:PLL_Sys0 " "Info: Elaborating entity \"PLL_Sys\" for hierarchy \"PLL_Sys:PLL_Sys0\"" {  } { { "Source/swankmania_HDL.v" "PLL_Sys0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_Sys:PLL_Sys0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\"" {  } { { "lib/PLL_Sys.v" "altpll_component" { Text "C:/user/swankmania/swankmania_HDL/lib/PLL_Sys.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Sys:PLL_Sys0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\"" {  } { { "lib/PLL_Sys.v" "" { Text "C:/user/swankmania/swankmania_HDL/lib/PLL_Sys.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComCtrl ComCtrl:ComCtrl0 " "Info: Elaborating entity \"ComCtrl\" for hierarchy \"ComCtrl:ComCtrl0\"" {  } { { "Source/swankmania_HDL.v" "ComCtrl0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_Cmd ComCtrl.v(62) " "Warning (10036): Verilog HDL or VHDL warning at ComCtrl.v(62): object \"FIFO_Cmd\" assigned a value but never read" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "ComCtrl.v(227) " "Warning (10763): Verilog HDL warning at ComCtrl.v(227): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 227 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_SV_1019_UNCONVERTED" "ComCtrl.v(227) " "Warning (10829): SystemVerilog warning at ComCtrl.v(227): unique case statement has overlapping case items" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 227 0 0 } }  } 0 10829 "SystemVerilog warning at %1!s!: unique case statement has overlapping case items" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oTriangle ComCtrl.v(32) " "Warning (10034): Output port \"oTriangle\" at ComCtrl.v(32) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[7\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[7\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[6\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[6\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[5\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[5\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[4\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[4\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[3\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[3\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[2\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[2\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[1\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[1\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[4\]\[0\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[4\]\[0\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[7\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[7\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[6\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[6\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[5\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[5\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[4\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[4\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[3\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[3\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[2\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[2\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[1\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[1\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "_VertexBuf\[5\]\[0\] ComCtrl.v(69) " "Warning (10873): Using initial value X (don't care) for net \"_VertexBuf\[5\]\[0\]\" at ComCtrl.v(69)" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce ComCtrl:ComCtrl0\|Debounce:Debounce0 " "Info: Elaborating entity \"Debounce\" for hierarchy \"ComCtrl:ComCtrl0\|Debounce:Debounce0\"" {  } { { "Source/ComCtrl.v" "Debounce0" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComFIFO ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0 " "Info: Elaborating entity \"ComFIFO\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\"" {  } { { "Source/ComCtrl.v" "ComFIFO0" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\"" {  } { { "Lib/ComFIFO.v" "dcfifo_component" { Text "C:/user/swankmania/swankmania_HDL/Lib/ComFIFO.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\"" {  } { { "Lib/ComFIFO.v" "" { Text "C:/user/swankmania/swankmania_HDL/Lib/ComFIFO.v" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_k1j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_k1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_k1j1 " "Info: Found entity 1: dcfifo_k1j1" {  } { { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_k1j1 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated " "Info: Elaborating entity \"dcfifo_k1j1\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Info: Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_k1j1.tdf" "wrptr_g_gray2bin" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Info: Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_p96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_p96\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_k1j1.tdf" "rdptr_g1p" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_e2c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_e2c " "Info: Found entity 1: a_graycounter_e2c" {  } { { "db/a_graycounter_e2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_e2c.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_e2c ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_e2c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_e2c\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_e2c:wrptr_g1p\"" {  } { { "db/dcfifo_k1j1.tdf" "wrptr_g1p" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_d2c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_d2c " "Info: Found entity 1: a_graycounter_d2c" {  } { { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_d2c ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_d2c\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\"" {  } { { "db/dcfifo_k1j1.tdf" "wrptr_gp" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_amu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_amu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_amu " "Info: Found entity 1: altsyncram_amu" {  } { { "db/altsyncram_amu.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_amu.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_amu ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram " "Info: Elaborating entity \"altsyncram_amu\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\"" {  } { { "db/dcfifo_k1j1.tdf" "fifo_ram" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6p81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6p81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6p81 " "Info: Found entity 1: altsyncram_6p81" {  } { { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6p81 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3 " "Info: Elaborating entity \"altsyncram_6p81\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\"" {  } { { "db/altsyncram_amu.tdf" "altsyncram3" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_amu.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_7ub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_7ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_7ub " "Info: Found entity 1: dffpipe_7ub" {  } { { "db/dffpipe_7ub.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_7ub.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_7ub ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_7ub:rdaclr " "Info: Elaborating entity \"dffpipe_7ub\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_7ub:rdaclr\"" {  } { { "db/dcfifo_k1j1.tdf" "rdaclr" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1r7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1r7 " "Info: Found entity 1: alt_synch_pipe_1r7" {  } { { "db/alt_synch_pipe_1r7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/alt_synch_pipe_1r7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1r7 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_1r7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_1r7\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_1r7:rs_dgwp\"" {  } { { "db/dcfifo_k1j1.tdf" "rs_dgwp" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Info: Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_1r7:rs_dgwp\|dffpipe_c09:dffpipe3 " "Info: Elaborating entity \"dffpipe_c09\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_1r7:rs_dgwp\|dffpipe_c09:dffpipe3\"" {  } { { "db/alt_synch_pipe_1r7.tdf" "dffpipe3" { Text "C:/user/swankmania/swankmania_HDL/db/alt_synch_pipe_1r7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Info: Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp " "Info: Elaborating entity \"dffpipe_a09\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\"" {  } { { "db/dcfifo_k1j1.tdf" "ws_brp" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gv7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gv7 " "Info: Found entity 1: alt_synch_pipe_gv7" {  } { { "db/alt_synch_pipe_gv7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/alt_synch_pipe_gv7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gv7 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_gv7:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_gv7\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_gv7:ws_dgrp\"" {  } { { "db/dcfifo_k1j1.tdf" "ws_dgrp" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Info: Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_gv7:ws_dgrp\|dffpipe_d09:dffpipe5 " "Info: Elaborating entity \"dffpipe_d09\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|alt_synch_pipe_gv7:ws_dgrp\|dffpipe_d09:dffpipe5\"" {  } { { "db/alt_synch_pipe_gv7.tdf" "dffpipe5" { Text "C:/user/swankmania/swankmania_HDL/db/alt_synch_pipe_gv7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Info: Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_1u7\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_k1j1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 119 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmdDecoder ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0 " "Info: Elaborating entity \"CmdDecoder\" for hierarchy \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\"" {  } { { "Source/ComCtrl.v" "CmdDecoder0" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\"" {  } { { "lib/CmdDecoder.v" "lpm_decode_component" { Text "C:/user/swankmania/swankmania_HDL/lib/CmdDecoder.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\"" {  } { { "lib/CmdDecoder.v" "" { Text "C:/user/swankmania/swankmania_HDL/lib/CmdDecoder.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Info: Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/decode_c8f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated " "Info: Elaborating entity \"decode_c8f\" for hierarchy \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACX705AKM_Ctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0 " "Info: Elaborating entity \"ACX705AKM_Ctrl\" for hierarchy \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\"" {  } { { "Source/swankmania_HDL.v" "ACX705AKM_Ctrl0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ACX705AKM_Ctrl.v(94) " "Warning (10230): Verilog HDL assignment warning at ACX705AKM_Ctrl.v(94): truncated value with size 32 to match size of target (16)" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCtrl FrameCtrl:FrameCtrl0 " "Info: Elaborating entity \"FrameCtrl\" for hierarchy \"FrameCtrl:FrameCtrl0\"" {  } { { "Source/swankmania_HDL.v" "FrameCtrl0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 FrameCtrl.v(79) " "Warning (10230): Verilog HDL assignment warning at FrameCtrl.v(79): truncated value with size 16 to match size of target (9)" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 FrameCtrl.v(80) " "Warning (10230): Verilog HDL assignment warning at FrameCtrl.v(80): truncated value with size 16 to match size of target (9)" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameA FrameCtrl:FrameCtrl0\|FrameA:FrameA0 " "Info: Elaborating entity \"FrameA\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\"" {  } { { "Source/FrameCtrl.v" "FrameA0" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\"" {  } { { "Lib/FrameA.v" "altsyncram_component" { Text "C:/user/swankmania/swankmania_HDL/Lib/FrameA.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\"" {  } { { "Lib/FrameA.v" "" { Text "C:/user/swankmania/swankmania_HDL/Lib/FrameA.v" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_00b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00b1 " "Info: Found entity 1: altsyncram_00b1" {  } { { "db/altsyncram_00b1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_00b1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_00b1 FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated " "Info: Elaborating entity \"altsyncram_00b1\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jpa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_jpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jpa " "Info: Found entity 1: decode_jpa" {  } { { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/decode_jpa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jpa FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|decode_jpa:decode3 " "Info: Elaborating entity \"decode_jpa\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|decode_jpa:decode3\"" {  } { { "db/altsyncram_00b1.tdf" "decode3" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_00b1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4kb " "Info: Found entity 1: mux_4kb" {  } { { "db/mux_4kb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_4kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4kb FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|mux_4kb:mux2 " "Info: Elaborating entity \"mux_4kb\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|mux_4kb:mux2\"" {  } { { "db/altsyncram_00b1.tdf" "mux2" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_00b1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line Line:Line0 " "Info: Elaborating entity \"Line\" for hierarchy \"Line:Line0\"" {  } { { "Source/swankmania_HDL.v" "Line0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Line.v(70) " "Warning (10230): Verilog HDL assignment warning at Line.v(70): truncated value with size 32 to match size of target (16)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(101) " "Warning (10230): Verilog HDL assignment warning at Line.v(101): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(105) " "Warning (10230): Verilog HDL assignment warning at Line.v(105): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(106) " "Warning (10230): Verilog HDL assignment warning at Line.v(106): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(113) " "Warning (10230): Verilog HDL assignment warning at Line.v(113): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(117) " "Warning (10230): Verilog HDL assignment warning at Line.v(117): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(118) " "Warning (10230): Verilog HDL assignment warning at Line.v(118): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(125) " "Warning (10230): Verilog HDL assignment warning at Line.v(125): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(129) " "Warning (10230): Verilog HDL assignment warning at Line.v(129): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(130) " "Warning (10230): Verilog HDL assignment warning at Line.v(130): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(137) " "Warning (10230): Verilog HDL assignment warning at Line.v(137): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(141) " "Warning (10230): Verilog HDL assignment warning at Line.v(141): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(142) " "Warning (10230): Verilog HDL assignment warning at Line.v(142): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(153) " "Warning (10230): Verilog HDL assignment warning at Line.v(153): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(154) " "Warning (10230): Verilog HDL assignment warning at Line.v(154): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip Flip:Flip0 " "Info: Elaborating entity \"Flip\" for hierarchy \"Flip:Flip0\"" {  } { { "Source/swankmania_HDL.v" "Flip0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 285 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSHLEDMDCtrl SSHLEDMDCtrl:gSSHLEDMDCtrl\[0\].Digit " "Info: Elaborating entity \"SSHLEDMDCtrl\" for hierarchy \"SSHLEDMDCtrl:gSSHLEDMDCtrl\[0\].Digit\"" {  } { { "Source/swankmania_HDL.v" "gSSHLEDMDCtrl\[0\].Digit" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "oDbgFIFO ComCtrl0 16 10 " "Warning (12030): Port \"oDbgFIFO\" on the entity instantiation of \"ComCtrl0\" is connected to a signal of width 16. The formal width of the signal in the module is 10.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/swankmania_HDL.v" "ComCtrl0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 160 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "oDbgUsed ComCtrl0 16 10 " "Warning (12030): Port \"oDbgUsed\" on the entity instantiation of \"ComCtrl0\" is connected to a signal of width 16. The formal width of the signal in the module is 10.  Extra bits will be left dangling without any fanout logic." {  } { { "Source/swankmania_HDL.v" "ComCtrl0" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 160 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[31\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[31\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[31\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[30\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[30\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[30\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[29\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[29\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[29\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[28\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[28\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[28\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[27\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[27\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[27\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[26\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[26\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[26\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[15\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[15\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[15\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[14\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[14\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[14\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[13\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[13\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[13\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[12\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[12\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[12\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[11\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[11\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[11\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[10\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[10\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[10\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[31\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[31\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[31\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[30\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[30\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[30\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[29\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[29\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[29\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[28\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[28\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[28\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[27\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[27\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[27\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[26\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[26\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[26\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[15\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[15\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[15\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[14\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[14\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[14\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[13\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[13\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[13\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[12\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[12\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[12\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[11\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[11\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[11\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SSHLEDMDCtrlD\[10\] " "Warning (12110): Net \"SSHLEDMDCtrlD\[10\]\"" {  } { { "Source/swankmania_HDL.v" "SSHLEDMDCtrlD\[10\]" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Line:Line0\|_LastStep\[8\] data_in GND " "Warning (14130): Reduced register \"Line:Line0\|_LastStep\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_7ub:rdaclr\|dffe5a\[0\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_7ub:rdaclr\|dffe5a\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "db/dffpipe_7ub.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_7ub.tdf" 31 8 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_7ub:rdaclr\|dffe5a\[0\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_7ub:rdaclr\|dffe5a\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "db/dffpipe_7ub.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_7ub.tdf" 31 8 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 36 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 36 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[0\]~23 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[0\]~23 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[1\] " "Warning: The bidir \"ioGPIO0\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[2\]~21 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[2\]~21 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[3\] " "Warning: The bidir \"ioGPIO0\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[4\]~19 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[4\]~19 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[5\] " "Warning: The bidir \"ioGPIO0\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[6\]~17 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[6\]~17 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[7\] " "Warning: The bidir \"ioGPIO0\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[8\]~15 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[8\]~15 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[9\] " "Warning: The bidir \"ioGPIO0\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[10\]~13 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[10\]~13 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[11\] " "Warning: The bidir \"ioGPIO0\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[12\]~11 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[12\]~11 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[13\] " "Warning: The bidir \"ioGPIO0\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[14\]~9 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[14\]~9 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[15\] " "Warning: The bidir \"ioGPIO0\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[16\]~7 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[16\]~7 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[17\] " "Warning: The bidir \"ioGPIO0\[17\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[18\]~5 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[18\]~5 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[19\] " "Warning: The bidir \"ioGPIO0\[19\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[20\]~3 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[20\]~3 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[21\] " "Warning: The bidir \"ioGPIO0\[21\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[22\]~1 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[22\]~1 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO0\[23\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO0\[23\]~0 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 155 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[0\]~25 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[0\]~25 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[1\]~24 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[1\]~24 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[2\]~23 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[2\]~23 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[3\]~22 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[3\]~22 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[4\]~21 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[4\]~21 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[5\]~20 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[5\]~20 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[6\]~19 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[6\]~19 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[7\]~18 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[7\]~18 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[8\]~17 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[8\]~17 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[9\]~16 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[9\]~16 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[10\]~15 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[10\]~15 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[11\]~14 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[11\]~14 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[12\]~13 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[12\]~13 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[13\]~12 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[13\]~12 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[14\]~11 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[14\]~11 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[15\]~10 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[15\]~10 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[16\]~9 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[16\]~9 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[17\]~8 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[17\]~8 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[18\]~7 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[18\]~7 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[19\]~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[19\]~6 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 155 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[20\]~5 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[20\]~5 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[21\]~4 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[21\]~4 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 155 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[22\]~3 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[22\]~3 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[23\]~2 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[23\]~2 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[24\]~1 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[24\]~1 with an always-enabled tri-state buffer" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[25\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[25\]~0 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Flip:Flip0\|_Done Flip:Flip0\|_WrEn " "Info: Duplicate register \"Flip:Flip0\|_Done\" merged to single register \"Flip:Flip0\|_WrEn\"" {  } { { "Source/Flip.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Flip.v" 33 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0 "" 0}
{ "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "45 " "Info: Not allowed to move 45 registers" { { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "1 " "Info: Not allowed to move at least 1 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "3 " "Info: Not allowed to move at least 3 registers because they feed output pins directly" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "18 " "Info: Not allowed to move at least 18 registers because they are fed by registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "22 " "Info: Not allowed to move at least 22 registers because they feed registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "1 " "Info: Not allowed to move at least 1 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0 "" 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "2 " "Info: Quartus II software applied gate-level register retiming to 2 clock domains" { { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "ioGPIO0\[19\]~4 12 17 51 " "Info: Quartus II software applied gate-level register retiming to clock \"ioGPIO0\[19\]~4\": created 12 new registers, removed 17 registers, left 51 registers untouched" {  } {  } 0 0 "Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0} { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 1 0 19 " "Info: Quartus II software applied gate-level register retiming to clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\": created 1 new registers, removed 0 registers, left 19 registers untouched" {  } {  } 0 0 "Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0}  } {  } 0 0 "Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO0\[23\]~48 " "Warning: Node \"ioGPIO0\[23\]~48\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[1\]~40 " "Warning: Node \"ioGPIO1\[1\]~40\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[3\]~42 " "Warning: Node \"ioGPIO1\[3\]~42\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[5\]~44 " "Warning: Node \"ioGPIO1\[5\]~44\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[7\]~46 " "Warning: Node \"ioGPIO1\[7\]~46\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[9\]~48 " "Warning: Node \"ioGPIO1\[9\]~48\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[11\]~50 " "Warning: Node \"ioGPIO1\[11\]~50\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[13\]~52 " "Warning: Node \"ioGPIO1\[13\]~52\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[15\]~54 " "Warning: Node \"ioGPIO1\[15\]~54\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[17\]~56 " "Warning: Node \"ioGPIO1\[17\]~56\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[19\]~58 " "Warning: Node \"ioGPIO1\[19\]~58\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[21\]~60 " "Warning: Node \"ioGPIO1\[21\]~60\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[23\]~62 " "Warning: Node \"ioGPIO1\[23\]~62\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[25\]~64 " "Warning: Node \"ioGPIO1\[25\]~64\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Warning (13410): Pin \"oLEDR\[2\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Warning (13410): Pin \"oLEDR\[3\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Warning (13410): Pin \"oLEDR\[4\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Warning (13410): Pin \"oLEDR\[5\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Warning (13410): Pin \"oLEDR\[6\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Warning (13410): Pin \"oLEDR\[7\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Warning (13410): Pin \"oLEDR\[8\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Warning (13410): Pin \"oLEDR\[9\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Warning (13410): Pin \"oLEDR\[10\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Warning (13410): Pin \"oLEDR\[11\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Warning (13410): Pin \"oLEDR\[12\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Warning (13410): Pin \"oLEDR\[13\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Warning (13410): Pin \"oLEDR\[14\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Warning (13410): Pin \"oLEDR\[15\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Warning (13410): Pin \"oLEDR\[16\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Warning (13410): Pin \"oLEDR\[17\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Warning (13410): Pin \"oLEDG\[0\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Warning (13410): Pin \"oLEDG\[1\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Warning (13410): Pin \"oLEDG\[2\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Warning (13410): Pin \"oLEDG\[3\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Warning (13410): Pin \"oLEDG\[4\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Warning (13410): Pin \"oLEDG\[5\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Warning (13410): Pin \"oLEDG\[6\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Warning (13410): Pin \"oLEDG\[7\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Warning (13410): Pin \"oLEDG\[8\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[0\] GND " "Warning (13410): Pin \"oHex7\[0\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[1\] GND " "Warning (13410): Pin \"oHex7\[1\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[2\] GND " "Warning (13410): Pin \"oHex7\[2\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[3\] GND " "Warning (13410): Pin \"oHex7\[3\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[4\] GND " "Warning (13410): Pin \"oHex7\[4\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[5\] GND " "Warning (13410): Pin \"oHex7\[5\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[6\] VCC " "Warning (13410): Pin \"oHex7\[6\]\" stuck at VCC" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[1\] GND " "Warning (13410): Pin \"oHex6\[1\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[0\] GND " "Warning (13410): Pin \"oHex3\[0\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[1\] GND " "Warning (13410): Pin \"oHex3\[1\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[2\] GND " "Warning (13410): Pin \"oHex3\[2\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[3\] GND " "Warning (13410): Pin \"oHex3\[3\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[4\] GND " "Warning (13410): Pin \"oHex3\[4\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[5\] GND " "Warning (13410): Pin \"oHex3\[5\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex3\[6\] VCC " "Warning (13410): Pin \"oHex3\[6\]\" stuck at VCC" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex2\[1\] GND " "Warning (13410): Pin \"oHex2\[1\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_A\[16\] GND " "Warning (13410): Pin \"oSRAM_A\[16\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_A\[17\] GND " "Warning (13410): Pin \"oSRAM_A\[17\]\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_CE_ GND " "Warning (13410): Pin \"oSRAM_CE_\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_LB_ GND " "Warning (13410): Pin \"oSRAM_LB_\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_UB_ GND " "Warning (13410): Pin \"oSRAM_UB_\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_OE_ GND " "Warning (13410): Pin \"oSRAM_OE_\" stuck at GND" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 20 " "Info: 20 registers lost all their fanouts during netlist optimizations. The first 20 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[10\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[10\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Line:Line0\|_Y\[8\] " "Info: Register \"Line:Line0\|_Y\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[5\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[5\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[4\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[4\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[3\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[3\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[2\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[2\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[1\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[1\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[4\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[3\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[2\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[1\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[0\] " "Info: Register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|delayed_wrptr_g\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/user/swankmania/swankmania_HDL/swankmania_HDL.map.smsg " "Info: Generated suppressed messages file C:/user/swankmania/swankmania_HDL/swankmania_HDL.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iClk27 " "Warning (15610): No output dependent on input pin \"iClk27\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[0\] " "Warning (15610): No output dependent on input pin \"iSwitch\[0\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[1\] " "Warning (15610): No output dependent on input pin \"iSwitch\[1\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[2\] " "Warning (15610): No output dependent on input pin \"iSwitch\[2\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[3\] " "Warning (15610): No output dependent on input pin \"iSwitch\[3\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[4\] " "Warning (15610): No output dependent on input pin \"iSwitch\[4\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[5\] " "Warning (15610): No output dependent on input pin \"iSwitch\[5\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[6\] " "Warning (15610): No output dependent on input pin \"iSwitch\[6\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[7\] " "Warning (15610): No output dependent on input pin \"iSwitch\[7\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[8\] " "Warning (15610): No output dependent on input pin \"iSwitch\[8\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[9\] " "Warning (15610): No output dependent on input pin \"iSwitch\[9\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[10\] " "Warning (15610): No output dependent on input pin \"iSwitch\[10\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[11\] " "Warning (15610): No output dependent on input pin \"iSwitch\[11\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[12\] " "Warning (15610): No output dependent on input pin \"iSwitch\[12\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[13\] " "Warning (15610): No output dependent on input pin \"iSwitch\[13\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[14\] " "Warning (15610): No output dependent on input pin \"iSwitch\[14\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[15\] " "Warning (15610): No output dependent on input pin \"iSwitch\[15\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[16\] " "Warning (15610): No output dependent on input pin \"iSwitch\[16\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[17\] " "Warning (15610): No output dependent on input pin \"iSwitch\[17\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iButton_\[2\] " "Warning (15610): No output dependent on input pin \"iButton_\[2\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iButton_\[3\] " "Warning (15610): No output dependent on input pin \"iButton_\[3\]\"" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1357 " "Info: Implemented 1357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Info: Implemented 106 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "66 " "Info: Implemented 66 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1060 " "Info: Implemented 1060 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Info: Implemented 100 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:40:30 2007 " "Info: Processing ended: Mon Nov 26 17:40:30 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:40:31 2007 " "Info: Processing started: Mon Nov 26 17:40:31 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "swankmania_HDL EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"swankmania_HDL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 8 25 0 0 " "Info: Implementing clock multiplication of 8, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1571 Top " "Info: Previous placement does not exist for 1571 of 1571 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK  " "Info: Automatically promoted node ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ioGPIO1\[25\] " "Info: Destination node ioGPIO1\[25\]" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[25] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[25\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a " "Info: Destination node ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~2 " "Info: Destination node ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~2" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "IFSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "0 0 " "Info: Found 0 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 1 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 4 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 4 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_CLK " "Warning: Node \"iTD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[0\] " "Warning: Node \"iTD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[1\] " "Warning: Node \"iTD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[2\] " "Warning: Node \"iTD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[3\] " "Warning: Node \"iTD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[4\] " "Warning: Node \"iTD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[5\] " "Warning: Node \"iTD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[6\] " "Warning: Node \"iTD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[7\] " "Warning: Node \"iTD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_HS " "Warning: Node \"iTD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_VS " "Warning: Node \"iTD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_DACK1_ " "Warning: Node \"iUSB_DACK1_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_DACK1_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_DACK2_ " "Warning: Node \"iUSB_DACK2_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_DACK2_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_INT1 " "Warning: Node \"iUSB_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_INT2 " "Warning: Node \"iUSB_INT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_INT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[24\] " "Warning: Node \"ioGPIO0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[25\] " "Warning: Node \"ioGPIO0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[26\] " "Warning: Node \"ioGPIO0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[27\] " "Warning: Node \"ioGPIO0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[28\] " "Warning: Node \"ioGPIO0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[29\] " "Warning: Node \"ioGPIO0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[30\] " "Warning: Node \"ioGPIO0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[31\] " "Warning: Node \"ioGPIO0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[32\] " "Warning: Node \"ioGPIO0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[33\] " "Warning: Node \"ioGPIO0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[34\] " "Warning: Node \"ioGPIO0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[35\] " "Warning: Node \"ioGPIO0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[26\] " "Warning: Node \"ioGPIO1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[27\] " "Warning: Node \"ioGPIO1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[28\] " "Warning: Node \"ioGPIO1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[29\] " "Warning: Node \"ioGPIO1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[30\] " "Warning: Node \"ioGPIO1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[31\] " "Warning: Node \"ioGPIO1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[32\] " "Warning: Node \"ioGPIO1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[33\] " "Warning: Node \"ioGPIO1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[34\] " "Warning: Node \"ioGPIO1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[35\] " "Warning: Node \"ioGPIO1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioI2C_SDAT " "Warning: Node \"ioI2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioI2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[0\] " "Warning: Node \"ioSDRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[10\] " "Warning: Node \"ioSDRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[11\] " "Warning: Node \"ioSDRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[12\] " "Warning: Node \"ioSDRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[13\] " "Warning: Node \"ioSDRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[14\] " "Warning: Node \"ioSDRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[15\] " "Warning: Node \"ioSDRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[1\] " "Warning: Node \"ioSDRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[2\] " "Warning: Node \"ioSDRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[3\] " "Warning: Node \"ioSDRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[4\] " "Warning: Node \"ioSDRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[5\] " "Warning: Node \"ioSDRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[6\] " "Warning: Node \"ioSDRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[7\] " "Warning: Node \"ioSDRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[8\] " "Warning: Node \"ioSDRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[9\] " "Warning: Node \"ioSDRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[0\] " "Warning: Node \"ioUSB_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[10\] " "Warning: Node \"ioUSB_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[11\] " "Warning: Node \"ioUSB_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[12\] " "Warning: Node \"ioUSB_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[13\] " "Warning: Node \"ioUSB_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[14\] " "Warning: Node \"ioUSB_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[15\] " "Warning: Node \"ioUSB_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[1\] " "Warning: Node \"ioUSB_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[2\] " "Warning: Node \"ioUSB_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[3\] " "Warning: Node \"ioUSB_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[4\] " "Warning: Node \"ioUSB_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[5\] " "Warning: Node \"ioUSB_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[6\] " "Warning: Node \"ioUSB_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[7\] " "Warning: Node \"ioUSB_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[8\] " "Warning: Node \"ioUSB_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[9\] " "Warning: Node \"ioUSB_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oI2C_SCLK " "Warning: Node \"oI2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oI2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[0\] " "Warning: Node \"oSDRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[10\] " "Warning: Node \"oSDRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[11\] " "Warning: Node \"oSDRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[1\] " "Warning: Node \"oSDRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[2\] " "Warning: Node \"oSDRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[3\] " "Warning: Node \"oSDRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[4\] " "Warning: Node \"oSDRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[5\] " "Warning: Node \"oSDRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[6\] " "Warning: Node \"oSDRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[7\] " "Warning: Node \"oSDRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[8\] " "Warning: Node \"oSDRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[9\] " "Warning: Node \"oSDRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_BA_\[0\] " "Warning: Node \"oSDRAM_BA_\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_BA_\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_BA_\[1\] " "Warning: Node \"oSDRAM_BA_\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_BA_\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CAS_ " "Warning: Node \"oSDRAM_CAS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CAS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CKE " "Warning: Node \"oSDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CLK " "Warning: Node \"oSDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CS_ " "Warning: Node \"oSDRAM_CS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_DQM " "Warning: Node \"oSDRAM_DQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_DQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_LDQM " "Warning: Node \"oSDRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_RAS_ " "Warning: Node \"oSDRAM_RAS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_RAS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_WE_ " "Warning: Node \"oSDRAM_WE_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_WE_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD_RESET " "Warning: Node \"oTD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oTD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_A\[0\] " "Warning: Node \"oUSB_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_A\[1\] " "Warning: Node \"oUSB_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_CS_ " "Warning: Node \"oUSB_CS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_CS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_DREQ1 " "Warning: Node \"oUSB_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_DREQ2 " "Warning: Node \"oUSB_DREQ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_DREQ2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_OTG_DM1 " "Warning: Node \"oUSB_OTG_DM1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_OTG_DM1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_OTG_DP1 " "Warning: Node \"oUSB_OTG_DP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_OTG_DP1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_RD_ " "Warning: Node \"oUSB_RD_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_RD_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_RESET_ " "Warning: Node \"oUSB_RESET_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_RESET_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_WR_ " "Warning: Node \"oUSB_WR_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_WR_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_BLANK " "Warning: Node \"oVGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_CLK " "Warning: Node \"oVGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_HS " "Warning: Node \"oVGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[0\] " "Warning: Node \"oVGA_RGB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[10\] " "Warning: Node \"oVGA_RGB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[11\] " "Warning: Node \"oVGA_RGB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[12\] " "Warning: Node \"oVGA_RGB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[13\] " "Warning: Node \"oVGA_RGB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[14\] " "Warning: Node \"oVGA_RGB\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[15\] " "Warning: Node \"oVGA_RGB\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[16\] " "Warning: Node \"oVGA_RGB\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[17\] " "Warning: Node \"oVGA_RGB\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[18\] " "Warning: Node \"oVGA_RGB\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[19\] " "Warning: Node \"oVGA_RGB\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[1\] " "Warning: Node \"oVGA_RGB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[20\] " "Warning: Node \"oVGA_RGB\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[21\] " "Warning: Node \"oVGA_RGB\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[22\] " "Warning: Node \"oVGA_RGB\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[23\] " "Warning: Node \"oVGA_RGB\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[24\] " "Warning: Node \"oVGA_RGB\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[25\] " "Warning: Node \"oVGA_RGB\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[26\] " "Warning: Node \"oVGA_RGB\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[27\] " "Warning: Node \"oVGA_RGB\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[28\] " "Warning: Node \"oVGA_RGB\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[29\] " "Warning: Node \"oVGA_RGB\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[2\] " "Warning: Node \"oVGA_RGB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[3\] " "Warning: Node \"oVGA_RGB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[4\] " "Warning: Node \"oVGA_RGB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[5\] " "Warning: Node \"oVGA_RGB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[6\] " "Warning: Node \"oVGA_RGB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[7\] " "Warning: Node \"oVGA_RGB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[8\] " "Warning: Node \"oVGA_RGB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[9\] " "Warning: Node \"oVGA_RGB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_SYNC " "Warning: Node \"oVGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_VS " "Warning: Node \"oVGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 353 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 353 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 89 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 89 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Info: Starting physical synthesis algorithm fanout splitting" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:50 " "Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:50" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:01 " "Info: Fitter placement operations ending: elapsed time is 00:01:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.539 ns register register " "Info: Estimated most critical path is register to register delay of 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 1 REG LAB_X30_Y19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y19; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.084 ns) 0.539 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a 2 REG LAB_X30_Y19 1 " "Info: 2: + IC(0.455 ns) + CELL(0.084 ns) = 0.539 ns; Loc. = LAB_X30_Y19; Fanout = 1; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 15.58 % ) " "Info: Total cell delay = 0.084 ns ( 15.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 84.42 % ) " "Info: Total interconnect delay = 0.455 ns ( 84.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "172 " "Warning: Found 172 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[0\] 0 " "Info: Pin \"ioGPIO0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[1\] 0 " "Info: Pin \"ioGPIO0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[2\] 0 " "Info: Pin \"ioGPIO0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[3\] 0 " "Info: Pin \"ioGPIO0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[4\] 0 " "Info: Pin \"ioGPIO0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[5\] 0 " "Info: Pin \"ioGPIO0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[6\] 0 " "Info: Pin \"ioGPIO0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[7\] 0 " "Info: Pin \"ioGPIO0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[8\] 0 " "Info: Pin \"ioGPIO0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[9\] 0 " "Info: Pin \"ioGPIO0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[10\] 0 " "Info: Pin \"ioGPIO0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[11\] 0 " "Info: Pin \"ioGPIO0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[12\] 0 " "Info: Pin \"ioGPIO0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[13\] 0 " "Info: Pin \"ioGPIO0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[14\] 0 " "Info: Pin \"ioGPIO0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[15\] 0 " "Info: Pin \"ioGPIO0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[16\] 0 " "Info: Pin \"ioGPIO0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[17\] 0 " "Info: Pin \"ioGPIO0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[18\] 0 " "Info: Pin \"ioGPIO0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[19\] 0 " "Info: Pin \"ioGPIO0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[20\] 0 " "Info: Pin \"ioGPIO0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[21\] 0 " "Info: Pin \"ioGPIO0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[22\] 0 " "Info: Pin \"ioGPIO0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[23\] 0 " "Info: Pin \"ioGPIO0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[0\] 0 " "Info: Pin \"ioGPIO1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[1\] 0 " "Info: Pin \"ioGPIO1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[2\] 0 " "Info: Pin \"ioGPIO1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[3\] 0 " "Info: Pin \"ioGPIO1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[4\] 0 " "Info: Pin \"ioGPIO1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[5\] 0 " "Info: Pin \"ioGPIO1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[6\] 0 " "Info: Pin \"ioGPIO1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[7\] 0 " "Info: Pin \"ioGPIO1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[8\] 0 " "Info: Pin \"ioGPIO1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[9\] 0 " "Info: Pin \"ioGPIO1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[10\] 0 " "Info: Pin \"ioGPIO1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[11\] 0 " "Info: Pin \"ioGPIO1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[12\] 0 " "Info: Pin \"ioGPIO1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[13\] 0 " "Info: Pin \"ioGPIO1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[14\] 0 " "Info: Pin \"ioGPIO1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[15\] 0 " "Info: Pin \"ioGPIO1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[16\] 0 " "Info: Pin \"ioGPIO1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[17\] 0 " "Info: Pin \"ioGPIO1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[18\] 0 " "Info: Pin \"ioGPIO1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[19\] 0 " "Info: Pin \"ioGPIO1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[20\] 0 " "Info: Pin \"ioGPIO1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[21\] 0 " "Info: Pin \"ioGPIO1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[22\] 0 " "Info: Pin \"ioGPIO1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[23\] 0 " "Info: Pin \"ioGPIO1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[24\] 0 " "Info: Pin \"ioGPIO1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[25\] 0 " "Info: Pin \"ioGPIO1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[0\] 0 " "Info: Pin \"ioSRAM_IO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[1\] 0 " "Info: Pin \"ioSRAM_IO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[2\] 0 " "Info: Pin \"ioSRAM_IO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[3\] 0 " "Info: Pin \"ioSRAM_IO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[4\] 0 " "Info: Pin \"ioSRAM_IO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[5\] 0 " "Info: Pin \"ioSRAM_IO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[6\] 0 " "Info: Pin \"ioSRAM_IO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[7\] 0 " "Info: Pin \"ioSRAM_IO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[8\] 0 " "Info: Pin \"ioSRAM_IO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[9\] 0 " "Info: Pin \"ioSRAM_IO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[10\] 0 " "Info: Pin \"ioSRAM_IO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[11\] 0 " "Info: Pin \"ioSRAM_IO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[12\] 0 " "Info: Pin \"ioSRAM_IO\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[13\] 0 " "Info: Pin \"ioSRAM_IO\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[14\] 0 " "Info: Pin \"ioSRAM_IO\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[15\] 0 " "Info: Pin \"ioSRAM_IO\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Info: Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Info: Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Info: Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Info: Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Info: Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Info: Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Info: Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Info: Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Info: Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Info: Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Info: Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Info: Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Info: Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Info: Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Info: Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Info: Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Info: Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Info: Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Info: Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Info: Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Info: Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Info: Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Info: Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Info: Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Info: Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Info: Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Info: Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[0\] 0 " "Info: Pin \"oHex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[1\] 0 " "Info: Pin \"oHex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[2\] 0 " "Info: Pin \"oHex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[3\] 0 " "Info: Pin \"oHex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[4\] 0 " "Info: Pin \"oHex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[5\] 0 " "Info: Pin \"oHex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[6\] 0 " "Info: Pin \"oHex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[0\] 0 " "Info: Pin \"oHex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[1\] 0 " "Info: Pin \"oHex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[2\] 0 " "Info: Pin \"oHex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[3\] 0 " "Info: Pin \"oHex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[4\] 0 " "Info: Pin \"oHex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[5\] 0 " "Info: Pin \"oHex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[6\] 0 " "Info: Pin \"oHex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[0\] 0 " "Info: Pin \"oHex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[1\] 0 " "Info: Pin \"oHex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[2\] 0 " "Info: Pin \"oHex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[3\] 0 " "Info: Pin \"oHex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[4\] 0 " "Info: Pin \"oHex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[5\] 0 " "Info: Pin \"oHex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[6\] 0 " "Info: Pin \"oHex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[0\] 0 " "Info: Pin \"oHex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[1\] 0 " "Info: Pin \"oHex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[2\] 0 " "Info: Pin \"oHex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[3\] 0 " "Info: Pin \"oHex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[4\] 0 " "Info: Pin \"oHex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[5\] 0 " "Info: Pin \"oHex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[6\] 0 " "Info: Pin \"oHex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[0\] 0 " "Info: Pin \"oHex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[1\] 0 " "Info: Pin \"oHex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[2\] 0 " "Info: Pin \"oHex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[3\] 0 " "Info: Pin \"oHex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[4\] 0 " "Info: Pin \"oHex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[5\] 0 " "Info: Pin \"oHex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[6\] 0 " "Info: Pin \"oHex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[0\] 0 " "Info: Pin \"oHex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[1\] 0 " "Info: Pin \"oHex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[2\] 0 " "Info: Pin \"oHex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[3\] 0 " "Info: Pin \"oHex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[4\] 0 " "Info: Pin \"oHex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[5\] 0 " "Info: Pin \"oHex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[6\] 0 " "Info: Pin \"oHex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[0\] 0 " "Info: Pin \"oHex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[1\] 0 " "Info: Pin \"oHex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[2\] 0 " "Info: Pin \"oHex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[3\] 0 " "Info: Pin \"oHex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[4\] 0 " "Info: Pin \"oHex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[5\] 0 " "Info: Pin \"oHex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[6\] 0 " "Info: Pin \"oHex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[0\] 0 " "Info: Pin \"oHex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[1\] 0 " "Info: Pin \"oHex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[2\] 0 " "Info: Pin \"oHex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[3\] 0 " "Info: Pin \"oHex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[4\] 0 " "Info: Pin \"oHex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[5\] 0 " "Info: Pin \"oHex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[6\] 0 " "Info: Pin \"oHex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Info: Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Info: Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Info: Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Info: Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Info: Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Info: Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Info: Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Info: Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Info: Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Info: Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Info: Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Info: Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Info: Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Info: Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Info: Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Info: Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Info: Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Info: Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE_ 0 " "Info: Pin \"oSRAM_CE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_ 0 " "Info: Pin \"oSRAM_WE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_LB_ 0 " "Info: Pin \"oSRAM_LB_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_UB_ 0 " "Info: Pin \"oSRAM_UB_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_ 0 " "Info: Pin \"oSRAM_OE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "50 " "Warning: Following 50 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[0\] a permanently enabled " "Info: Pin ioGPIO0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[1\] a permanently disabled " "Info: Pin ioGPIO0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[2\] a permanently enabled " "Info: Pin ioGPIO0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[3\] a permanently disabled " "Info: Pin ioGPIO0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[4\] a permanently enabled " "Info: Pin ioGPIO0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[5\] a permanently disabled " "Info: Pin ioGPIO0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[6\] a permanently enabled " "Info: Pin ioGPIO0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[7\] a permanently disabled " "Info: Pin ioGPIO0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[7\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[8\] a permanently enabled " "Info: Pin ioGPIO0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[8\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[9\] a permanently disabled " "Info: Pin ioGPIO0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[9\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[10\] a permanently enabled " "Info: Pin ioGPIO0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[10\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[11\] a permanently disabled " "Info: Pin ioGPIO0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[11\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[12\] a permanently enabled " "Info: Pin ioGPIO0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[12\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[13\] a permanently disabled " "Info: Pin ioGPIO0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[13\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[14\] a permanently enabled " "Info: Pin ioGPIO0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[14\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[15\] a permanently disabled " "Info: Pin ioGPIO0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[15\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[16\] a permanently enabled " "Info: Pin ioGPIO0\[16\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[16\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[17\] a permanently disabled " "Info: Pin ioGPIO0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[17\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[18\] a permanently enabled " "Info: Pin ioGPIO0\[18\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[18\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[19\] a permanently disabled " "Info: Pin ioGPIO0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[19\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[20\] a permanently enabled " "Info: Pin ioGPIO0\[20\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[20\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[21\] a permanently disabled " "Info: Pin ioGPIO0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[21\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[22\] a permanently enabled " "Info: Pin ioGPIO0\[22\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[22\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[23\] a permanently enabled " "Info: Pin ioGPIO0\[23\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[23] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[23\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[0\] a permanently enabled " "Info: Pin ioGPIO1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[1\] a permanently enabled " "Info: Pin ioGPIO1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[2\] a permanently enabled " "Info: Pin ioGPIO1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[3\] a permanently enabled " "Info: Pin ioGPIO1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[4\] a permanently enabled " "Info: Pin ioGPIO1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[5\] a permanently enabled " "Info: Pin ioGPIO1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[6\] a permanently enabled " "Info: Pin ioGPIO1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[7\] a permanently enabled " "Info: Pin ioGPIO1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[7\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[8\] a permanently enabled " "Info: Pin ioGPIO1\[8\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[8\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[9\] a permanently enabled " "Info: Pin ioGPIO1\[9\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[9\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[10\] a permanently enabled " "Info: Pin ioGPIO1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[10\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[11\] a permanently enabled " "Info: Pin ioGPIO1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[11\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[12\] a permanently enabled " "Info: Pin ioGPIO1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[12\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[13\] a permanently enabled " "Info: Pin ioGPIO1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[13\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[14\] a permanently enabled " "Info: Pin ioGPIO1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[14\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[15\] a permanently enabled " "Info: Pin ioGPIO1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[15\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[16\] a permanently enabled " "Info: Pin ioGPIO1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[16\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[17\] a permanently enabled " "Info: Pin ioGPIO1\[17\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[17\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[18\] a permanently enabled " "Info: Pin ioGPIO1\[18\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[18\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[19\] a permanently enabled " "Info: Pin ioGPIO1\[19\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[19\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[20\] a permanently enabled " "Info: Pin ioGPIO1\[20\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[20\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[21\] a permanently enabled " "Info: Pin ioGPIO1\[21\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[21\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[22\] a permanently enabled " "Info: Pin ioGPIO1\[22\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[22\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[23\] a permanently enabled " "Info: Pin ioGPIO1\[23\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[23] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[23\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[24\] a permanently enabled " "Info: Pin ioGPIO1\[24\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[24] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[24\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[25\] a permanently enabled " "Info: Pin ioGPIO1\[25\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[25] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[25\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "84 " "Warning: Following 84 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[0\] GND " "Info: Pin ioGPIO0\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[1\] VCC " "Info: Pin ioGPIO0\[1\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[2\] GND " "Info: Pin ioGPIO0\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[3\] VCC " "Info: Pin ioGPIO0\[3\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[4\] GND " "Info: Pin ioGPIO0\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[5\] VCC " "Info: Pin ioGPIO0\[5\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[6\] GND " "Info: Pin ioGPIO0\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[7\] VCC " "Info: Pin ioGPIO0\[7\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[7\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[8\] GND " "Info: Pin ioGPIO0\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[8\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[9\] VCC " "Info: Pin ioGPIO0\[9\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[9\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[10\] GND " "Info: Pin ioGPIO0\[10\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[10\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[11\] VCC " "Info: Pin ioGPIO0\[11\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[11\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[12\] GND " "Info: Pin ioGPIO0\[12\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[12\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[13\] VCC " "Info: Pin ioGPIO0\[13\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[13\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[14\] GND " "Info: Pin ioGPIO0\[14\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[14\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[15\] VCC " "Info: Pin ioGPIO0\[15\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[15\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[16\] GND " "Info: Pin ioGPIO0\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[16\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[17\] VCC " "Info: Pin ioGPIO0\[17\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[17\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[18\] GND " "Info: Pin ioGPIO0\[18\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[18\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[19\] VCC " "Info: Pin ioGPIO0\[19\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[19\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[20\] GND " "Info: Pin ioGPIO0\[20\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[20\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[21\] VCC " "Info: Pin ioGPIO0\[21\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[21\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[22\] GND " "Info: Pin ioGPIO0\[22\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[22\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[0\] GND " "Info: Pin ioGPIO1\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[2\] GND " "Info: Pin ioGPIO1\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[4\] GND " "Info: Pin ioGPIO1\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[6\] GND " "Info: Pin ioGPIO1\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[8\] GND " "Info: Pin ioGPIO1\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[8\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[10\] GND " "Info: Pin ioGPIO1\[10\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[10\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[12\] GND " "Info: Pin ioGPIO1\[12\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[12\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[14\] GND " "Info: Pin ioGPIO1\[14\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[14\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[16\] GND " "Info: Pin ioGPIO1\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[16\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[18\] GND " "Info: Pin ioGPIO1\[18\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[18\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[20\] GND " "Info: Pin ioGPIO1\[20\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[20\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[22\] GND " "Info: Pin ioGPIO1\[22\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[22\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[23\] VCC " "Info: Pin ioGPIO1\[23\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[23] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[23\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[24\] GND " "Info: Pin ioGPIO1\[24\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[24] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[24\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[2\] GND " "Info: Pin oLEDR\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[3\] GND " "Info: Pin oLEDR\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[4\] GND " "Info: Pin oLEDR\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[5\] GND " "Info: Pin oLEDR\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[6\] GND " "Info: Pin oLEDR\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[7\] GND " "Info: Pin oLEDR\[7\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[7\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[8\] GND " "Info: Pin oLEDR\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[8\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[9\] GND " "Info: Pin oLEDR\[9\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[9\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[10\] GND " "Info: Pin oLEDR\[10\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[10\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[11\] GND " "Info: Pin oLEDR\[11\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[11\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[12\] GND " "Info: Pin oLEDR\[12\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[12\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[13\] GND " "Info: Pin oLEDR\[13\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[13\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[14\] GND " "Info: Pin oLEDR\[14\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[14\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[15\] GND " "Info: Pin oLEDR\[15\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[15\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[16\] GND " "Info: Pin oLEDR\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[16\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[17\] GND " "Info: Pin oLEDR\[17\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[17\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[0\] GND " "Info: Pin oLEDG\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[1\] GND " "Info: Pin oLEDG\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[2\] GND " "Info: Pin oLEDG\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[3\] GND " "Info: Pin oLEDG\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[4\] GND " "Info: Pin oLEDG\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[5\] GND " "Info: Pin oLEDG\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[6\] GND " "Info: Pin oLEDG\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[7\] GND " "Info: Pin oLEDG\[7\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[7\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[8\] GND " "Info: Pin oLEDG\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[8\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[0\] GND " "Info: Pin oHex7\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[1\] GND " "Info: Pin oHex7\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[2\] GND " "Info: Pin oHex7\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[3\] GND " "Info: Pin oHex7\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[4\] GND " "Info: Pin oHex7\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[5\] GND " "Info: Pin oHex7\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[6\] VCC " "Info: Pin oHex7\[6\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[1\] GND " "Info: Pin oHex6\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex3\[0\] GND " "Info: Pin oHex3\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex3[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex3\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex3\[1\] GND " "Info: Pin oHex3\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex3[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex3\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex3\[2\] GND " "Info: Pin oHex3\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex3[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex3\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex3\[3\] GND " "Info: Pin oHex3\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex3[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex3\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex3\[4\] GND " "Info: Pin oHex3\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex3[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex3\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex3\[5\] GND " "Info: Pin oHex3\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex3[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex3\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex3\[6\] VCC " "Info: Pin oHex3\[6\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex3[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex3\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex2\[1\] GND " "Info: Pin oHex2\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex2[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex2\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex2[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[16\] GND " "Info: Pin oSRAM_A\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_A[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 42 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[17\] GND " "Info: Pin oSRAM_A\[17\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_A[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 42 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_CE_ GND " "Info: Pin oSRAM_CE_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_CE_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_CE_" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 44 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CE_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CE_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_LB_ GND " "Info: Pin oSRAM_LB_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_LB_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_LB_" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 46 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_LB_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_LB_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_UB_ GND " "Info: Pin oSRAM_UB_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_UB_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_UB_" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_UB_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_UB_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_OE_ GND " "Info: Pin oSRAM_OE_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_OE_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 49 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_OE_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_OE_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "FrameCtrl:FrameCtrl0\|oSRAM_WE_~20 (inverted) " "Info: Following pins have the same output enable: FrameCtrl:FrameCtrl0\|oSRAM_WE_~20 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[1\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[3\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[5\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[7\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[9\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[11\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[13\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[15\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[0\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[2\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[4\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[6\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[8\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[10\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[12\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[14\]" } } } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 236 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Allocated 210 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:42:01 2007 " "Info: Processing ended: Mon Nov 26 17:42:01 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Info: Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:42:02 2007 " "Info: Processing started: Mon Nov 26 17:42:02 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Allocated 195 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:42:13 2007 " "Info: Processing ended: Mon Nov 26 17:42:13 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:42:14 2007 " "Info: Processing started: Mon Nov 26 17:42:14 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ioGPIO0\[19\] " "Info: Assuming node \"ioGPIO0\[19\]\" is an undefined clock" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[19\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 59.779 ns " "Info: Slack time is 59.779 ns for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "367.51 MHz 2.721 ns " "Info: Fmax is 367.51 MHz (period= 2.721 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "62.286 ns + Largest register register " "Info: + Largest register to register requirement is 62.286 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "62.500 ns + " "Info: + Setup relationship between source and destination is 62.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 62.500 ns " "Info: + Latch edge is 62.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 7.375 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 6 REG LCFF_X64_Y15_N1 2 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X64_Y15_N1; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 7.375 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\] 6 REG LCFF_X62_Y15_N31 4 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X62_Y15_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.507 ns - Longest register register " "Info: - Longest register to register delay is 2.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\] 1 REG LCFF_X62_Y15_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y15_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.398 ns) 0.880 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~139 2 COMB LCCOMB_X63_Y15_N4 4 " "Info: 2: + IC(0.482 ns) + CELL(0.398 ns) = 0.880 ns; Loc. = LCCOMB_X63_Y15_N4; Fanout = 4; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.275 ns) 1.437 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~141 3 COMB LCCOMB_X63_Y15_N2 8 " "Info: 3: + IC(0.282 ns) + CELL(0.275 ns) = 1.437 ns; Loc. = LCCOMB_X63_Y15_N2; Fanout = 8; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.660 ns) 2.507 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 4 REG LCFF_X64_Y15_N1 2 " "Info: 4: + IC(0.410 ns) + CELL(0.660 ns) = 2.507 ns; Loc. = LCFF_X64_Y15_N1; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.333 ns ( 53.17 % ) " "Info: Total cell delay = 1.333 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 46.83 % ) " "Info: Total interconnect delay = 1.174 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.482ns 0.282ns 0.410ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.482ns 0.282ns 0.410ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a 482 ps " "Info: Slack time is 482 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.027 ns + Largest register register " "Info: + Largest register to register requirement is 1.027 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.500 ns + " "Info: + Setup relationship between source and destination is 2.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.500 ns " "Info: + Latch edge is 2.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.259 ns + Largest " "Info: + Largest clock skew is -1.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 0.314 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 0.314 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1  -2.358 ns + Early " "Info: + Early clock latency of clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 0.314 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a 3 REG LCFF_X30_Y19_N19 1 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 0.314 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 1; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 1.573 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 1.573 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0  -2.358 ns + Late " "Info: + Late clock latency of clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 0.563 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 0.563 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.537 ns) 1.573 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.537 ns) = 1.573 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 33.68 % ) " "Info: Total cell delay = 1.324 ns ( 33.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.607 ns ( 66.32 % ) " "Info: Total interconnect delay = 2.607 ns ( 66.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns - Longest register register " "Info: - Longest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 1 REG LCFF_X30_Y19_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.149 ns) 0.461 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a~feeder 2 COMB LCCOMB_X30_Y19_N18 1 " "Info: 2: + IC(0.312 ns) + CELL(0.149 ns) = 0.461 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a 3 REG LCFF_X30_Y19_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 1; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.75 % ) " "Info: Total cell delay = 0.233 ns ( 42.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.25 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iClk50 " "Info: No valid register-to-register data paths exist for clock \"iClk50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ioGPIO0\[19\] register ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\] register ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 196.0 MHz 5.102 ns Internal " "Info: Clock \"ioGPIO0\[19\]\" has Internal fmax of 196.0 MHz between source register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\]\" and destination register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg\" (period= 5.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\] 1 REG LCFF_X64_Y26_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y26_N13; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.393 ns) 2.474 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~80 2 COMB LCCOMB_X54_Y26_N10 1 " "Info: 2: + IC(2.081 ns) + CELL(0.393 ns) = 2.474 ns; Loc. = LCCOMB_X54_Y26_N10; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~80'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.868 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~81 3 COMB LCCOMB_X54_Y26_N24 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 2.868 ns; Loc. = LCCOMB_X54_Y26_N24; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.271 ns) 4.019 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~82 4 COMB LCCOMB_X59_Y26_N22 1 " "Info: 4: + IC(0.880 ns) + CELL(0.271 ns) = 4.019 ns; Loc. = LCCOMB_X59_Y26_N22; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~82'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.149 ns) 4.816 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg~feeder 5 COMB LCCOMB_X61_Y26_N4 1 " "Info: 5: + IC(0.648 ns) + CELL(0.149 ns) = 4.816 ns; Loc. = LCCOMB_X61_Y26_N4; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.900 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 6 REG LCFF_X61_Y26_N5 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.900 ns; Loc. = LCFF_X61_Y26_N5; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.047 ns ( 21.37 % ) " "Info: Total cell delay = 1.047 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 78.63 % ) " "Info: Total interconnect delay = 3.853 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 2.081ns 0.244ns 0.880ns 0.648ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] destination 2.350 ns + Shortest register " "Info: + Shortest clock path from clock \"ioGPIO0\[19\]\" to destination register is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.537 ns) 2.350 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 3 REG LCFF_X61_Y26_N5 3 " "Info: 3: + IC(0.961 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X61_Y26_N5; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 59.11 % ) " "Info: Total cell delay = 1.389 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.961 ns ( 40.89 % ) " "Info: Total interconnect delay = 0.961 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] source 2.338 ns - Longest register " "Info: - Longest clock path from clock \"ioGPIO0\[19\]\" to source register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.537 ns) 2.338 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\] 3 REG LCFF_X64_Y26_N13 8 " "Info: 3: + IC(0.949 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X64_Y26_N13; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 59.41 % ) " "Info: Total cell delay = 1.389 ns ( 59.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.949 ns ( 40.59 % ) " "Info: Total interconnect delay = 0.949 ns ( 40.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} } { 0.000ns 0.000ns 0.949ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} } { 0.000ns 0.000ns 0.949ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 2.081ns 0.244ns 0.880ns 0.648ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} } { 0.000ns 0.000ns 0.949ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 1 REG LCFF_X64_Y15_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~1484 2 COMB LCCOMB_X64_Y15_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y15_N26; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~1484'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 3 REG LCFF_X64_Y15_N27 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 7.375 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y15_N27 6 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 7.375 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y15_N27 6 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ComCtrl:ComCtrl0\|_FullPersistent register ComCtrl:ComCtrl0\|_FullPersistent 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ComCtrl:ComCtrl0\|_FullPersistent\" and destination register \"ComCtrl:ComCtrl0\|_FullPersistent\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|_FullPersistent 1 REG LCFF_X60_Y26_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ComCtrl:ComCtrl0\|_FullPersistent~37 2 COMB LCCOMB_X60_Y26_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X60_Y26_N18; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|_FullPersistent~37'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X60_Y26_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~37 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.632 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X60_Y26_N19 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.632 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X60_Y26_N19 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~37 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\] iButton_\[1\] iClk50 11.394 ns register " "Info: tsu for register \"ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\]\" (data pin = \"iButton_\[1\]\", clock pin = \"iClk50\") is 11.394 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.744 ns + Longest pin register " "Info: + Longest pin to register delay is 11.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iButton_\[1\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'iButton_\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iButton_[1] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.198 ns) + CELL(0.437 ns) 6.477 ns ComCtrl:ComCtrl0\|always1~271 2 COMB LCCOMB_X53_Y24_N16 1 " "Info: 2: + IC(5.198 ns) + CELL(0.437 ns) = 6.477 ns; Loc. = LCCOMB_X53_Y24_N16; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|always1~271'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.635 ns" { iButton_[1] ComCtrl:ComCtrl0|always1~271 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.150 ns) 8.100 ns ComCtrl:ComCtrl0\|always1~272 3 COMB LCCOMB_X30_Y20_N16 1 " "Info: 3: + IC(1.473 ns) + CELL(0.150 ns) = 8.100 ns; Loc. = LCCOMB_X30_Y20_N16; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|always1~272'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { ComCtrl:ComCtrl0|always1~271 ComCtrl:ComCtrl0|always1~272 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 8.629 ns ComCtrl:ComCtrl0\|always1~274 4 COMB LCCOMB_X30_Y20_N10 8 " "Info: 4: + IC(0.254 ns) + CELL(0.275 ns) = 8.629 ns; Loc. = LCCOMB_X30_Y20_N10; Fanout = 8; COMB Node = 'ComCtrl:ComCtrl0\|always1~274'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ComCtrl:ComCtrl0|always1~272 ComCtrl:ComCtrl0|always1~274 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.438 ns) 10.096 ns ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\]~4912 5 COMB LCCOMB_X34_Y17_N0 52 " "Info: 5: + IC(1.029 ns) + CELL(0.438 ns) = 10.096 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 52; COMB Node = 'ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\]~4912'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { ComCtrl:ComCtrl0|always1~274 ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.660 ns) 11.744 ns ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\] 6 REG LCFF_X31_Y19_N29 6 " "Info: 6: + IC(0.988 ns) + CELL(0.660 ns) = 11.744 ns; Loc. = LCFF_X31_Y19_N29; Fanout = 6; REG Node = 'ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.802 ns ( 23.86 % ) " "Info: Total cell delay = 2.802 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.942 ns ( 76.14 % ) " "Info: Total interconnect delay = 8.942 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { iButton_[1] ComCtrl:ComCtrl0|always1~271 ComCtrl:ComCtrl0|always1~272 ComCtrl:ComCtrl0|always1~274 ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { iButton_[1] {} iButton_[1]~combout {} ComCtrl:ComCtrl0|always1~271 {} ComCtrl:ComCtrl0|always1~272 {} ComCtrl:ComCtrl0|always1~274 {} ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 0.000ns 5.198ns 1.473ns 0.254ns 1.029ns 0.988ns } { 0.000ns 0.842ns 0.437ns 0.150ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\] 3 REG LCFF_X31_Y19_N29 6 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X31_Y19_N29; Fanout = 6; REG Node = 'ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { iButton_[1] ComCtrl:ComCtrl0|always1~271 ComCtrl:ComCtrl0|always1~272 ComCtrl:ComCtrl0|always1~274 ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { iButton_[1] {} iButton_[1]~combout {} ComCtrl:ComCtrl0|always1~271 {} ComCtrl:ComCtrl0|always1~272 {} ComCtrl:ComCtrl0|always1~274 {} ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 0.000ns 5.198ns 1.473ns 0.254ns 1.029ns 0.988ns } { 0.000ns 0.842ns 0.437ns 0.150ns 0.275ns 0.438ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ioGPIO0\[19\] oHex6\[0\] ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66 14.911 ns register " "Info: tco from clock \"ioGPIO0\[19\]\" to destination pin \"oHex6\[0\]\" through register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66\" is 14.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] source 2.917 ns + Longest register " "Info: + Longest clock path from clock \"ioGPIO0\[19\]\" to source register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.537 ns) 2.917 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66 3 REG LCFF_X62_Y26_N3 5 " "Info: 3: + IC(1.528 ns) + CELL(0.537 ns) = 2.917 ns; Loc. = LCFF_X62_Y26_N3; Fanout = 5; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 47.62 % ) " "Info: Total cell delay = 1.389 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 52.38 % ) " "Info: Total interconnect delay = 1.528 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.744 ns + Longest register pin " "Info: + Longest register to pin delay is 11.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66 1 REG LCFF_X62_Y26_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y26_N3; Fanout = 5; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.275 ns) 1.238 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor2 2 COMB LCCOMB_X54_Y26_N26 4 " "Info: 2: + IC(0.963 ns) + CELL(0.275 ns) = 1.238 ns; Loc. = LCCOMB_X54_Y26_N26; Fanout = 4; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 } "NODE_NAME" } } { "db/a_gray2bin_ldb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_gray2bin_ldb.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.420 ns) 2.114 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor1 3 COMB LCCOMB_X55_Y26_N28 2 " "Info: 3: + IC(0.456 ns) + CELL(0.420 ns) = 2.114 ns; Loc. = LCCOMB_X55_Y26_N28; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 } "NODE_NAME" } } { "db/a_gray2bin_ldb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_gray2bin_ldb.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 2.762 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~164 4 COMB LCCOMB_X55_Y26_N6 2 " "Info: 4: + IC(0.255 ns) + CELL(0.393 ns) = 2.762 ns; Loc. = LCCOMB_X55_Y26_N6; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~164'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.833 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~166 5 COMB LCCOMB_X55_Y26_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.833 ns; Loc. = LCCOMB_X55_Y26_N8; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~166'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.904 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~168 6 COMB LCCOMB_X55_Y26_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.904 ns; Loc. = LCCOMB_X55_Y26_N10; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~168'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.975 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~170 7 COMB LCCOMB_X55_Y26_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.975 ns; Loc. = LCCOMB_X55_Y26_N12; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~170'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.134 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~172 8 COMB LCCOMB_X55_Y26_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.134 ns; Loc. = LCCOMB_X55_Y26_N14; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~172'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.205 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~174 9 COMB LCCOMB_X55_Y26_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.205 ns; Loc. = LCCOMB_X55_Y26_N16; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~174'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.276 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~176 10 COMB LCCOMB_X55_Y26_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.276 ns; Loc. = LCCOMB_X55_Y26_N18; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~176'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.686 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~177 11 COMB LCCOMB_X55_Y26_N20 4 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.686 ns; Loc. = LCCOMB_X55_Y26_N20; Fanout = 4; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~177'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.198 ns) + CELL(0.150 ns) 8.034 ns SSHLEDMDCtrl:gSSHLEDMDCtrl\[6\].Digit\|Decoder0~46 12 COMB LCCOMB_X1_Y23_N28 2 " "Info: 12: + IC(4.198 ns) + CELL(0.150 ns) = 8.034 ns; Loc. = LCCOMB_X1_Y23_N28; Fanout = 2; COMB Node = 'SSHLEDMDCtrl:gSSHLEDMDCtrl\[6\].Digit\|Decoder0~46'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.348 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 } "NODE_NAME" } } { "Source/SSHLEDMDCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/SSHLEDMDCtrl.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(2.632 ns) 11.744 ns oHex6\[0\] 13 PIN PIN_R2 0 " "Info: 13: + IC(1.078 ns) + CELL(2.632 ns) = 11.744 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'oHex6\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 oHex6[0] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.794 ns ( 40.82 % ) " "Info: Total cell delay = 4.794 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.950 ns ( 59.18 % ) " "Info: Total interconnect delay = 6.950 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 oHex6[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 {} SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 {} oHex6[0] {} } { 0.000ns 0.963ns 0.456ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.198ns 1.078ns } { 0.000ns 0.275ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 oHex6[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 {} SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 {} oHex6[0] {} } { 0.000ns 0.963ns 0.456ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.198ns 1.078ns } { 0.000ns 0.275ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ioSRAM_IO\[8\] ioGPIO1\[1\] 13.810 ns Longest " "Info: Longest tpd from source pin \"ioSRAM_IO\[8\]\" to destination pin \"ioGPIO1\[1\]\" is 13.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioSRAM_IO\[8\] 1 PIN PIN_AE7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE7; Fanout = 1; PIN Node = 'ioSRAM_IO\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns ioSRAM_IO\[8\]~7 2 COMB IOC_X16_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X16_Y0_N1; Fanout = 1; COMB Node = 'ioSRAM_IO\[8\]~7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.413 ns) 7.057 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5376 3 COMB LCCOMB_X23_Y16_N14 1 " "Info: 3: + IC(5.784 ns) + CELL(0.413 ns) = 7.057 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5376'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5376 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.438 ns) 7.940 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5379 4 COMB LCCOMB_X24_Y16_N24 1 " "Info: 4: + IC(0.445 ns) + CELL(0.438 ns) = 7.940 ns; Loc. = LCCOMB_X24_Y16_N24; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5379'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5376 FrameCtrl:FrameCtrl0|oQ0[8]~5379 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.218 ns) + CELL(2.652 ns) 13.810 ns ioGPIO1\[1\] 5 PIN PIN_K26 0 " "Info: 5: + IC(3.218 ns) + CELL(2.652 ns) = 13.810 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'ioGPIO1\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5379 ioGPIO1[1] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.363 ns ( 31.59 % ) " "Info: Total cell delay = 4.363 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.447 ns ( 68.41 % ) " "Info: Total interconnect delay = 9.447 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.810 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5376 FrameCtrl:FrameCtrl0|oQ0[8]~5379 ioGPIO1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.810 ns" { ioSRAM_IO[8] {} ioSRAM_IO[8]~7 {} FrameCtrl:FrameCtrl0|oQ0[8]~5376 {} FrameCtrl:FrameCtrl0|oQ0[8]~5379 {} ioGPIO1[1] {} } { 0.000ns 0.000ns 5.784ns 0.445ns 3.218ns } { 0.000ns 0.860ns 0.413ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3 ioGPIO0\[21\] ioGPIO0\[19\] -2.692 ns memory " "Info: th for memory \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3\" (data pin = \"ioGPIO0\[21\]\", clock pin = \"ioGPIO0\[19\]\") is -2.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] destination 3.339 ns + Longest memory " "Info: + Longest clock path from clock \"ioGPIO0\[19\]\" to destination memory is 3.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.673 ns) 3.339 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3 3 MEM M4K_X52_Y22 1 " "Info: 3: + IC(1.814 ns) + CELL(0.673 ns) = 3.339 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 45.67 % ) " "Info: Total cell delay = 1.525 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.814 ns ( 54.33 % ) " "Info: Total interconnect delay = 1.814 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.852ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.265 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[21\] 1 PIN PIN_H26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H26; Fanout = 1; PIN Node = 'ioGPIO0\[21\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns ioGPIO0\[21\]~2 2 COMB IOC_X65_Y26_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y26_N3; Fanout = 1; COMB Node = 'ioGPIO0\[21\]~2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { ioGPIO0[21] ioGPIO0[21]~2 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.296 ns) + CELL(0.107 ns) 6.265 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3 3 MEM M4K_X52_Y22 1 " "Info: 3: + IC(5.296 ns) + CELL(0.107 ns) = 6.265 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { ioGPIO0[21]~2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 15.47 % ) " "Info: Total cell delay = 0.969 ns ( 15.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.296 ns ( 84.53 % ) " "Info: Total interconnect delay = 5.296 ns ( 84.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { ioGPIO0[21] ioGPIO0[21]~2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.265 ns" { ioGPIO0[21] {} ioGPIO0[21]~2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 0.862ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.852ns 0.673ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { ioGPIO0[21] ioGPIO0[21]~2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.265 ns" { ioGPIO0[21] {} ioGPIO0[21]~2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 0.862ns 0.107ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Allocated 128 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:42:16 2007 " "Info: Processing ended: Mon Nov 26 17:42:16 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 467 s " "Info: Quartus II Full Compilation was successful. 0 errors, 467 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
