Info: Starting: Create HDL design files for synthesis
Info: qsys-generate W:\ece342\labs_repo\ECE342-Lab\Lab4\lab4_kit\nios_system.qsys --synthesis=VERILOG --output-directory=W:\ece342\labs_repo\ECE342-Lab\Lab4\lab4_kit\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4_kit/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 16.0]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding lda_avalon_interface [lda_avalon_interface 2.0]
Progress: Parameterizing module lda_avalon_interface
Progress: Adding nios2_processor [altera_nios2_qsys 16.0]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switches [altera_avalon_pio 16.0]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/coivan/AppData/Local/Temp/alt7573_1608622015771282559.dir/0002_LEDs_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/coivan/AppData/Local/Temp/alt7573_1608622015771282559.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: lda_avalon_interface: "nios_system" instantiated lda_avalon_interface "lda_avalon_interface"
Info: nios2_processor: Starting RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/coivan/AppData/Local/Temp/alt7573_1608622015771282559.dir/0004_nios2_processor_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64 --verilog --config=C:/Users/coivan/AppData/Local/Temp/alt7573_1608622015771282559.dir/0004_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_processor: # 2018.02.11 18:16:41 (*) Starting Nios II generation
Info: nios2_processor: # 2018.02.11 18:16:41 (*)   Checking for plaintext license.
Info: nios2_processor: # 2018.02.11 18:16:42 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64
Info: nios2_processor: # 2018.02.11 18:16:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2018.02.11 18:16:52 (*)   Plaintext license not found.
Info: nios2_processor: # 2018.02.11 18:16:52 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_processor: # 2018.02.11 18:16:52 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64
Info: nios2_processor: # 2018.02.11 18:16:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2018.02.11 18:17:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_processor: # 2018.02.11 18:17:02 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2018.02.11 18:17:02 (*)   Creating all objects for CPU
Info: nios2_processor: # 2018.02.11 18:17:03 (*)     Pipeline frontend
Info: nios2_processor: # 2018.02.11 18:17:04 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2018.02.11 18:17:05 (*)   Creating encrypted RTL
Info: nios2_processor: # 2018.02.11 18:17:06 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor: "nios_system" instantiated altera_nios2_qsys "nios2_processor"
Error: Generation stopped, 5 or more modules remaining
Info: nios_system: Done "nios_system" with 9 modules, 31 files
Error: qsys-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
