Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/baud_rate_generator.vhd" in Library work.
Architecture behavioral of Entity baud_rate_generator is up to date.
Compiling vhdl file "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/tx_uart.vhd" in Library work.
Architecture behavioral of Entity tx_uart is up to date.
Compiling vhdl file "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart.vhd" in Library work.
Architecture behavioral of Entity rx_uart is up to date.
Compiling vhdl file "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/UART.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <baud_rate_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <tx_uart> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rx_uart> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART> in library <work> (Architecture <behavioral>).
Entity <UART> analyzed. Unit <UART> generated.

Analyzing Entity <baud_rate_generator> in library <work> (Architecture <behavioral>).
Entity <baud_rate_generator> analyzed. Unit <baud_rate_generator> generated.

Analyzing Entity <tx_uart> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/tx_uart.vhd" line 69: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tx_start>
Entity <tx_uart> analyzed. Unit <tx_uart> generated.

Analyzing Entity <rx_uart> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart.vhd" line 65: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <s>, <current_state>, <rx>, <internal_dout>
Entity <rx_uart> analyzed. Unit <rx_uart> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <baud_rate_generator>.
    Related source file is "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/baud_rate_generator.vhd".
WARNING:Xst:646 - Signal <baud_rate_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <seize_baud_rate_int>.
    Found 16-bit comparator equal for signal <seize_baud_rate_int$cmp_eq0000> created at line 83.
    Found 16-bit up counter for signal <seize_vcount>.
    Found 16-bit comparator equal for signal <seize_vcount$cmp_eq0000> created at line 83.
    Found 16-bit up counter for signal <vcount>.
    Found 16-bit comparator equal for signal <vcount$cmp_eq0000> created at line 76.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <baud_rate_generator> synthesized.


Synthesizing Unit <tx_uart>.
    Related source file is "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/tx_uart.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <n_reg>.
    Found 4-bit adder for signal <n_reg$addsub0000> created at line 114.
    Found 4-bit adder for signal <s$add0000> created at line 95.
    Found 4-bit register for signal <s_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <tx_uart> synthesized.


Synthesizing Unit <rx_uart>.
    Related source file is "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/rx_uart.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <internal_dout_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 4-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <current_state>.
    Found 4-bit comparator greatequal for signal <internal_dout_0$cmp_ge0000> created at line 138.
    Found 3-bit adder for signal <n$addsub0000> created at line 141.
    Found 4-bit comparator less for signal <n$cmp_lt0000> created at line 138.
    Found 4-bit comparator less for signal <next_state$cmp_lt0000> created at line 107.
    Found 4-bit adder for signal <s_int$add0000> created at line 101.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <rx_uart> synthesized.


Synthesizing Unit <UART>.
    Related source file is "F:/Mes Documents/GitHub/-ESE-VHDL-UART/UART/UART.vhd".
Unit <UART> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 4-bit adder                                           : 3
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 1
 4-bit register                                        : 3
# Latches                                              : 12
 1-bit latch                                           : 8
 3-bit latch                                           : 1
 4-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 5
 16-bit comparator equal                               : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U1/current_state/FSM> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 4-bit adder                                           : 3
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Latches                                              : 12
 1-bit latch                                           : 8
 3-bit latch                                           : 1
 4-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 5
 16-bit comparator equal                               : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART> ...

Optimizing unit <tx_uart> ...
WARNING:Xst:1293 - FF/Latch <n_reg_3> has a constant value of 0 in block <tx_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <n_reg_3> has a constant value of 0 in block <tx_uart>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rx_uart> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 3.
FlipFlop uut/current_state_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART.ngr
Top Level Output File Name         : UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 154
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 1
#      LUT2                        : 10
#      LUT3                        : 36
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 47
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXCY                       : 22
#      MUXF5                       : 10
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 58
#      FDC                         : 30
#      FDP                         : 1
#      LD                          : 19
#      LDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       57  out of   1920     2%  
 Number of Slice Flip Flops:             49  out of   3840     1%  
 Number of 4 input LUTs:                103  out of   3840     2%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  
    IOB Flip Flops:                       9
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-----------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)       | Load  |
-----------------------------------------------------+-----------------------------+-------+
clk                                                  | BUFGP                       | 31    |
uut/dout_or0000(uut/dout_or00001:O)                  | NONE(*)(uut/dout_7)         | 8     |
uut/next_state_not0001(uut/next_state_not000145_f5:O)| NONE(*)(uut/next_state_3)   | 4     |
uut/n_not0001(uut/n_not00011:O)                      | NONE(*)(uut/n_2)            | 3     |
uut/s_not0001(uut/s_not00011:O)                      | NONE(*)(uut/s_3)            | 4     |
uut/internal_dout_0_cmp_ge0000(uut/n_not0001111:O)   | NONE(*)(uut/internal_dout_0)| 8     |
-----------------------------------------------------+-----------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.424ns (Maximum Frequency: 118.708MHz)
   Minimum input arrival time before clock: 9.727ns
   Maximum output required time after clock: 9.603ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.424ns (frequency: 118.708MHz)
  Total number of paths / destination ports: 2659 / 26
-------------------------------------------------------------------------
Delay:               8.424ns (Levels of Logic = 25)
  Source:            U0/seize_vcount_5 (FF)
  Destination:       U0/seize_vcount_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U0/seize_vcount_5 to U0/seize_vcount_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U0/seize_vcount_5 (U0/seize_vcount_5)
     LUT4:I0->O            1   0.551   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_lut<0> (U0/Mcompar_seize_vcount_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<0> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<1> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<2> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<3> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<4> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<5> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<5>)
     MUXCY:CI->O          18   0.281   1.417  U0/Mcompar_seize_vcount_cmp_eq0000_cy<6> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<6>)
     INV:I->O              1   0.551   0.801  U0/seize_vcount_cmp_eq0000_inv1_INV_0 (U0/seize_vcount_cmp_eq0000_inv)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<0> (U0/Mcount_seize_vcount_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<1> (U0/Mcount_seize_vcount_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<2> (U0/Mcount_seize_vcount_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<3> (U0/Mcount_seize_vcount_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<4> (U0/Mcount_seize_vcount_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<5> (U0/Mcount_seize_vcount_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<6> (U0/Mcount_seize_vcount_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<7> (U0/Mcount_seize_vcount_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<8> (U0/Mcount_seize_vcount_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<9> (U0/Mcount_seize_vcount_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<10> (U0/Mcount_seize_vcount_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<11> (U0/Mcount_seize_vcount_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<12> (U0/Mcount_seize_vcount_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<13> (U0/Mcount_seize_vcount_cy<13>)
     MUXCY:CI->O           0   0.064   0.000  U0/Mcount_seize_vcount_cy<14> (U0/Mcount_seize_vcount_cy<14>)
     XORCY:CI->O           1   0.904   0.000  U0/Mcount_seize_vcount_xor<15> (U0/Mcount_seize_vcount15)
     FDC:D                     0.203          U0/seize_vcount_15
    ----------------------------------------
    Total                      8.424ns (4.990ns logic, 3.434ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uut/n_not0001'
  Clock period: 4.276ns (frequency: 233.863MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               4.276ns (Levels of Logic = 2)
  Source:            uut/n_0 (LATCH)
  Destination:       uut/n_2 (LATCH)
  Source Clock:      uut/n_not0001 falling
  Destination Clock: uut/n_not0001 falling

  Data Path: uut/n_0 to uut/n_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.633   1.405  uut/n_0 (uut/n_0)
     LUT2:I0->O            3   0.551   0.933  uut/n_mux0000<2>111 (uut/N27)
     LUT4:I3->O            1   0.551   0.000  uut/n_mux0000<2>1 (uut/n_mux0000<2>)
     LD:D                      0.203          uut/n_2
    ----------------------------------------
    Total                      4.276ns (1.938ns logic, 2.338ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uut/s_not0001'
  Clock period: 6.441ns (frequency: 155.255MHz)
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               6.441ns (Levels of Logic = 4)
  Source:            uut/s_3 (LATCH)
  Destination:       uut/s_2 (LATCH)
  Source Clock:      uut/s_not0001 falling
  Destination Clock: uut/s_not0001 falling

  Data Path: uut/s_3 to uut/s_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              13   0.633   1.509  uut/s_3 (uut/s_3)
     LUT3_D:I0->O          4   0.551   1.256  uut/s_mux0000<2>410 (uut/N13)
     LUT4:I0->O            1   0.551   0.000  uut/s_mux0000<2>121_SW0_F (N28)
     MUXF5:I0->O           1   0.360   0.827  uut/s_mux0000<2>121_SW0 (N18)
     LUT4:I3->O            1   0.551   0.000  uut/s_mux0000<2>121 (uut/s_mux0000<2>)
     LD:D                      0.203          uut/s_2
    ----------------------------------------
    Total                      6.441ns (2.849ns logic, 3.592ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uut/internal_dout_0_cmp_ge0000'
  Clock period: 2.993ns (frequency: 334.113MHz)
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Delay:               2.993ns (Levels of Logic = 2)
  Source:            uut/internal_dout_0 (LATCH)
  Destination:       uut/internal_dout_0 (LATCH)
  Source Clock:      uut/internal_dout_0_cmp_ge0000 falling
  Destination Clock: uut/internal_dout_0_cmp_ge0000 falling

  Data Path: uut/internal_dout_0 to uut/internal_dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.633   1.246  uut/internal_dout_0 (uut/internal_dout_0)
     LUT4:I0->O            1   0.551   0.000  uut/internal_dout_0_mux00011 (uut/internal_dout_0_mux00011)
     MUXF5:I0->O           1   0.360   0.000  uut/internal_dout_0_mux0001_f5 (uut/internal_dout_0_mux0001)
     LDE:D                     0.203          uut/internal_dout_0
    ----------------------------------------
    Total                      2.993ns (1.747ns logic, 1.246ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 613 / 18
-------------------------------------------------------------------------
Offset:              9.727ns (Levels of Logic = 23)
  Source:            baud_rate_sel (PAD)
  Destination:       U0/seize_vcount_15 (FF)
  Destination Clock: clk rising

  Data Path: baud_rate_sel to U0/seize_vcount_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  baud_rate_sel_IBUF (baud_rate_sel_IBUF)
     INV:I->O              2   0.551   1.216  U0/SEIZE_DIV_VAL<2>1_INV_0 (U0/SEIZE_DIV_VAL<2>)
     LUT4:I0->O            1   0.551   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_lut<4> (U0/Mcompar_seize_vcount_cmp_eq0000_lut<4>)
     MUXCY:S->O            1   0.500   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<4> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcompar_seize_vcount_cmp_eq0000_cy<5> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<5>)
     MUXCY:CI->O          18   0.281   1.417  U0/Mcompar_seize_vcount_cmp_eq0000_cy<6> (U0/Mcompar_seize_vcount_cmp_eq0000_cy<6>)
     INV:I->O              1   0.551   0.801  U0/seize_vcount_cmp_eq0000_inv1_INV_0 (U0/seize_vcount_cmp_eq0000_inv)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<0> (U0/Mcount_seize_vcount_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<1> (U0/Mcount_seize_vcount_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<2> (U0/Mcount_seize_vcount_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<3> (U0/Mcount_seize_vcount_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<4> (U0/Mcount_seize_vcount_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<5> (U0/Mcount_seize_vcount_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<6> (U0/Mcount_seize_vcount_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<7> (U0/Mcount_seize_vcount_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<8> (U0/Mcount_seize_vcount_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<9> (U0/Mcount_seize_vcount_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<10> (U0/Mcount_seize_vcount_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<11> (U0/Mcount_seize_vcount_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<12> (U0/Mcount_seize_vcount_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  U0/Mcount_seize_vcount_cy<13> (U0/Mcount_seize_vcount_cy<13>)
     MUXCY:CI->O           0   0.064   0.000  U0/Mcount_seize_vcount_cy<14> (U0/Mcount_seize_vcount_cy<14>)
     XORCY:CI->O           1   0.904   0.000  U0/Mcount_seize_vcount_xor<15> (U0/Mcount_seize_vcount15)
     FDC:D                     0.203          U0/seize_vcount_15
    ----------------------------------------
    Total                      9.727ns (5.386ns logic, 4.341ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut/next_state_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.775ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       uut/next_state_0 (LATCH)
  Destination Clock: uut/next_state_not0001 falling

  Data Path: rx to uut/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.821   1.509  rx_IBUF (rx_IBUF)
     LUT4:I0->O            1   0.551   1.140  uut/next_state_mux0004<0>5 (uut/next_state_mux0004<0>5)
     LUT2:I0->O            1   0.551   0.000  uut/next_state_mux0004<0>17 (uut/next_state_mux0004<0>)
     LD:D                      0.203          uut/next_state_0
    ----------------------------------------
    Total                      4.775ns (2.126ns logic, 2.649ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut/s_not0001'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              6.485ns (Levels of Logic = 5)
  Source:            rx (PAD)
  Destination:       uut/s_2 (LATCH)
  Destination Clock: uut/s_not0001 falling

  Data Path: rx to uut/s_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.821   1.365  rx_IBUF (rx_IBUF)
     LUT3_D:I1->O          4   0.551   1.256  uut/s_mux0000<2>410 (uut/N13)
     LUT4:I0->O            1   0.551   0.000  uut/s_mux0000<2>121_SW0_F (N28)
     MUXF5:I0->O           1   0.360   0.827  uut/s_mux0000<2>121_SW0 (N18)
     LUT4:I3->O            1   0.551   0.000  uut/s_mux0000<2>121 (uut/s_mux0000<2>)
     LD:D                      0.203          uut/s_2
    ----------------------------------------
    Total                      6.485ns (3.037ns logic, 3.448ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut/internal_dout_0_cmp_ge0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.131ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       uut/internal_dout_0 (LATCH)
  Destination Clock: uut/internal_dout_0_cmp_ge0000 falling

  Data Path: rx to uut/internal_dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.821   1.196  rx_IBUF (rx_IBUF)
     LUT4:I3->O            1   0.551   0.000  uut/internal_dout_4_mux00011 (uut/internal_dout_4_mux00011)
     MUXF5:I1->O           1   0.360   0.000  uut/internal_dout_4_mux0001_f5 (uut/internal_dout_4_mux0001)
     LDE:D                     0.203          uut/internal_dout_4
    ----------------------------------------
    Total                      3.131ns (1.935ns logic, 1.196ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 3
-------------------------------------------------------------------------
Offset:              9.603ns (Levels of Logic = 3)
  Source:            U1/current_state_FSM_FFd2 (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: U1/current_state_FSM_FFd2 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.720   1.527  U1/current_state_FSM_FFd2 (U1/current_state_FSM_FFd2)
     LUT3:I0->O            1   0.551   0.000  U1/tx1 (U1/tx)
     MUXF5:I1->O           1   0.360   0.801  U1/tx_f5 (tx_OBUF)
     OBUF:I->O                 5.644          tx_OBUF (tx)
    ----------------------------------------
    Total                      9.603ns (7.275ns logic, 2.328ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uut/dout_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            uut/dout_7 (LATCH)
  Destination:       dout<7> (PAD)
  Source Clock:      uut/dout_or0000 falling

  Data Path: uut/dout_7 to dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.801  uut/dout_7 (uut/dout_7)
     OBUF:I->O                 5.644          dout_7_OBUF (dout<7>)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.13 secs
 
--> 

Total memory usage is 4550308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    5 (   0 filtered)

