|Chen_Kevin_16x32SRAMFinal
Chen_Kevin_Segment_A0 <= Chen_Kevin_Dec_to_Hex:inst2.Chen_Kevin_Segment_A
Chen_Kevin_WE => Chen_Kevin_16x32SRAM:inst.Chen_Kevin_WE
Chen_Kevin_CS => Chen_Kevin_16x32SRAM:inst.Chen_Kevin_CS
Chen_Kevin_OE => Chen_Kevin_16x32SRAM:inst.Chen_Kevin_OE
Chen_Kevin_address[0] => Chen_Kevin_16x32SRAM:inst.Chen_Kevin_address[0]
Chen_Kevin_address[1] => Chen_Kevin_16x32SRAM:inst.Chen_Kevin_address[1]
Chen_Kevin_address[2] => Chen_Kevin_16x32SRAM:inst.Chen_Kevin_address[2]
Chen_Kevin_address[3] => Chen_Kevin_16x32SRAM:inst.Chen_Kevin_address[3]
Chen_Kevin_Keys[0] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Keys[0]
Chen_Kevin_Keys[1] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Keys[1]
Chen_Kevin_Switches[0] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[0]
Chen_Kevin_Switches[1] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[1]
Chen_Kevin_Switches[2] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[2]
Chen_Kevin_Switches[3] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[3]
Chen_Kevin_Switches[4] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[4]
Chen_Kevin_Switches[5] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[5]
Chen_Kevin_Switches[6] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[6]
Chen_Kevin_Switches[7] => Chen_Kevin_4x8SwitchesAndKeys:inst10.Chen_Kevin_Switches[7]
Chen_Kevin_Segment_B0 <= Chen_Kevin_Dec_to_Hex:inst2.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C0 <= Chen_Kevin_Dec_to_Hex:inst2.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D0 <= Chen_Kevin_Dec_to_Hex:inst2.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E0 <= Chen_Kevin_Dec_to_Hex:inst2.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F0 <= Chen_Kevin_Dec_to_Hex:inst2.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G0 <= Chen_Kevin_Dec_to_Hex:inst2.Chen_Kevin_Segment_G
Chen_Kevin_Segment_A1 <= Chen_Kevin_Dec_to_Hex:inst3.Chen_Kevin_Segment_A
Chen_Kevin_Segment_B1 <= Chen_Kevin_Dec_to_Hex:inst3.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C1 <= Chen_Kevin_Dec_to_Hex:inst3.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D1 <= Chen_Kevin_Dec_to_Hex:inst3.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E1 <= Chen_Kevin_Dec_to_Hex:inst3.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F1 <= Chen_Kevin_Dec_to_Hex:inst3.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G1 <= Chen_Kevin_Dec_to_Hex:inst3.Chen_Kevin_Segment_G
Chen_Kevin_Segment_A2 <= Chen_Kevin_Dec_to_Hex:inst4.Chen_Kevin_Segment_A
Chen_Kevin_Segment_B2 <= Chen_Kevin_Dec_to_Hex:inst4.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C2 <= Chen_Kevin_Dec_to_Hex:inst4.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D2 <= Chen_Kevin_Dec_to_Hex:inst4.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E2 <= Chen_Kevin_Dec_to_Hex:inst4.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F2 <= Chen_Kevin_Dec_to_Hex:inst4.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G2 <= Chen_Kevin_Dec_to_Hex:inst4.Chen_Kevin_Segment_G
Chen_Kevin_Segment_A3 <= Chen_Kevin_Dec_to_Hex:inst5.Chen_Kevin_Segment_A
Chen_Kevin_Segment_B3 <= Chen_Kevin_Dec_to_Hex:inst5.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C3 <= Chen_Kevin_Dec_to_Hex:inst5.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D3 <= Chen_Kevin_Dec_to_Hex:inst5.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E3 <= Chen_Kevin_Dec_to_Hex:inst5.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F3 <= Chen_Kevin_Dec_to_Hex:inst5.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G3 <= Chen_Kevin_Dec_to_Hex:inst5.Chen_Kevin_Segment_G
Chen_Kevin_Segment_A4 <= Chen_Kevin_Dec_to_Hex:inst6.Chen_Kevin_Segment_A
Chen_Kevin_Segment_B4 <= Chen_Kevin_Dec_to_Hex:inst6.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C4 <= Chen_Kevin_Dec_to_Hex:inst6.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D4 <= Chen_Kevin_Dec_to_Hex:inst6.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E4 <= Chen_Kevin_Dec_to_Hex:inst6.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F4 <= Chen_Kevin_Dec_to_Hex:inst6.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G4 <= Chen_Kevin_Dec_to_Hex:inst6.Chen_Kevin_Segment_G
Chen_Kevin_Segment_A5 <= Chen_Kevin_Dec_to_Hex:inst7.Chen_Kevin_Segment_A
Chen_Kevin_Segment_B5 <= Chen_Kevin_Dec_to_Hex:inst7.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C5 <= Chen_Kevin_Dec_to_Hex:inst7.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D5 <= Chen_Kevin_Dec_to_Hex:inst7.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E5 <= Chen_Kevin_Dec_to_Hex:inst7.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F5 <= Chen_Kevin_Dec_to_Hex:inst7.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G5 <= Chen_Kevin_Dec_to_Hex:inst7.Chen_Kevin_Segment_G
Chen_Kevin_Segment_A6 <= Chen_Kevin_Dec_to_Hex:inst8.Chen_Kevin_Segment_A
Chen_Kevin_Segment_B6 <= Chen_Kevin_Dec_to_Hex:inst8.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C6 <= Chen_Kevin_Dec_to_Hex:inst8.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D6 <= Chen_Kevin_Dec_to_Hex:inst8.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E6 <= Chen_Kevin_Dec_to_Hex:inst8.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F6 <= Chen_Kevin_Dec_to_Hex:inst8.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G6 <= Chen_Kevin_Dec_to_Hex:inst8.Chen_Kevin_Segment_G
Chen_Kevin_Segment_A7 <= Chen_Kevin_Dec_to_Hex:inst9.Chen_Kevin_Segment_A
Chen_Kevin_Segment_B7 <= Chen_Kevin_Dec_to_Hex:inst9.Chen_Kevin_Segment_B
Chen_Kevin_Segment_C7 <= Chen_Kevin_Dec_to_Hex:inst9.Chen_Kevin_Segment_C
Chen_Kevin_Segment_D7 <= Chen_Kevin_Dec_to_Hex:inst9.Chen_Kevin_Segment_D
Chen_Kevin_Segment_E7 <= Chen_Kevin_Dec_to_Hex:inst9.Chen_Kevin_Segment_E
Chen_Kevin_Segment_F7 <= Chen_Kevin_Dec_to_Hex:inst9.Chen_Kevin_Segment_F
Chen_Kevin_Segment_G7 <= Chen_Kevin_Dec_to_Hex:inst9.Chen_Kevin_Segment_G


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst2
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst
Chen_Kevin_out[0] <= Chen_Kevin_16x4SRAM:inst.Chen_Kevin_out[0]
Chen_Kevin_out[1] <= Chen_Kevin_16x4SRAM:inst.Chen_Kevin_out[1]
Chen_Kevin_out[2] <= Chen_Kevin_16x4SRAM:inst.Chen_Kevin_out[2]
Chen_Kevin_out[3] <= Chen_Kevin_16x4SRAM:inst.Chen_Kevin_out[3]
Chen_Kevin_out[4] <= Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_out[0]
Chen_Kevin_out[5] <= Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_out[1]
Chen_Kevin_out[6] <= Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_out[2]
Chen_Kevin_out[7] <= Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_out[3]
Chen_Kevin_out[8] <= Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_out[0]
Chen_Kevin_out[9] <= Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_out[1]
Chen_Kevin_out[10] <= Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_out[2]
Chen_Kevin_out[11] <= Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_out[3]
Chen_Kevin_out[12] <= Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_out[0]
Chen_Kevin_out[13] <= Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_out[1]
Chen_Kevin_out[14] <= Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_out[2]
Chen_Kevin_out[15] <= Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_out[3]
Chen_Kevin_out[16] <= Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_out[0]
Chen_Kevin_out[17] <= Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_out[1]
Chen_Kevin_out[18] <= Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_out[2]
Chen_Kevin_out[19] <= Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_out[3]
Chen_Kevin_out[20] <= Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_out[0]
Chen_Kevin_out[21] <= Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_out[1]
Chen_Kevin_out[22] <= Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_out[2]
Chen_Kevin_out[23] <= Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_out[3]
Chen_Kevin_out[24] <= Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_out[0]
Chen_Kevin_out[25] <= Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_out[1]
Chen_Kevin_out[26] <= Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_out[2]
Chen_Kevin_out[27] <= Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_out[3]
Chen_Kevin_out[28] <= Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_out[0]
Chen_Kevin_out[29] <= Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_out[1]
Chen_Kevin_out[30] <= Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_out[2]
Chen_Kevin_out[31] <= Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_out[3]
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_WE
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_WE
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_WE
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_WE
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_WE
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_WE
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_WE
Chen_Kevin_WE => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_WE
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_CS
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_CS
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_CS
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_CS
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_CS
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_CS
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_CS
Chen_Kevin_CS => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_CS
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_OE
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_OE
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_OE
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_OE
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_OE
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_OE
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_OE
Chen_Kevin_OE => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_OE
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_address[0]
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_address[0]
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_address[0]
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_address[0]
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_address[0]
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_address[0]
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_address[0]
Chen_Kevin_address[0] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_address[0]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_address[1]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_address[1]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_address[1]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_address[1]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_address[1]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_address[1]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_address[1]
Chen_Kevin_address[1] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_address[1]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_address[2]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_address[2]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_address[2]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_address[2]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_address[2]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_address[2]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_address[2]
Chen_Kevin_address[2] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_address[2]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_address[3]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_address[3]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_address[3]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_address[3]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_address[3]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_address[3]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_address[3]
Chen_Kevin_address[3] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_address[3]
Chen_Kevin_datain[0] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_datain[0]
Chen_Kevin_datain[1] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_datain[1]
Chen_Kevin_datain[2] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_datain[2]
Chen_Kevin_datain[3] => Chen_Kevin_16x4SRAM:inst.Chen_Kevin_datain[3]
Chen_Kevin_datain[4] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_datain[0]
Chen_Kevin_datain[5] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_datain[1]
Chen_Kevin_datain[6] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_datain[2]
Chen_Kevin_datain[7] => Chen_Kevin_16x4SRAM:inst1.Chen_Kevin_datain[3]
Chen_Kevin_datain[8] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_datain[0]
Chen_Kevin_datain[9] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_datain[1]
Chen_Kevin_datain[10] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_datain[2]
Chen_Kevin_datain[11] => Chen_Kevin_16x4SRAM:inst2.Chen_Kevin_datain[3]
Chen_Kevin_datain[12] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_datain[0]
Chen_Kevin_datain[13] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_datain[1]
Chen_Kevin_datain[14] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_datain[2]
Chen_Kevin_datain[15] => Chen_Kevin_16x4SRAM:inst3.Chen_Kevin_datain[3]
Chen_Kevin_datain[16] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_datain[0]
Chen_Kevin_datain[17] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_datain[1]
Chen_Kevin_datain[18] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_datain[2]
Chen_Kevin_datain[19] => Chen_Kevin_16x4SRAM:inst4.Chen_Kevin_datain[3]
Chen_Kevin_datain[20] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_datain[0]
Chen_Kevin_datain[21] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_datain[1]
Chen_Kevin_datain[22] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_datain[2]
Chen_Kevin_datain[23] => Chen_Kevin_16x4SRAM:inst5.Chen_Kevin_datain[3]
Chen_Kevin_datain[24] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_datain[0]
Chen_Kevin_datain[25] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_datain[1]
Chen_Kevin_datain[26] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_datain[2]
Chen_Kevin_datain[27] => Chen_Kevin_16x4SRAM:inst6.Chen_Kevin_datain[3]
Chen_Kevin_datain[28] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_datain[0]
Chen_Kevin_datain[29] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_datain[1]
Chen_Kevin_datain[30] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_datain[2]
Chen_Kevin_datain[31] => Chen_Kevin_16x4SRAM:inst7.Chen_Kevin_datain[3]


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst1|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst2|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst3|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst4|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst5|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst6|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7
Chen_Kevin_out[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_out[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_datain[0] => Chen_Kevin_16x1SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_datain[1] => Chen_Kevin_16x1SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_datain[2] => Chen_Kevin_16x1SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_datain[3] => Chen_Kevin_16x1SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_WE => inst5.IN0
Chen_Kevin_CS => inst5.IN1
Chen_Kevin_CS => inst6.IN0
Chen_Kevin_address[0] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[0]
Chen_Kevin_address[1] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[1]
Chen_Kevin_address[2] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[2]
Chen_Kevin_address[3] => Chen_Kevin_Decode4to16:inst.Chen_Kevin_Oct[3]
Chen_Kevin_OE => inst6.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst4|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_Decode4to16:inst
Chen_Kevin_Oct[0] => Mux0.IN19
Chen_Kevin_Oct[0] => Mux1.IN19
Chen_Kevin_Oct[0] => Mux2.IN19
Chen_Kevin_Oct[0] => Mux3.IN19
Chen_Kevin_Oct[0] => Mux4.IN19
Chen_Kevin_Oct[0] => Mux5.IN19
Chen_Kevin_Oct[0] => Mux6.IN19
Chen_Kevin_Oct[0] => Mux7.IN19
Chen_Kevin_Oct[0] => Mux8.IN19
Chen_Kevin_Oct[0] => Mux9.IN19
Chen_Kevin_Oct[0] => Mux10.IN19
Chen_Kevin_Oct[0] => Mux11.IN19
Chen_Kevin_Oct[0] => Mux12.IN19
Chen_Kevin_Oct[0] => Mux13.IN19
Chen_Kevin_Oct[0] => Mux14.IN19
Chen_Kevin_Oct[0] => Mux15.IN19
Chen_Kevin_Oct[1] => Mux0.IN18
Chen_Kevin_Oct[1] => Mux1.IN18
Chen_Kevin_Oct[1] => Mux2.IN18
Chen_Kevin_Oct[1] => Mux3.IN18
Chen_Kevin_Oct[1] => Mux4.IN18
Chen_Kevin_Oct[1] => Mux5.IN18
Chen_Kevin_Oct[1] => Mux6.IN18
Chen_Kevin_Oct[1] => Mux7.IN18
Chen_Kevin_Oct[1] => Mux8.IN18
Chen_Kevin_Oct[1] => Mux9.IN18
Chen_Kevin_Oct[1] => Mux10.IN18
Chen_Kevin_Oct[1] => Mux11.IN18
Chen_Kevin_Oct[1] => Mux12.IN18
Chen_Kevin_Oct[1] => Mux13.IN18
Chen_Kevin_Oct[1] => Mux14.IN18
Chen_Kevin_Oct[1] => Mux15.IN18
Chen_Kevin_Oct[2] => Mux0.IN17
Chen_Kevin_Oct[2] => Mux1.IN17
Chen_Kevin_Oct[2] => Mux2.IN17
Chen_Kevin_Oct[2] => Mux3.IN17
Chen_Kevin_Oct[2] => Mux4.IN17
Chen_Kevin_Oct[2] => Mux5.IN17
Chen_Kevin_Oct[2] => Mux6.IN17
Chen_Kevin_Oct[2] => Mux7.IN17
Chen_Kevin_Oct[2] => Mux8.IN17
Chen_Kevin_Oct[2] => Mux9.IN17
Chen_Kevin_Oct[2] => Mux10.IN17
Chen_Kevin_Oct[2] => Mux11.IN17
Chen_Kevin_Oct[2] => Mux12.IN17
Chen_Kevin_Oct[2] => Mux13.IN17
Chen_Kevin_Oct[2] => Mux14.IN17
Chen_Kevin_Oct[2] => Mux15.IN17
Chen_Kevin_Oct[3] => Mux0.IN16
Chen_Kevin_Oct[3] => Mux1.IN16
Chen_Kevin_Oct[3] => Mux2.IN16
Chen_Kevin_Oct[3] => Mux3.IN16
Chen_Kevin_Oct[3] => Mux4.IN16
Chen_Kevin_Oct[3] => Mux5.IN16
Chen_Kevin_Oct[3] => Mux6.IN16
Chen_Kevin_Oct[3] => Mux7.IN16
Chen_Kevin_Oct[3] => Mux8.IN16
Chen_Kevin_Oct[3] => Mux9.IN16
Chen_Kevin_Oct[3] => Mux10.IN16
Chen_Kevin_Oct[3] => Mux11.IN16
Chen_Kevin_Oct[3] => Mux12.IN16
Chen_Kevin_Oct[3] => Mux13.IN16
Chen_Kevin_Oct[3] => Mux14.IN16
Chen_Kevin_Oct[3] => Mux15.IN16
Chen_Kevin_Dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst3|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst2|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1
Chen_Kevin_out <= Chen_Kevin_out.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_SRAM:inst15.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst1.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst2.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst3.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst4.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst5.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst6.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst7.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst8.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst9.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst10.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst11.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst12.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst13.Chen_Kevin_IN
Chen_Kevin_IN => Chen_Kevin_SRAM:inst14.Chen_Kevin_IN
Chen_Kevin_dec[0] => Chen_Kevin_SRAM:inst15.Chen_Kevin_Select_Chip
Chen_Kevin_dec[1] => Chen_Kevin_SRAM:inst14.Chen_Kevin_Select_Chip
Chen_Kevin_dec[2] => Chen_Kevin_SRAM:inst13.Chen_Kevin_Select_Chip
Chen_Kevin_dec[3] => Chen_Kevin_SRAM:inst12.Chen_Kevin_Select_Chip
Chen_Kevin_dec[4] => Chen_Kevin_SRAM:inst11.Chen_Kevin_Select_Chip
Chen_Kevin_dec[5] => Chen_Kevin_SRAM:inst10.Chen_Kevin_Select_Chip
Chen_Kevin_dec[6] => Chen_Kevin_SRAM:inst9.Chen_Kevin_Select_Chip
Chen_Kevin_dec[7] => Chen_Kevin_SRAM:inst8.Chen_Kevin_Select_Chip
Chen_Kevin_dec[8] => Chen_Kevin_SRAM:inst7.Chen_Kevin_Select_Chip
Chen_Kevin_dec[9] => Chen_Kevin_SRAM:inst6.Chen_Kevin_Select_Chip
Chen_Kevin_dec[10] => Chen_Kevin_SRAM:inst5.Chen_Kevin_Select_Chip
Chen_Kevin_dec[11] => Chen_Kevin_SRAM:inst4.Chen_Kevin_Select_Chip
Chen_Kevin_dec[12] => Chen_Kevin_SRAM:inst3.Chen_Kevin_Select_Chip
Chen_Kevin_dec[13] => Chen_Kevin_SRAM:inst2.Chen_Kevin_Select_Chip
Chen_Kevin_dec[14] => Chen_Kevin_SRAM:inst1.Chen_Kevin_Select_Chip
Chen_Kevin_dec[15] => Chen_Kevin_SRAM:inst.Chen_Kevin_Select_Chip
Chen_Kevin_WR => Chen_Kevin_SRAM:inst15.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst1.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst2.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst3.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst4.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst5.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst6.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst7.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst8.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst9.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst10.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst11.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst12.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst13.Chen_Kevin_Write_Enable
Chen_Kevin_WR => Chen_Kevin_SRAM:inst14.Chen_Kevin_Write_Enable


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst15|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst1|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst2|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst3|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst4|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst5|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst6|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst7|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst8|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst9|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst10|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst11|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst12|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst13|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14
Chen_Kevin_OUT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_IN => Chen_Kevin_D-Latch:inst.Chen_Kevin_D
Chen_Kevin_Select_Chip => inst2.IN0
Chen_Kevin_Select_Chip => inst4.OE
Chen_Kevin_Write_Enable => inst2.IN1


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst1
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_16x32SRAM:inst|Chen_Kevin_16x4SRAM:inst7|Chen_Kevin_16x1SRAM:inst1|Chen_Kevin_SRAM:inst14|Chen_Kevin_D-Latch:inst
Chen_Kevin_Q <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_D => inst4.IN0
Chen_Kevin_D => inst.IN1
Chen_Kevin_C => inst2.IN1
Chen_Kevin_C => inst.IN0
Chen_Kevin_QNOT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_4x8SwitchesAndKeys:inst10
Chen_Kevin_Switches[0] => Mux0.IN3
Chen_Kevin_Switches[0] => Mux9.IN3
Chen_Kevin_Switches[0] => Mux18.IN3
Chen_Kevin_Switches[0] => Mux27.IN3
Chen_Kevin_Switches[1] => Mux1.IN3
Chen_Kevin_Switches[1] => Mux10.IN3
Chen_Kevin_Switches[1] => Mux19.IN3
Chen_Kevin_Switches[1] => Mux28.IN3
Chen_Kevin_Switches[2] => Mux2.IN3
Chen_Kevin_Switches[2] => Mux11.IN3
Chen_Kevin_Switches[2] => Mux20.IN3
Chen_Kevin_Switches[2] => Mux29.IN3
Chen_Kevin_Switches[3] => Mux3.IN3
Chen_Kevin_Switches[3] => Mux12.IN3
Chen_Kevin_Switches[3] => Mux21.IN3
Chen_Kevin_Switches[3] => Mux30.IN3
Chen_Kevin_Switches[4] => Mux4.IN3
Chen_Kevin_Switches[4] => Mux13.IN3
Chen_Kevin_Switches[4] => Mux22.IN3
Chen_Kevin_Switches[4] => Mux31.IN3
Chen_Kevin_Switches[5] => Mux5.IN3
Chen_Kevin_Switches[5] => Mux14.IN3
Chen_Kevin_Switches[5] => Mux23.IN3
Chen_Kevin_Switches[5] => Mux32.IN3
Chen_Kevin_Switches[6] => Mux6.IN3
Chen_Kevin_Switches[6] => Mux15.IN3
Chen_Kevin_Switches[6] => Mux24.IN3
Chen_Kevin_Switches[6] => Mux33.IN3
Chen_Kevin_Switches[7] => Mux7.IN3
Chen_Kevin_Switches[7] => Mux16.IN3
Chen_Kevin_Switches[7] => Mux25.IN3
Chen_Kevin_Switches[7] => Mux34.IN3
Chen_Kevin_Keys[0] => Mux0.IN5
Chen_Kevin_Keys[0] => Mux1.IN5
Chen_Kevin_Keys[0] => Mux2.IN5
Chen_Kevin_Keys[0] => Mux3.IN5
Chen_Kevin_Keys[0] => Mux4.IN5
Chen_Kevin_Keys[0] => Mux5.IN5
Chen_Kevin_Keys[0] => Mux6.IN5
Chen_Kevin_Keys[0] => Mux7.IN5
Chen_Kevin_Keys[0] => Mux8.IN5
Chen_Kevin_Keys[0] => Mux9.IN5
Chen_Kevin_Keys[0] => Mux10.IN5
Chen_Kevin_Keys[0] => Mux11.IN5
Chen_Kevin_Keys[0] => Mux12.IN5
Chen_Kevin_Keys[0] => Mux13.IN5
Chen_Kevin_Keys[0] => Mux14.IN5
Chen_Kevin_Keys[0] => Mux15.IN5
Chen_Kevin_Keys[0] => Mux16.IN5
Chen_Kevin_Keys[0] => Mux17.IN5
Chen_Kevin_Keys[0] => Mux18.IN5
Chen_Kevin_Keys[0] => Mux19.IN5
Chen_Kevin_Keys[0] => Mux20.IN5
Chen_Kevin_Keys[0] => Mux21.IN5
Chen_Kevin_Keys[0] => Mux22.IN5
Chen_Kevin_Keys[0] => Mux23.IN5
Chen_Kevin_Keys[0] => Mux24.IN5
Chen_Kevin_Keys[0] => Mux25.IN5
Chen_Kevin_Keys[0] => Mux26.IN5
Chen_Kevin_Keys[0] => Mux27.IN5
Chen_Kevin_Keys[0] => Mux28.IN5
Chen_Kevin_Keys[0] => Mux29.IN5
Chen_Kevin_Keys[0] => Mux30.IN5
Chen_Kevin_Keys[0] => Mux31.IN5
Chen_Kevin_Keys[0] => Mux32.IN5
Chen_Kevin_Keys[0] => Mux33.IN5
Chen_Kevin_Keys[0] => Mux34.IN5
Chen_Kevin_Keys[0] => Mux35.IN5
Chen_Kevin_Keys[1] => Mux0.IN4
Chen_Kevin_Keys[1] => Mux1.IN4
Chen_Kevin_Keys[1] => Mux2.IN4
Chen_Kevin_Keys[1] => Mux3.IN4
Chen_Kevin_Keys[1] => Mux4.IN4
Chen_Kevin_Keys[1] => Mux5.IN4
Chen_Kevin_Keys[1] => Mux6.IN4
Chen_Kevin_Keys[1] => Mux7.IN4
Chen_Kevin_Keys[1] => Mux8.IN4
Chen_Kevin_Keys[1] => Mux9.IN4
Chen_Kevin_Keys[1] => Mux10.IN4
Chen_Kevin_Keys[1] => Mux11.IN4
Chen_Kevin_Keys[1] => Mux12.IN4
Chen_Kevin_Keys[1] => Mux13.IN4
Chen_Kevin_Keys[1] => Mux14.IN4
Chen_Kevin_Keys[1] => Mux15.IN4
Chen_Kevin_Keys[1] => Mux16.IN4
Chen_Kevin_Keys[1] => Mux17.IN4
Chen_Kevin_Keys[1] => Mux18.IN4
Chen_Kevin_Keys[1] => Mux19.IN4
Chen_Kevin_Keys[1] => Mux20.IN4
Chen_Kevin_Keys[1] => Mux21.IN4
Chen_Kevin_Keys[1] => Mux22.IN4
Chen_Kevin_Keys[1] => Mux23.IN4
Chen_Kevin_Keys[1] => Mux24.IN4
Chen_Kevin_Keys[1] => Mux25.IN4
Chen_Kevin_Keys[1] => Mux26.IN4
Chen_Kevin_Keys[1] => Mux27.IN4
Chen_Kevin_Keys[1] => Mux28.IN4
Chen_Kevin_Keys[1] => Mux29.IN4
Chen_Kevin_Keys[1] => Mux30.IN4
Chen_Kevin_Keys[1] => Mux31.IN4
Chen_Kevin_Keys[1] => Mux32.IN4
Chen_Kevin_Keys[1] => Mux33.IN4
Chen_Kevin_Keys[1] => Mux34.IN4
Chen_Kevin_Keys[1] => Mux35.IN4
Chen_Kevin_Output[0] <= Chen_Kevin_Output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[1] <= Chen_Kevin_Output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[2] <= Chen_Kevin_Output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[3] <= Chen_Kevin_Output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[4] <= Chen_Kevin_Output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[5] <= Chen_Kevin_Output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[6] <= Chen_Kevin_Output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[7] <= Chen_Kevin_Output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[8] <= Chen_Kevin_Output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[9] <= Chen_Kevin_Output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[10] <= Chen_Kevin_Output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[11] <= Chen_Kevin_Output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[12] <= Chen_Kevin_Output[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[13] <= Chen_Kevin_Output[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[14] <= Chen_Kevin_Output[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[15] <= Chen_Kevin_Output[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[16] <= Chen_Kevin_Output[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[17] <= Chen_Kevin_Output[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[18] <= Chen_Kevin_Output[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[19] <= Chen_Kevin_Output[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[20] <= Chen_Kevin_Output[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[21] <= Chen_Kevin_Output[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[22] <= Chen_Kevin_Output[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[23] <= Chen_Kevin_Output[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[24] <= Chen_Kevin_Output[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[25] <= Chen_Kevin_Output[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[26] <= Chen_Kevin_Output[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[27] <= Chen_Kevin_Output[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[28] <= Chen_Kevin_Output[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[29] <= Chen_Kevin_Output[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[30] <= Chen_Kevin_Output[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Output[31] <= Chen_Kevin_Output[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst3
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst4
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst5
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst6
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst7
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst8
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Chen_Kevin_16x32SRAMFinal|Chen_Kevin_Dec_to_Hex:inst9
Chen_Kevin_Hex_Digit[0] => Mux0.IN19
Chen_Kevin_Hex_Digit[0] => Mux1.IN19
Chen_Kevin_Hex_Digit[0] => Mux2.IN19
Chen_Kevin_Hex_Digit[0] => Mux3.IN19
Chen_Kevin_Hex_Digit[0] => Mux4.IN19
Chen_Kevin_Hex_Digit[0] => Mux5.IN19
Chen_Kevin_Hex_Digit[0] => Mux6.IN19
Chen_Kevin_Hex_Digit[1] => Mux0.IN18
Chen_Kevin_Hex_Digit[1] => Mux1.IN18
Chen_Kevin_Hex_Digit[1] => Mux2.IN18
Chen_Kevin_Hex_Digit[1] => Mux3.IN18
Chen_Kevin_Hex_Digit[1] => Mux4.IN18
Chen_Kevin_Hex_Digit[1] => Mux5.IN18
Chen_Kevin_Hex_Digit[1] => Mux6.IN18
Chen_Kevin_Hex_Digit[2] => Mux0.IN17
Chen_Kevin_Hex_Digit[2] => Mux1.IN17
Chen_Kevin_Hex_Digit[2] => Mux2.IN17
Chen_Kevin_Hex_Digit[2] => Mux3.IN17
Chen_Kevin_Hex_Digit[2] => Mux4.IN17
Chen_Kevin_Hex_Digit[2] => Mux5.IN17
Chen_Kevin_Hex_Digit[2] => Mux6.IN17
Chen_Kevin_Hex_Digit[3] => Mux0.IN16
Chen_Kevin_Hex_Digit[3] => Mux1.IN16
Chen_Kevin_Hex_Digit[3] => Mux2.IN16
Chen_Kevin_Hex_Digit[3] => Mux3.IN16
Chen_Kevin_Hex_Digit[3] => Mux4.IN16
Chen_Kevin_Hex_Digit[3] => Mux5.IN16
Chen_Kevin_Hex_Digit[3] => Mux6.IN16
Chen_Kevin_Segment_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Chen_Kevin_Segment_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


