/*
 * Automatically generated header file: don't edit!
 */
#ifndef __BST_PARAMS_H__
#define __BST_PARAMS_H__

#define PARAM_ATF_MEDIA_SIZE_VAL                  0x00000000
#define PARAM_ATF_MEDIA_START_VAL                 0x00000000
#define PARAM_BAK_MEDIA_START_VAL                 0x00000000
#define PARAM_BLD_MEDIA_SIZE_VAL                  0x00078000
#define PARAM_BLD_MEDIA_START_VAL                 0x00000000
#define PARAM_BLD_RAM_ADDRESS_VAL                 0x00000000
#define PARAM_DRAM_TRAINING_VAL                   0x00fa0060
#define PARAM_DTTE_TRAINING_VAL                   0x00000000
#define PARAM_EMMC_BOOT_SWITCH_VAL                0x02b30300
#define PARAM_MCU_NOTIFY_SOC_GPIO_VAL             0x00000000
#define PARAM_NAND_MISC_VAL                       0x00000002
#define PARAM_NAND_TIMING0_VAL                    0x00000000
#define PARAM_NAND_TIMING1_VAL                    0x00000000
#define PARAM_NAND_TIMING2_VAL                    0x00000000
#define PARAM_NAND_TIMING3_VAL                    0x00000000
#define PARAM_NAND_TIMING4_VAL                    0x00000000
#define PARAM_NAND_TIMING5_VAL                    0x00000000
#define PARAM_NAND_TIMING6_VAL                    0x00000000
#define PARAM_PTB_MEDIA_START_VAL                 0x00000000
#define PARAM_PTB_RAM_ADDRESS_VAL                 0x00000000
#define PARAM_RECOVERY_GPIO_VAL                   0x00000000
#define PARAM_SOC_NOTIFY_MCU_GPIO_VAL             0x00000000
#define PARAM_SPINOR_MISC_VAL                     0x00000000

#define PLL_CORTEX_CTRL_REG_VAL                   0x42100000
#define PLL_DSU_CTRL_REG_VAL                      0x31100000
#define PLL_CORE_CTRL_REG_VAL                     0x27110000
#define PLL_IDSP_CTRL_REG_VAL                     0x37110000
#define PLL_VISION_CTRL_REG_VAL                   0x29110000

#define PLL_DDR_CTRL_REG_DDRH0_VAL                0x18002000
#define PLL_DDR_CTRL2_REG_DDRH0_VAL               0x20521300
#define PLL_DDR_CTRL3_REG_DDRH0_VAL               0x000c8004

#define PLL_DDR_CTRL_REG_DDRH1_VAL                0x18002000
#define PLL_DDR_CTRL2_REG_DDRH1_VAL               0x20521300
#define PLL_DDR_CTRL3_REG_DDRH1_VAL               0x000c8004

#define DRAM_MODE_REG_VAL                         0x00000016

#define DLL_CTRL_SEL0_DIE0_DDRC0_VAL              0x20202020
#define DLL_CTRL_SEL1_DIE0_DDRC0_VAL              0x0f0f0f0f
#define DLL_CTRL_SEL2_DIE0_DDRC0_VAL              0x20202020
#define DLL_CTRL_SEL0_DIE1_DDRC0_VAL              0x20202020
#define DLL_CTRL_SEL1_DIE1_DDRC0_VAL              0x0f0f0f0f
#define DLL_CTRL_SEL2_DIE1_DDRC0_VAL              0x20202020
#define DLL_CTRL_SBC_0_DDRC0_VAL                  0x00e1b881
#define DLL_CTRL_SBC_1_DDRC0_VAL                  0x00e1b881
#define DLL_CTRL_SBC_2_DDRC0_VAL                  0x00e1b881
#define DLL_CTRL_SBC_3_DDRC0_VAL                  0x00e1b881
#define BYTE0_DLY0_DIE0_DDRC0_VAL                 0x00090841
#define BYTE0_DLY1_DIE0_DDRC0_VAL                 0x12214800
#define BYTE0_DLY2_DIE0_DDRC0_VAL                 0x02020202
#define BYTE0_DLY3_DIE0_DDRC0_VAL                 0x02020202
#define BYTE0_DLY4_DIE0_DDRC0_VAL                 0x09090909
#define BYTE0_DLY5_DIE0_DDRC0_VAL                 0x09090909
#define BYTE0_DLY0_DIE1_DDRC0_VAL                 0x00090841
#define BYTE0_DLY1_DIE1_DDRC0_VAL                 0x12214800
#define BYTE0_DLY2_DIE1_DDRC0_VAL                 0x02020202
#define BYTE0_DLY3_DIE1_DDRC0_VAL                 0x02020202
#define BYTE0_DLY4_DIE1_DDRC0_VAL                 0x09090909
#define BYTE0_DLY5_DIE1_DDRC0_VAL                 0x09090909
#define BYTE1_DLY0_DIE0_DDRC0_VAL                 0x00090841
#define BYTE1_DLY1_DIE0_DDRC0_VAL                 0x12214800
#define BYTE1_DLY2_DIE0_DDRC0_VAL                 0x02020202
#define BYTE1_DLY3_DIE0_DDRC0_VAL                 0x02020202
#define BYTE1_DLY4_DIE0_DDRC0_VAL                 0x09090909
#define BYTE1_DLY5_DIE0_DDRC0_VAL                 0x09090909
#define BYTE1_DLY0_DIE1_DDRC0_VAL                 0x00090841
#define BYTE1_DLY1_DIE1_DDRC0_VAL                 0x12214800
#define BYTE1_DLY2_DIE1_DDRC0_VAL                 0x02020202
#define BYTE1_DLY3_DIE1_DDRC0_VAL                 0x02020202
#define BYTE1_DLY4_DIE1_DDRC0_VAL                 0x09090909
#define BYTE1_DLY5_DIE1_DDRC0_VAL                 0x09090909
#define BYTE2_DLY0_DIE0_DDRC0_VAL                 0x00090841
#define BYTE2_DLY1_DIE0_DDRC0_VAL                 0x12214800
#define BYTE2_DLY2_DIE0_DDRC0_VAL                 0x02020202
#define BYTE2_DLY3_DIE0_DDRC0_VAL                 0x02020202
#define BYTE2_DLY4_DIE0_DDRC0_VAL                 0x09090909
#define BYTE2_DLY5_DIE0_DDRC0_VAL                 0x09090909
#define BYTE2_DLY0_DIE1_DDRC0_VAL                 0x00090841
#define BYTE2_DLY1_DIE1_DDRC0_VAL                 0x12214800
#define BYTE2_DLY2_DIE1_DDRC0_VAL                 0x02020202
#define BYTE2_DLY3_DIE1_DDRC0_VAL                 0x02020202
#define BYTE2_DLY4_DIE1_DDRC0_VAL                 0x09090909
#define BYTE2_DLY5_DIE1_DDRC0_VAL                 0x09090909
#define BYTE3_DLY0_DIE0_DDRC0_VAL                 0x00090841
#define BYTE3_DLY1_DIE0_DDRC0_VAL                 0x12214800
#define BYTE3_DLY2_DIE0_DDRC0_VAL                 0x02020202
#define BYTE3_DLY3_DIE0_DDRC0_VAL                 0x02020202
#define BYTE3_DLY4_DIE0_DDRC0_VAL                 0x09090909
#define BYTE3_DLY5_DIE0_DDRC0_VAL                 0x09090909
#define BYTE3_DLY0_DIE1_DDRC0_VAL                 0x00090841
#define BYTE3_DLY1_DIE1_DDRC0_VAL                 0x12214800
#define BYTE3_DLY2_DIE1_DDRC0_VAL                 0x02020202
#define BYTE3_DLY3_DIE1_DDRC0_VAL                 0x02020202
#define BYTE3_DLY4_DIE1_DDRC0_VAL                 0x09090909
#define BYTE3_DLY5_DIE1_DDRC0_VAL                 0x09090909
#define CK_DELAY_DDRC0_VAL                        0x00000000
#define CA_DELAY_COARSE_DDRC0_VAL                 0x00000000
#define CKE_DELAY_COARSE_DDRC0_VAL                0x00000000
#define DDRIO_VREF_0_DDRC0_VAL                    0x24132413
#define DDRIO_VREF_1_DDRC0_VAL                    0x24132413

#define DRAM_CONTROL_DDRC0_VAL                    0x00000000
#define DRAM_CONFIG1_DDRC0_VAL                    0x010f2890
#define DRAM_CONFIG2_DDRC0_VAL                    0x00001000
#define DRAM_TIMING1_DDRC0_VAL                    0x4b202012
#define DRAM_TIMING2_DDRC0_VAL                    0x0e200d6c
#define DRAM_TIMING3_DDRC0_VAL                    0x480f1fde
#define DRAM_TIMING4_DDRC0_VAL                    0x00251212
#define DRAM_TIMING5_DDRC0_VAL                    0x1643a288
#define DUAL_DIE_TIMING_DDRC0_VAL                 0x1f1f1f1f
#define REFRESH_TIMING_DDRC0_VAL                  0x0dbbf0fc
#define LP5_TIMING_DDRC0_VAL                      0x000039a1
#define DRAM_RSVD_SPACE_DDRC0_VAL                 0x7ff00000
#define DRAM_BYTE_MAP_DDRC0_VAL                   0x000000e4
#define DRAM_WDQS_TIMING_DDRC0_VAL                0x00002105
#define DTTE_TIMING_DDRC0_VAL                     0x00640040
#define DDRIO_PAD_CTRL_DDRC0_VAL                  0x00000010
#define DDRIO_DQS_PUPD_DDRC0_VAL                  0x00000006
#define DDRIO_CA_PADCTRL_DDRC0_VAL                0x02c702c7
#define DDRIO_DQ_PADCTRL_DDRC0_VAL                0x02970297
#define DDRIO_IBIAS_CTRL_DDRC0_VAL                0x04000000
#define LPDDR4_MR13_VAL                           0x9f0d0008
#define LPDDR4_MR3_VAL                            0x9f030031
#define LPDDR4_MR2_VAL                            0x9f020036
#define LPDDR4_MR1_VAL                            0x9f010064
#define LPDDR4_MR11_VAL                           0x9f0b0022
#define LPDDR4_MR14_VAL                           0x9f0e0032
#define LPDDR4_MR12_VAL                           0x9f0c0032
#define LPDDR4_MR22_VAL                           0x9f160004


#define DLL_CTRL_SEL0_DIE0_DDRC1_VAL              0x20202020
#define DLL_CTRL_SEL1_DIE0_DDRC1_VAL              0x0f0f0f0f
#define DLL_CTRL_SEL2_DIE0_DDRC1_VAL              0x20202020
#define DLL_CTRL_SEL0_DIE1_DDRC1_VAL              0x20202020
#define DLL_CTRL_SEL1_DIE1_DDRC1_VAL              0x0f0f0f0f
#define DLL_CTRL_SEL2_DIE1_DDRC1_VAL              0x20202020
#define DLL_CTRL_SBC_0_DDRC1_VAL                  0x00e1b881
#define DLL_CTRL_SBC_1_DDRC1_VAL                  0x00e1b881
#define DLL_CTRL_SBC_2_DDRC1_VAL                  0x00e1b881
#define DLL_CTRL_SBC_3_DDRC1_VAL                  0x00e1b881
#define BYTE0_DLY0_DIE0_DDRC1_VAL                 0x00090841
#define BYTE0_DLY1_DIE0_DDRC1_VAL                 0x12214800
#define BYTE0_DLY2_DIE0_DDRC1_VAL                 0x02020202
#define BYTE0_DLY3_DIE0_DDRC1_VAL                 0x02020202
#define BYTE0_DLY4_DIE0_DDRC1_VAL                 0x09090909
#define BYTE0_DLY5_DIE0_DDRC1_VAL                 0x09090909
#define BYTE0_DLY0_DIE1_DDRC1_VAL                 0x00090841
#define BYTE0_DLY1_DIE1_DDRC1_VAL                 0x12214800
#define BYTE0_DLY2_DIE1_DDRC1_VAL                 0x02020202
#define BYTE0_DLY3_DIE1_DDRC1_VAL                 0x02020202
#define BYTE0_DLY4_DIE1_DDRC1_VAL                 0x09090909
#define BYTE0_DLY5_DIE1_DDRC1_VAL                 0x09090909
#define BYTE1_DLY0_DIE0_DDRC1_VAL                 0x00090841
#define BYTE1_DLY1_DIE0_DDRC1_VAL                 0x12214800
#define BYTE1_DLY2_DIE0_DDRC1_VAL                 0x02020202
#define BYTE1_DLY3_DIE0_DDRC1_VAL                 0x02020202
#define BYTE1_DLY4_DIE0_DDRC1_VAL                 0x09090909
#define BYTE1_DLY5_DIE0_DDRC1_VAL                 0x09090909
#define BYTE1_DLY0_DIE1_DDRC1_VAL                 0x00090841
#define BYTE1_DLY1_DIE1_DDRC1_VAL                 0x12214800
#define BYTE1_DLY2_DIE1_DDRC1_VAL                 0x02020202
#define BYTE1_DLY3_DIE1_DDRC1_VAL                 0x02020202
#define BYTE1_DLY4_DIE1_DDRC1_VAL                 0x09090909
#define BYTE1_DLY5_DIE1_DDRC1_VAL                 0x09090909
#define BYTE2_DLY0_DIE0_DDRC1_VAL                 0x00090841
#define BYTE2_DLY1_DIE0_DDRC1_VAL                 0x12214800
#define BYTE2_DLY2_DIE0_DDRC1_VAL                 0x02020202
#define BYTE2_DLY3_DIE0_DDRC1_VAL                 0x02020202
#define BYTE2_DLY4_DIE0_DDRC1_VAL                 0x09090909
#define BYTE2_DLY5_DIE0_DDRC1_VAL                 0x09090909
#define BYTE2_DLY0_DIE1_DDRC1_VAL                 0x00090841
#define BYTE2_DLY1_DIE1_DDRC1_VAL                 0x12214800
#define BYTE2_DLY2_DIE1_DDRC1_VAL                 0x02020202
#define BYTE2_DLY3_DIE1_DDRC1_VAL                 0x02020202
#define BYTE2_DLY4_DIE1_DDRC1_VAL                 0x09090909
#define BYTE2_DLY5_DIE1_DDRC1_VAL                 0x09090909
#define BYTE3_DLY0_DIE0_DDRC1_VAL                 0x00090841
#define BYTE3_DLY1_DIE0_DDRC1_VAL                 0x12214800
#define BYTE3_DLY2_DIE0_DDRC1_VAL                 0x02020202
#define BYTE3_DLY3_DIE0_DDRC1_VAL                 0x02020202
#define BYTE3_DLY4_DIE0_DDRC1_VAL                 0x09090909
#define BYTE3_DLY5_DIE0_DDRC1_VAL                 0x09090909
#define BYTE3_DLY0_DIE1_DDRC1_VAL                 0x00090841
#define BYTE3_DLY1_DIE1_DDRC1_VAL                 0x12214800
#define BYTE3_DLY2_DIE1_DDRC1_VAL                 0x02020202
#define BYTE3_DLY3_DIE1_DDRC1_VAL                 0x02020202
#define BYTE3_DLY4_DIE1_DDRC1_VAL                 0x09090909
#define BYTE3_DLY5_DIE1_DDRC1_VAL                 0x09090909
#define CK_DELAY_DDRC1_VAL                        0x00000000
#define CA_DELAY_COARSE_DDRC1_VAL                 0x00000000
#define CKE_DELAY_COARSE_DDRC1_VAL                0x00000000
#define DDRIO_VREF_0_DDRC1_VAL                    0x24132413
#define DDRIO_VREF_1_DDRC1_VAL                    0x24132413

#define DRAM_CONTROL_DDRC1_VAL                    0x00000000
#define DRAM_CONFIG1_DDRC1_VAL                    0x010f2890
#define DRAM_CONFIG2_DDRC1_VAL                    0x00001000
#define DRAM_TIMING1_DDRC1_VAL                    0x4b202012
#define DRAM_TIMING2_DDRC1_VAL                    0x0e200d6c
#define DRAM_TIMING3_DDRC1_VAL                    0x480f1fde
#define DRAM_TIMING4_DDRC1_VAL                    0x00251212
#define DRAM_TIMING5_DDRC1_VAL                    0x1643a288
#define DUAL_DIE_TIMING_DDRC1_VAL                 0x1f1f1f1f
#define REFRESH_TIMING_DDRC1_VAL                  0x0dbbf0fc
#define LP5_TIMING_DDRC1_VAL                      0x000039a1
#define DRAM_RSVD_SPACE_DDRC1_VAL                 0x7ff00000
#define DRAM_BYTE_MAP_DDRC1_VAL                   0x000000e4
#define DRAM_WDQS_TIMING_DDRC1_VAL                0x00002105
#define DTTE_TIMING_DDRC1_VAL                     0x00640040
#define DDRIO_PAD_CTRL_DDRC1_VAL                  0x00000010
#define DDRIO_DQS_PUPD_DDRC1_VAL                  0x00000006
#define DDRIO_CA_PADCTRL_DDRC1_VAL                0x02c702c7
#define DDRIO_DQ_PADCTRL_DDRC1_VAL                0x02970297
#define DDRIO_IBIAS_CTRL_DDRC1_VAL                0x04000000
#define LPDDR4_MR13_VAL                           0x9f0d0008
#define LPDDR4_MR3_VAL                            0x9f030031
#define LPDDR4_MR2_VAL                            0x9f020036
#define LPDDR4_MR1_VAL                            0x9f010064
#define LPDDR4_MR11_VAL                           0x9f0b0022
#define LPDDR4_MR14_VAL                           0x9f0e0032
#define LPDDR4_MR12_VAL                           0x9f0c0032
#define LPDDR4_MR22_VAL                           0x9f160004



#endif

