<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input/Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration Center" href="center.html" />
    <link rel="prev" title="DSP" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 7</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input/Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#i-o-banks-and-special-functions">I/O banks and special functions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-hclk-ioi-hp">Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HP</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-hclk-ioi-hr">Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HR</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express Gen2 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie3.html">PCI Express Gen3 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 7</a></li>
      <li class="breadcrumb-item active">Input/Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex7/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<h1>Input/Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<section id="i-o-banks-and-special-functions">
<h2>I/O banks and special functions<a class="headerlink" href="#i-o-banks-and-special-functions" title="Link to this heading"></a></h2>
<p>Virtex 7 devices have a regular I/O bank structure.  There are up to two I/O columns in the device: the left I/O column and the right I/O column.  They contain one I/O bank per region (with the exception of regions that are covered up by the PS or GT holes).</p>
<p>There are two genders of I/O banks:</p>
<ul class="simple">
<li><p>HP (high performance) banks, with 1.8V maximum voltage and DCI support</p></li>
<li><p>HR (high range) banks, with 3.3V maxumum voltage and no DCI</p></li>
</ul>
<p>In both cases, banks are 50 rows high. They have the following structure:</p>
<ul class="simple">
<li><p>row 0: contains a <code class="docutils literal notranslate"><span class="pre">IOS_HP</span></code> or <code class="docutils literal notranslate"><span class="pre">IOS_HR</span></code> tile with a single unpaired IOB</p></li>
<li><p>rows 1-2, 3-4, 5-6, 7-8, …, 45-46, 47-48: contain <code class="docutils literal notranslate"><span class="pre">IOP_HP</span></code> or <code class="docutils literal notranslate"><span class="pre">IOP_HR</span></code> tiles, which are two rows high and contain two IOBs each, forming a differential pair; <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> is located in the bottom (odd) row and is the “complemented” pin of the pair, while <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> is in the top (even) row and is the “true” pin of the pair</p></li>
<li><p>row 49: contains another <code class="docutils literal notranslate"><span class="pre">IOS_HP</span></code> or <code class="docutils literal notranslate"><span class="pre">IOS_HR</span></code> tile</p></li>
<li><p>HCLK row: contains an <code class="docutils literal notranslate"><span class="pre">HCLK_IO_HP</span></code> or <code class="docutils literal notranslate"><span class="pre">HCLK_IO_HR</span></code> tile with common bank circuitry</p></li>
</ul>
<p>The single IOB in row 0 is the VRP pin for DCI. The single IOB in row 49 is VRN pin.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in rows 24 and 26 are considered “multi-region clock capable”, and have dedicated routing to <code class="docutils literal notranslate"><span class="pre">BUFIO</span></code> and <code class="docutils literal notranslate"><span class="pre">BUFR</span></code> of this region and the two adjacent ones. The <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in rows 22 and 28 are considered “single-region clock capable”, and can drive <code class="docutils literal notranslate"><span class="pre">BUFIO</span></code> and <code class="docutils literal notranslate"><span class="pre">BUFR</span></code> only within their own region.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> pads in rows 11 and 37 can be used as VREF.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in rows 8, 20, 32, 44 can be used as DQS for byte groups. The byte groups are:</p>
<ul class="simple">
<li><p>rows 1-12: byte group with DQS in row 8</p></li>
<li><p>rows 13-24: byte group with DQS in row 20</p></li>
<li><p>rows 25-36: byte group with DQS in row 32</p></li>
<li><p>rows 37-48: byte group with DQS in row 44</p></li>
</ul>
<p>The banks are numbered as follows, where <code class="docutils literal notranslate"><span class="pre">c</span></code> is the region with the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile (for multi-die packages, the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile of the primary device):</p>
<ul class="simple">
<li><p>the bank in left column region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> is <code class="docutils literal notranslate"><span class="pre">14</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in right column region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> is <code class="docutils literal notranslate"><span class="pre">34</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
</ul>
<p>In case of multi-die packages, this numbering continues across devices within the package.</p>
<p>In parallel or SPI configuration modes, some I/O pads in banks 14 and 15 are borrowed for configuration use:</p>
<ul class="simple">
<li><p>bank 14 row 1: <code class="docutils literal notranslate"><span class="pre">A[0]/D[16]</span></code></p></li>
<li><p>bank 14 row 2: <code class="docutils literal notranslate"><span class="pre">A[1]/D[17]</span></code></p></li>
<li><p>bank 14 row 3: <code class="docutils literal notranslate"><span class="pre">A[2]/D[18]</span></code></p></li>
<li><p>bank 14 row 4: <code class="docutils literal notranslate"><span class="pre">A[3]/D[19]</span></code></p></li>
<li><p>bank 14 row 5: <code class="docutils literal notranslate"><span class="pre">A[4]/D[20]</span></code></p></li>
<li><p>bank 14 row 6: <code class="docutils literal notranslate"><span class="pre">A[5]/D[21]</span></code></p></li>
<li><p>bank 14 row 7: <code class="docutils literal notranslate"><span class="pre">A[6]/D[22]</span></code></p></li>
<li><p>bank 14 row 9: <code class="docutils literal notranslate"><span class="pre">A[7]/D[23]</span></code></p></li>
<li><p>bank 14 row 10: <code class="docutils literal notranslate"><span class="pre">A[8]/D[24]</span></code></p></li>
<li><p>bank 14 row 11: <code class="docutils literal notranslate"><span class="pre">A[9]/D[25]</span></code></p></li>
<li><p>bank 14 row 12: <code class="docutils literal notranslate"><span class="pre">A[10]/D[26]</span></code></p></li>
<li><p>bank 14 row 13: <code class="docutils literal notranslate"><span class="pre">A[11]/D[27]</span></code></p></li>
<li><p>bank 14 row 14: <code class="docutils literal notranslate"><span class="pre">A[12]/D[28]</span></code></p></li>
<li><p>bank 14 row 15: <code class="docutils literal notranslate"><span class="pre">A[13]/D[29]</span></code></p></li>
<li><p>bank 14 row 16: <code class="docutils literal notranslate"><span class="pre">A[14]/D[30]</span></code></p></li>
<li><p>bank 14 row 17: <code class="docutils literal notranslate"><span class="pre">A[15]/D[31]</span></code></p></li>
<li><p>bank 14 row 18: <code class="docutils literal notranslate"><span class="pre">CSI_B</span></code></p></li>
<li><p>bank 14 row 19: <code class="docutils literal notranslate"><span class="pre">DOUT/CSO_B</span></code></p></li>
<li><p>bank 14 row 20: <code class="docutils literal notranslate"><span class="pre">RDWR_B</span></code></p></li>
<li><p>bank 14 row 29: <code class="docutils literal notranslate"><span class="pre">D[15]</span></code></p></li>
<li><p>bank 14 row 30: <code class="docutils literal notranslate"><span class="pre">D[14]</span></code></p></li>
<li><p>bank 14 row 31: <code class="docutils literal notranslate"><span class="pre">D[13]</span></code></p></li>
<li><p>bank 14 row 33: <code class="docutils literal notranslate"><span class="pre">D[12]</span></code></p></li>
<li><p>bank 14 row 34: <code class="docutils literal notranslate"><span class="pre">D[11]</span></code></p></li>
<li><p>bank 14 row 36: <code class="docutils literal notranslate"><span class="pre">D[10]</span></code></p></li>
<li><p>bank 14 row 36: <code class="docutils literal notranslate"><span class="pre">D[9]</span></code></p></li>
<li><p>bank 14 row 37: <code class="docutils literal notranslate"><span class="pre">D[8]</span></code></p></li>
<li><p>bank 14 row 38: <code class="docutils literal notranslate"><span class="pre">FCS_B</span></code></p></li>
<li><p>bank 14 row 39: <code class="docutils literal notranslate"><span class="pre">D[7]</span></code></p></li>
<li><p>bank 14 row 40: <code class="docutils literal notranslate"><span class="pre">D[6]</span></code></p></li>
<li><p>bank 14 row 41: <code class="docutils literal notranslate"><span class="pre">D[5]</span></code></p></li>
<li><p>bank 14 row 42: <code class="docutils literal notranslate"><span class="pre">D[4]</span></code></p></li>
<li><p>bank 14 row 43: <code class="docutils literal notranslate"><span class="pre">EM_CCLK</span></code></p></li>
<li><p>bank 14 row 44: <code class="docutils literal notranslate"><span class="pre">PUDC_B</span></code></p></li>
<li><p>bank 14 row 45: <code class="docutils literal notranslate"><span class="pre">D[3]</span></code></p></li>
<li><p>bank 14 row 46: <code class="docutils literal notranslate"><span class="pre">D[2]</span></code></p></li>
<li><p>bank 14 row 47: <code class="docutils literal notranslate"><span class="pre">D[1]/DIN</span></code></p></li>
<li><p>bank 14 row 48: <code class="docutils literal notranslate"><span class="pre">D[0]/MOSI</span></code></p></li>
<li><p>bank 15 row 1: <code class="docutils literal notranslate"><span class="pre">RS[0]</span></code></p></li>
<li><p>bank 15 row 2: <code class="docutils literal notranslate"><span class="pre">RS[1]</span></code></p></li>
<li><p>bank 15 row 3: <code class="docutils literal notranslate"><span class="pre">FWE_B</span></code></p></li>
<li><p>bank 15 row 4: <code class="docutils literal notranslate"><span class="pre">FOE_B</span></code></p></li>
<li><p>bank 15 row 5: <code class="docutils literal notranslate"><span class="pre">A[16]</span></code></p></li>
<li><p>bank 15 row 6: <code class="docutils literal notranslate"><span class="pre">A[17]</span></code></p></li>
<li><p>bank 15 row 7: <code class="docutils literal notranslate"><span class="pre">A[18]</span></code></p></li>
<li><p>bank 15 row 9: <code class="docutils literal notranslate"><span class="pre">A[19]</span></code></p></li>
<li><p>bank 15 row 10: <code class="docutils literal notranslate"><span class="pre">A[20]</span></code></p></li>
<li><p>bank 15 row 11: <code class="docutils literal notranslate"><span class="pre">A[21]</span></code></p></li>
<li><p>bank 15 row 12: <code class="docutils literal notranslate"><span class="pre">A[22]</span></code></p></li>
<li><p>bank 15 row 13: <code class="docutils literal notranslate"><span class="pre">A[23]</span></code></p></li>
<li><p>bank 15 row 14: <code class="docutils literal notranslate"><span class="pre">A[24]</span></code></p></li>
<li><p>bank 15 row 15: <code class="docutils literal notranslate"><span class="pre">A[25]</span></code></p></li>
<li><p>bank 15 row 16: <code class="docutils literal notranslate"><span class="pre">A[26]</span></code></p></li>
<li><p>bank 15 row 17: <code class="docutils literal notranslate"><span class="pre">A[27]</span></code></p></li>
<li><p>bank 15 row 18: <code class="docutils literal notranslate"><span class="pre">A[28]</span></code></p></li>
<li><p>bank 15 row 19: <code class="docutils literal notranslate"><span class="pre">ADV_B</span></code></p></li>
</ul>
<p>Some</p>
<p>The devices with Processing System are not configured by normal means, so the above list is inapplicable.  Furthermore, they do not have banks 14 and 15 at all — the place they would occupy is taken up by the PS itself.  They do, however, have a special pin in bank 34 instead:</p>
<ul class="simple">
<li><p>bank 34 row 44: <code class="docutils literal notranslate"><span class="pre">PUDC_B</span></code></p></li>
</ul>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>really, Wanda, how surprised would you be if it turned out that they <em>are</em> configurable by normal means by just substituting banks 34+35 and poking at the reserved mode pins that definitely aren’t <code class="docutils literal notranslate"><span class="pre">M0/M1/M2</span></code>?</p>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">XADC</span></code>, if present on the device, can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code class="docutils literal notranslate"><span class="pre">VPx</span></code> input corresponds to <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> and <code class="docutils literal notranslate"><span class="pre">VNx</span></code> corresponds to <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> within the same tile.  Depending on device banks present on the device, there are three different arrangements possible:</p>
<ul class="simple">
<li><p>variant LR, used for devices that have both bank 15 and 35</p></li>
<li><p>variant L, used for devices without bank 35</p></li>
<li><p>variant R, used for devices without bank 15 (that is, devices with Processing System)</p></li>
</ul>
<p>The IOBs for variant LR are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 15 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 15 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 15 rows 35-36</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 15 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 35 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 35 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: bank 35 rows 35-31</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: bank 35 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 15 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 15 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 15 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 15 rows 29-30</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 35 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: bank 35 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: bank 35 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: bank 35 rows 29-30</p></li>
</ul>
<p>The IOBs for variant L are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 15 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 15 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 15 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 15 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 15 rows 29-30</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 15 rows 25-26</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 15 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 15 rows 41-42</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 15 rows 35-36</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 15 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 15 rows 27-28</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: unconnected</p></li>
</ul>
<p>The IOBs for variant R are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 35 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 35 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 35 rows 35-36</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 35 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 35 rows 21-22</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 35 rows 15-16</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: bank 35 rows 9-10</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: bank 35 rows 5-6</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 35 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 35 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 35 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 35 rows 29-30</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 35 rows 19-20</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: bank 35 rows 13-14</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: bank 35 rows 7-8</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: bank 35 rows 1-2</p></li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile. It has the following pins:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CCLK</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CFGBVS</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DONE</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">INIT_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">M0</span></code>, <code class="docutils literal notranslate"><span class="pre">M1</span></code>, <code class="docutils literal notranslate"><span class="pre">M2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PROGRAM_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCK</span></code>, <code class="docutils literal notranslate"><span class="pre">TDI</span></code>, <code class="docutils literal notranslate"><span class="pre">TDO</span></code>, <code class="docutils literal notranslate"><span class="pre">TMS</span></code></p></li>
</ul>
</section>
<section id="bitstream-hclk-ioi-hp">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HP</span></code><a class="headerlink" href="#bitstream-hclk-ioi-hp" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="39">HCLK_IOI_HP bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="38">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[6]">HCLK_IOI:MUX.HCLK_IO_D3[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[5]">HCLK_IOI:MUX.HCLK_IO_U3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK8" title="HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK1" title="HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[2]">HCLK_IOI:MUX.HCLK_IO_U5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[2]">HCLK_IOI:MUX.HCLK_IO_D5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[6]">HCLK_IOI:MUX.HCLK_IO_U4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[0]">BUFR3:BUFR_DIVIDE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF2" title="HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF3" title="HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[4]">HCLK_IOI:MUX.HCLK_IO_U3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[5]">HCLK_IOI:MUX.HCLK_IO_D3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK0" title="HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK9" title="HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[3]">HCLK_IOI:MUX.HCLK_IO_D5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[1]">HCLK_IOI:MUX.HCLK_IO_U5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[5]">HCLK_IOI:MUX.HCLK_IO_U4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[3]">BUFR3:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[2]">BUFR2:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[7]">BUFR3:MUX.I[7]</a></td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[4]">HCLK_IOI:MUX.HCLK_IO_D3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[6]">HCLK_IOI:MUX.HCLK_IO_U3[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK2" title="HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[3]">HCLK_IOI:MUX.HCLK_IO_U5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[1]">HCLK_IOI:MUX.HCLK_IO_D5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[0]">BUFR3:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[2]">BUFR3:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[3]">BUFR2:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[6]">BUFR3:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO2:DELAY_BYPASS" title="~BUFIO2:DELAY_BYPASS">~BUFIO2:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO3:DELAY_BYPASS" title="~BUFIO3:DELAY_BYPASS">~BUFIO3:DELAY_BYPASS</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[6]">HCLK_IOI:MUX.HCLK_IO_U0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[0]">HCLK_IOI:MUX.HCLK_IO_D1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK3" title="HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK10" title="HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[4]">HCLK_IOI:MUX.HCLK_IO_U5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[0]">HCLK_IOI:MUX.HCLK_IO_U5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[1]">BUFR3:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[4]">BUFR2:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[5]">BUFR3:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO2:MUX.I" title="BUFIO2:MUX.I">BUFIO2:MUX.I</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO3:MUX.I" title="BUFIO3:MUX.I">BUFIO3:MUX.I</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[5]">HCLK_IOI:MUX.HCLK_IO_U0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[0]">HCLK_IOI:MUX.HCLK_IO_U1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[5]">HCLK_IOI:MUX.HCLK_IO_D0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK3" title="HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[5]">HCLK_IOI:MUX.HCLK_IO_U5[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[0]">HCLK_IOI:MUX.HCLK_IO_D5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[0]">BUFR2:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[5]">BUFR2:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[4]">BUFR3:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO2:ENABLE" title="BUFIO2:ENABLE">BUFIO2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO3:ENABLE" title="BUFIO3:ENABLE">BUFIO3:ENABLE</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[4]">HCLK_IOI:MUX.HCLK_IO_U0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[1]">HCLK_IOI:MUX.HCLK_IO_D0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[6]">HCLK_IOI:MUX.HCLK_IO_D1[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK11" title="HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[6]">HCLK_IOI:MUX.HCLK_IO_U5[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK2" title="HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:ENABLE" title="BUFR3:ENABLE">BUFR3:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[3]">BUFR2:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[6]">BUFR2:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[3]">BUFR3:MUX.I[3]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[0]">IDELAYCTRL:MUX.REFCLK[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[1]">HCLK_IOI:MUX.HCLK_IO_D1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[6]">HCLK_IOI:MUX.HCLK_IO_D4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[2]">HCLK_IOI:MUX.HCLK_IO_U3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[6]">HCLK_IOI:MUX.HCLK_IO_U2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[2]">BUFR3:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:ENABLE" title="BUFR2:ENABLE">BUFR2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[2]">BUFR2:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[7]">BUFR2:MUX.I[7]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF1" title="HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[1]">IDELAYCTRL:MUX.REFCLK[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[1]">HCLK_IOI:MUX.HCLK_IO_U0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[3]">HCLK_IOI:MUX.HCLK_IO_U4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[3]">HCLK_IOI:MUX.HCLK_IO_D3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[5]">HCLK_IOI:MUX.HCLK_IO_U2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[6]">HCLK_IOI:MUX.HCLK_IO_D5[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[1]">BUFR2:BUFR_DIVIDE[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[1]">BUFR3:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO1:DELAY_BYPASS" title="~BUFIO1:DELAY_BYPASS">~BUFIO1:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO1:MUX.I" title="BUFIO1:MUX.I">BUFIO1:MUX.I</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[2]">IDELAYCTRL:MUX.REFCLK[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[1]">HCLK_IOI:MUX.HCLK_IO_U1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[3]">HCLK_IOI:MUX.HCLK_IO_D4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[3]">HCLK_IOI:MUX.HCLK_IO_U3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[4]">HCLK_IOI:MUX.HCLK_IO_U2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[5]">HCLK_IOI:MUX.HCLK_IO_D5[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO1:ENABLE" title="BUFIO1:ENABLE">BUFIO1:ENABLE</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[3]">IDELAYCTRL:MUX.REFCLK[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[2]">HCLK_IOI:MUX.HCLK_IO_D0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[2]">HCLK_IOI:MUX.HCLK_IO_U4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK4" title="HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[3]">HCLK_IOI:MUX.HCLK_IO_U2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[4]">HCLK_IOI:MUX.HCLK_IO_D5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[4]">HCLK_IOI:MUX.HCLK_IO_U4[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[0]">BUFR1:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[2]">BUFR1:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[0]">BUFR0:MUX.I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[4]">IDELAYCTRL:MUX.REFCLK[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[2]">HCLK_IOI:MUX.HCLK_IO_D1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[2]">HCLK_IOI:MUX.HCLK_IO_D3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[4]">HCLK_IOI:MUX.HCLK_IO_D0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[3]">HCLK_IOI:MUX.HCLK_IO_D2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[5]">HCLK_IOI:MUX.HCLK_IO_D2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[4]">HCLK_IOI:MUX.HCLK_IO_U1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[3]">BUFR1:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[3]">BUFR1:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[1]">BUFR0:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[0]">BUFR2:MUX.I[0]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[5]">IDELAYCTRL:MUX.REFCLK[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[2]">HCLK_IOI:MUX.HCLK_IO_U0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[2]">HCLK_IOI:MUX.HCLK_IO_D4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[6]">HCLK_IOI:MUX.HCLK_IO_D0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[2]">HCLK_IOI:MUX.HCLK_IO_U2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[4]">HCLK_IOI:MUX.HCLK_IO_D2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[4]">HCLK_IOI:MUX.HCLK_IO_D1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[2]">BUFR1:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[4]">BUFR1:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[3]">BUFR0:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[1]">BUFR2:MUX.I[1]</a></td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[6]">IDELAYCTRL:MUX.REFCLK[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[2]">HCLK_IOI:MUX.HCLK_IO_U1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[1]">HCLK_IOI:MUX.HCLK_IO_U3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[3]">HCLK_IOI:MUX.HCLK_IO_U0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[2]">HCLK_IOI:MUX.HCLK_IO_D2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[6]">HCLK_IOI:MUX.HCLK_IO_D2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:ENABLE" title="BUFR1:ENABLE">BUFR1:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[1]">BUFR1:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[5]">BUFR1:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[4]">BUFR0:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[0]">BUFR1:MUX.I[0]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[7]">IDELAYCTRL:MUX.REFCLK[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[3]">HCLK_IOI:MUX.HCLK_IO_D0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[1]">HCLK_IOI:MUX.HCLK_IO_U4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK5" title="HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[1]">HCLK_IOI:MUX.HCLK_IO_U2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[4]">HCLK_IOI:MUX.HCLK_IO_D4[4]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[0]">BUFR0:BUFR_DIVIDE[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[5]">BUFR0:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[1]">BUFR1:MUX.I[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[8]">IDELAYCTRL:MUX.REFCLK[8]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[3]">HCLK_IOI:MUX.HCLK_IO_D1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[1]">HCLK_IOI:MUX.HCLK_IO_D3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[0]">HCLK_IOI:MUX.HCLK_IO_U0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[1]">HCLK_IOI:MUX.HCLK_IO_D2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[6]">HCLK_IOI:MUX.HCLK_IO_U1[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[3]">BUFR0:BUFR_DIVIDE[3]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[6]">BUFR0:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF0" title="HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[9]">IDELAYCTRL:MUX.REFCLK[9]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[3]">HCLK_IOI:MUX.HCLK_IO_U1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[1]">HCLK_IOI:MUX.HCLK_IO_D4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[0]">HCLK_IOI:MUX.HCLK_IO_D0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[0]">HCLK_IOI:MUX.HCLK_IO_U2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[5]">HCLK_IOI:MUX.HCLK_IO_D1[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK0" title="HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[2]">BUFR0:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[7]">BUFR1:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[7]">BUFR0:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO0:MUX.I" title="BUFIO0:MUX.I">BUFIO0:MUX.I</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[10]">IDELAYCTRL:MUX.REFCLK[10]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[0]">HCLK_IOI:MUX.HCLK_IO_D4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[0]">HCLK_IOI:MUX.HCLK_IO_U3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK6" title="HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[0]">HCLK_IOI:MUX.HCLK_IO_D2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[5]">HCLK_IOI:MUX.HCLK_IO_D4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:ENABLE" title="BUFR0:ENABLE">BUFR0:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[1]">BUFR0:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[6]">BUFR1:MUX.I[6]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[11]">IDELAYCTRL:MUX.REFCLK[11]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[0]">HCLK_IOI:MUX.HCLK_IO_D3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[0]">HCLK_IOI:MUX.HCLK_IO_U4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK7" title="HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK1" title="HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[5]">HCLK_IOI:MUX.HCLK_IO_U1[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[2]">BUFR0:MUX.I[2]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO0:DELAY_BYPASS" title="~BUFIO0:DELAY_BYPASS">~BUFIO0:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO0:ENABLE" title="BUFIO0:ENABLE">BUFIO0:ENABLE</a></td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MUX.REFCLK</th><th>[0, 26, 31]</th><th>[0, 26, 30]</th><th>[0, 26, 29]</th><th>[0, 26, 28]</th><th>[0, 26, 27]</th><th>[0, 26, 26]</th><th>[0, 26, 25]</th><th>[0, 26, 24]</th><th>[0, 26, 23]</th><th>[0, 26, 22]</th><th>[0, 26, 21]</th><th>[0, 26, 20]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK_IO_D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK_IO_D2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_IOI:MUX.HCLK_IO_D0</th><th>[0, 29, 25]</th><th>[0, 28, 18]</th><th>[0, 29, 24]</th><th>[0, 27, 27]</th><th>[0, 27, 23]</th><th>[0, 27, 19]</th><th>[0, 29, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D1</th><th>[0, 28, 19]</th><th>[0, 31, 29]</th><th>[0, 32, 25]</th><th>[0, 27, 28]</th><th>[0, 27, 24]</th><th>[0, 27, 20]</th><th>[0, 27, 17]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D2</th><th>[0, 31, 26]</th><th>[0, 31, 24]</th><th>[0, 31, 25]</th><th>[0, 30, 24]</th><th>[0, 30, 26]</th><th>[0, 30, 28]</th><th>[0, 30, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D3</th><th>[0, 26, 14]</th><th>[0, 27, 15]</th><th>[0, 26, 16]</th><th>[0, 29, 21]</th><th>[0, 28, 24]</th><th>[0, 28, 28]</th><th>[0, 27, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D4</th><th>[0, 28, 20]</th><th>[0, 31, 30]</th><th>[0, 31, 27]</th><th>[0, 28, 22]</th><th>[0, 28, 25]</th><th>[0, 28, 29]</th><th>[0, 27, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D5</th><th>[0, 31, 21]</th><th>[0, 31, 22]</th><th>[0, 31, 23]</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th><th>[0, 31, 16]</th><th>[0, 31, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U0</th><th>[0, 26, 17]</th><th>[0, 26, 18]</th><th>[0, 26, 19]</th><th>[0, 29, 26]</th><th>[0, 27, 25]</th><th>[0, 27, 21]</th><th>[0, 29, 28]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U1</th><th>[0, 31, 28]</th><th>[0, 31, 31]</th><th>[0, 32, 24]</th><th>[0, 27, 29]</th><th>[0, 27, 26]</th><th>[0, 27, 22]</th><th>[0, 27, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U2</th><th>[0, 30, 20]</th><th>[0, 30, 21]</th><th>[0, 30, 22]</th><th>[0, 30, 23]</th><th>[0, 30, 25]</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U3</th><th>[0, 27, 16]</th><th>[0, 27, 14]</th><th>[0, 26, 15]</th><th>[0, 29, 22]</th><th>[0, 29, 20]</th><th>[0, 28, 26]</th><th>[0, 28, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U4</th><th>[0, 32, 14]</th><th>[0, 32, 15]</th><th>[0, 32, 23]</th><th>[0, 28, 21]</th><th>[0, 28, 23]</th><th>[0, 28, 27]</th><th>[0, 28, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U5</th><th>[0, 30, 19]</th><th>[0, 30, 18]</th><th>[0, 30, 17]</th><th>[0, 30, 16]</th><th>[0, 30, 14]</th><th>[0, 31, 15]</th><th>[0, 31, 17]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK9</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK11</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK10"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK11"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK4"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK5"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK6"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK7"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK8"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK9"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:ENABLE</th><th>[0, 37, 31]</th></tr>
<tr><th>BUFIO1:ENABLE</th><th>[0, 37, 22]</th></tr>
<tr><th>BUFIO2:ENABLE</th><th>[0, 36, 18]</th></tr>
<tr><th>BUFIO3:ENABLE</th><th>[0, 37, 18]</th></tr>
<tr><th>BUFR0:ENABLE</th><th>[0, 32, 30]</th></tr>
<tr><th>BUFR1:ENABLE</th><th>[0, 32, 26]</th></tr>
<tr><th>BUFR2:ENABLE</th><th>[0, 32, 20]</th></tr>
<tr><th>BUFR3:ENABLE</th><th>[0, 32, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK0</th><th>[0, 32, 29]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK1</th><th>[0, 30, 31]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK2</th><th>[0, 31, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK3</th><th>[0, 28, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK0</th><th>[0, 28, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK1</th><th>[0, 29, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK10</th><th>[0, 29, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK11</th><th>[0, 29, 19]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK2</th><th>[0, 29, 16]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK3</th><th>[0, 29, 18]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK4</th><th>[0, 29, 23]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK5</th><th>[0, 29, 27]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK6</th><th>[0, 29, 30]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK7</th><th>[0, 29, 31]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK8</th><th>[0, 28, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK9</th><th>[0, 29, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF0</th><th>[0, 36, 28]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF1</th><th>[0, 36, 20]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF2</th><th>[0, 36, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF3</th><th>[0, 37, 14]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:MUX.I</th><th>[0, 35, 29]</th><th>[0, 35, 28]</th><th>[0, 35, 27]</th><th>[0, 35, 26]</th><th>[0, 35, 25]</th><th>[0, 34, 31]</th><th>[0, 35, 24]</th><th>[0, 35, 23]</th></tr>
<tr><th>BUFR1:MUX.I</th><th>[0, 34, 29]</th><th>[0, 34, 30]</th><th>[0, 34, 26]</th><th>[0, 34, 25]</th><th>[0, 34, 24]</th><th>[0, 34, 23]</th><th>[0, 36, 27]</th><th>[0, 36, 26]</th></tr>
<tr><th>BUFR2:MUX.I</th><th>[0, 34, 20]</th><th>[0, 34, 19]</th><th>[0, 34, 18]</th><th>[0, 34, 17]</th><th>[0, 34, 16]</th><th>[0, 34, 15]</th><th>[0, 36, 25]</th><th>[0, 36, 24]</th></tr>
<tr><th>BUFR3:MUX.I</th><th>[0, 35, 15]</th><th>[0, 35, 16]</th><th>[0, 35, 17]</th><th>[0, 35, 18]</th><th>[0, 35, 19]</th><th>[0, 31, 20]</th><th>[0, 35, 21]</th><th>[0, 32, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO0_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>BUFIO1_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>BUFIO2_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO3_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:BUFR_DIVIDE</th><th>[0, 33, 28]</th><th>[0, 33, 29]</th><th>[0, 33, 30]</th><th>[0, 33, 27]</th></tr>
<tr><th>BUFR1:BUFR_DIVIDE</th><th>[0, 33, 24]</th><th>[0, 33, 25]</th><th>[0, 33, 26]</th><th>[0, 33, 23]</th></tr>
<tr><th>BUFR2:BUFR_DIVIDE</th><th>[0, 33, 19]</th><th>[0, 33, 20]</th><th>[0, 33, 21]</th><th>[0, 33, 18]</th></tr>
<tr><th>BUFR3:BUFR_DIVIDE</th><th>[0, 33, 15]</th><th>[0, 33, 16]</th><th>[0, 33, 17]</th><th>[0, 33, 14]</th></tr>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO0:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO1:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO2:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO3:DELAY_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:DELAY_BYPASS</th><th>[0, 36, 31]</th></tr>
<tr><th>BUFIO1:DELAY_BYPASS</th><th>[0, 36, 21]</th></tr>
<tr><th>BUFIO2:DELAY_BYPASS</th><th>[0, 36, 16]</th></tr>
<tr><th>BUFIO3:DELAY_BYPASS</th><th>[0, 37, 16]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:MUX.I</th><th>[0, 36, 29]</th></tr>
<tr><th>BUFIO1:MUX.I</th><th>[0, 37, 21]</th></tr>
<tr><th>BUFIO2:MUX.I</th><th>[0, 36, 17]</th></tr>
<tr><th>BUFIO3:MUX.I</th><th>[0, 37, 17]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF</td><td>1</td></tr>
</table>
</section>
<section id="bitstream-hclk-ioi-hr">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HR</span></code><a class="headerlink" href="#bitstream-hclk-ioi-hr" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="39">HCLK_IOI_HR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="38">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[6]">HCLK_IOI:MUX.HCLK_IO_D3[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[5]">HCLK_IOI:MUX.HCLK_IO_U3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK8" title="HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK1" title="HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[2]">HCLK_IOI:MUX.HCLK_IO_U5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[2]">HCLK_IOI:MUX.HCLK_IO_D5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[6]">HCLK_IOI:MUX.HCLK_IO_U4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[0]">BUFR3:BUFR_DIVIDE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF2" title="HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF3" title="HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[4]">HCLK_IOI:MUX.HCLK_IO_U3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[5]">HCLK_IOI:MUX.HCLK_IO_D3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK0" title="HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK9" title="HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[3]">HCLK_IOI:MUX.HCLK_IO_D5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[1]">HCLK_IOI:MUX.HCLK_IO_U5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[5]">HCLK_IOI:MUX.HCLK_IO_U4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[3]">BUFR3:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[2]">BUFR2:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[7]">BUFR3:MUX.I[7]</a></td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[4]">HCLK_IOI:MUX.HCLK_IO_D3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[6]">HCLK_IOI:MUX.HCLK_IO_U3[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK2" title="HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[3]">HCLK_IOI:MUX.HCLK_IO_U5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[1]">HCLK_IOI:MUX.HCLK_IO_D5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[0]">BUFR3:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[2]">BUFR3:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[3]">BUFR2:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[6]">BUFR3:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO2:DELAY_BYPASS" title="~BUFIO2:DELAY_BYPASS">~BUFIO2:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO3:DELAY_BYPASS" title="~BUFIO3:DELAY_BYPASS">~BUFIO3:DELAY_BYPASS</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[6]">HCLK_IOI:MUX.HCLK_IO_U0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[0]">HCLK_IOI:MUX.HCLK_IO_D1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK3" title="HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK10" title="HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[4]">HCLK_IOI:MUX.HCLK_IO_U5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[0]">HCLK_IOI:MUX.HCLK_IO_U5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[1]">BUFR3:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[4]">BUFR2:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[5]">BUFR3:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO2:MUX.I" title="BUFIO2:MUX.I">BUFIO2:MUX.I</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO3:MUX.I" title="BUFIO3:MUX.I">BUFIO3:MUX.I</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[5]">HCLK_IOI:MUX.HCLK_IO_U0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[0]">HCLK_IOI:MUX.HCLK_IO_U1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[5]">HCLK_IOI:MUX.HCLK_IO_D0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK3" title="HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[5]">HCLK_IOI:MUX.HCLK_IO_U5[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[0]">HCLK_IOI:MUX.HCLK_IO_D5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[0]">BUFR2:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[5]">BUFR2:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[4]">BUFR3:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO2:ENABLE" title="BUFIO2:ENABLE">BUFIO2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO3:ENABLE" title="BUFIO3:ENABLE">BUFIO3:ENABLE</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[4]">HCLK_IOI:MUX.HCLK_IO_U0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[1]">HCLK_IOI:MUX.HCLK_IO_D0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[6]">HCLK_IOI:MUX.HCLK_IO_D1[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK11" title="HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[6]">HCLK_IOI:MUX.HCLK_IO_U5[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK2" title="HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:ENABLE" title="BUFR3:ENABLE">BUFR3:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[3]">BUFR2:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[6]">BUFR2:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[3]">BUFR3:MUX.I[3]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[0]">IDELAYCTRL:MUX.REFCLK[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[1]">HCLK_IOI:MUX.HCLK_IO_D1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[6]">HCLK_IOI:MUX.HCLK_IO_D4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[2]">HCLK_IOI:MUX.HCLK_IO_U3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[6]">HCLK_IOI:MUX.HCLK_IO_U2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[2]">BUFR3:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:ENABLE" title="BUFR2:ENABLE">BUFR2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[2]">BUFR2:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[7]">BUFR2:MUX.I[7]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF1" title="HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[1]">IDELAYCTRL:MUX.REFCLK[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[1]">HCLK_IOI:MUX.HCLK_IO_U0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[3]">HCLK_IOI:MUX.HCLK_IO_U4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[3]">HCLK_IOI:MUX.HCLK_IO_D3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[5]">HCLK_IOI:MUX.HCLK_IO_U2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[6]">HCLK_IOI:MUX.HCLK_IO_D5[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[1]">BUFR2:BUFR_DIVIDE[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[1]">BUFR3:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO1:DELAY_BYPASS" title="~BUFIO1:DELAY_BYPASS">~BUFIO1:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO1:MUX.I" title="BUFIO1:MUX.I">BUFIO1:MUX.I</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[2]">IDELAYCTRL:MUX.REFCLK[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[1]">HCLK_IOI:MUX.HCLK_IO_U1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[3]">HCLK_IOI:MUX.HCLK_IO_D4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[3]">HCLK_IOI:MUX.HCLK_IO_U3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[4]">HCLK_IOI:MUX.HCLK_IO_U2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[5]">HCLK_IOI:MUX.HCLK_IO_D5[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO1:ENABLE" title="BUFIO1:ENABLE">BUFIO1:ENABLE</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[3]">IDELAYCTRL:MUX.REFCLK[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[2]">HCLK_IOI:MUX.HCLK_IO_D0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[2]">HCLK_IOI:MUX.HCLK_IO_U4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK4" title="HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[3]">HCLK_IOI:MUX.HCLK_IO_U2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[4]">HCLK_IOI:MUX.HCLK_IO_D5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[4]">HCLK_IOI:MUX.HCLK_IO_U4[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[0]">BUFR1:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[2]">BUFR1:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[0]">BUFR0:MUX.I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[4]">IDELAYCTRL:MUX.REFCLK[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[2]">HCLK_IOI:MUX.HCLK_IO_D1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[2]">HCLK_IOI:MUX.HCLK_IO_D3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[4]">HCLK_IOI:MUX.HCLK_IO_D0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[3]">HCLK_IOI:MUX.HCLK_IO_D2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[5]">HCLK_IOI:MUX.HCLK_IO_D2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[4]">HCLK_IOI:MUX.HCLK_IO_U1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[3]">BUFR1:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[3]">BUFR1:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[1]">BUFR0:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[0]">BUFR2:MUX.I[0]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[5]">IDELAYCTRL:MUX.REFCLK[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[2]">HCLK_IOI:MUX.HCLK_IO_U0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[2]">HCLK_IOI:MUX.HCLK_IO_D4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[6]">HCLK_IOI:MUX.HCLK_IO_D0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[2]">HCLK_IOI:MUX.HCLK_IO_U2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[4]">HCLK_IOI:MUX.HCLK_IO_D2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[4]">HCLK_IOI:MUX.HCLK_IO_D1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[2]">BUFR1:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[4]">BUFR1:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[3]">BUFR0:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[1]">BUFR2:MUX.I[1]</a></td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[6]">IDELAYCTRL:MUX.REFCLK[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[2]">HCLK_IOI:MUX.HCLK_IO_U1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[1]">HCLK_IOI:MUX.HCLK_IO_U3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[3]">HCLK_IOI:MUX.HCLK_IO_U0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[2]">HCLK_IOI:MUX.HCLK_IO_D2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[6]">HCLK_IOI:MUX.HCLK_IO_D2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:ENABLE" title="BUFR1:ENABLE">BUFR1:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[1]">BUFR1:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[5]">BUFR1:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[4]">BUFR0:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[0]">BUFR1:MUX.I[0]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[7]">IDELAYCTRL:MUX.REFCLK[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[3]">HCLK_IOI:MUX.HCLK_IO_D0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[1]">HCLK_IOI:MUX.HCLK_IO_U4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK5" title="HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[1]">HCLK_IOI:MUX.HCLK_IO_U2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[4]">HCLK_IOI:MUX.HCLK_IO_D4[4]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[0]">BUFR0:BUFR_DIVIDE[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[5]">BUFR0:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[1]">BUFR1:MUX.I[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[8]">IDELAYCTRL:MUX.REFCLK[8]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[3]">HCLK_IOI:MUX.HCLK_IO_D1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[1]">HCLK_IOI:MUX.HCLK_IO_D3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[0]">HCLK_IOI:MUX.HCLK_IO_U0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[1]">HCLK_IOI:MUX.HCLK_IO_D2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[6]">HCLK_IOI:MUX.HCLK_IO_U1[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[3]">BUFR0:BUFR_DIVIDE[3]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[6]">BUFR0:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF0" title="HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[9]">IDELAYCTRL:MUX.REFCLK[9]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[3]">HCLK_IOI:MUX.HCLK_IO_U1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[1]">HCLK_IOI:MUX.HCLK_IO_D4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[0]">HCLK_IOI:MUX.HCLK_IO_D0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[0]">HCLK_IOI:MUX.HCLK_IO_U2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[5]">HCLK_IOI:MUX.HCLK_IO_D1[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK0" title="HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[2]">BUFR0:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[7]">BUFR1:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[7]">BUFR0:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO0:MUX.I" title="BUFIO0:MUX.I">BUFIO0:MUX.I</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[10]">IDELAYCTRL:MUX.REFCLK[10]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[0]">HCLK_IOI:MUX.HCLK_IO_D4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[0]">HCLK_IOI:MUX.HCLK_IO_U3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK6" title="HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[0]">HCLK_IOI:MUX.HCLK_IO_D2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[5]">HCLK_IOI:MUX.HCLK_IO_D4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:ENABLE" title="BUFR0:ENABLE">BUFR0:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[1]">BUFR0:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[6]">BUFR1:MUX.I[6]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[11]">IDELAYCTRL:MUX.REFCLK[11]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[0]">HCLK_IOI:MUX.HCLK_IO_D3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[0]">HCLK_IOI:MUX.HCLK_IO_U4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK7" title="HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK1" title="HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[5]">HCLK_IOI:MUX.HCLK_IO_U1[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[2]">BUFR0:MUX.I[2]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO0:DELAY_BYPASS" title="~BUFIO0:DELAY_BYPASS">~BUFIO0:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO0:ENABLE" title="BUFIO0:ENABLE">BUFIO0:ENABLE</a></td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MUX.REFCLK</th><th>[0, 26, 31]</th><th>[0, 26, 30]</th><th>[0, 26, 29]</th><th>[0, 26, 28]</th><th>[0, 26, 27]</th><th>[0, 26, 26]</th><th>[0, 26, 25]</th><th>[0, 26, 24]</th><th>[0, 26, 23]</th><th>[0, 26, 22]</th><th>[0, 26, 21]</th><th>[0, 26, 20]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK_IO_D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK_IO_D2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_IOI:MUX.HCLK_IO_D0</th><th>[0, 29, 25]</th><th>[0, 28, 18]</th><th>[0, 29, 24]</th><th>[0, 27, 27]</th><th>[0, 27, 23]</th><th>[0, 27, 19]</th><th>[0, 29, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D1</th><th>[0, 28, 19]</th><th>[0, 31, 29]</th><th>[0, 32, 25]</th><th>[0, 27, 28]</th><th>[0, 27, 24]</th><th>[0, 27, 20]</th><th>[0, 27, 17]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D2</th><th>[0, 31, 26]</th><th>[0, 31, 24]</th><th>[0, 31, 25]</th><th>[0, 30, 24]</th><th>[0, 30, 26]</th><th>[0, 30, 28]</th><th>[0, 30, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D3</th><th>[0, 26, 14]</th><th>[0, 27, 15]</th><th>[0, 26, 16]</th><th>[0, 29, 21]</th><th>[0, 28, 24]</th><th>[0, 28, 28]</th><th>[0, 27, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D4</th><th>[0, 28, 20]</th><th>[0, 31, 30]</th><th>[0, 31, 27]</th><th>[0, 28, 22]</th><th>[0, 28, 25]</th><th>[0, 28, 29]</th><th>[0, 27, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D5</th><th>[0, 31, 21]</th><th>[0, 31, 22]</th><th>[0, 31, 23]</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th><th>[0, 31, 16]</th><th>[0, 31, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U0</th><th>[0, 26, 17]</th><th>[0, 26, 18]</th><th>[0, 26, 19]</th><th>[0, 29, 26]</th><th>[0, 27, 25]</th><th>[0, 27, 21]</th><th>[0, 29, 28]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U1</th><th>[0, 31, 28]</th><th>[0, 31, 31]</th><th>[0, 32, 24]</th><th>[0, 27, 29]</th><th>[0, 27, 26]</th><th>[0, 27, 22]</th><th>[0, 27, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U2</th><th>[0, 30, 20]</th><th>[0, 30, 21]</th><th>[0, 30, 22]</th><th>[0, 30, 23]</th><th>[0, 30, 25]</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U3</th><th>[0, 27, 16]</th><th>[0, 27, 14]</th><th>[0, 26, 15]</th><th>[0, 29, 22]</th><th>[0, 29, 20]</th><th>[0, 28, 26]</th><th>[0, 28, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U4</th><th>[0, 32, 14]</th><th>[0, 32, 15]</th><th>[0, 32, 23]</th><th>[0, 28, 21]</th><th>[0, 28, 23]</th><th>[0, 28, 27]</th><th>[0, 28, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U5</th><th>[0, 30, 19]</th><th>[0, 30, 18]</th><th>[0, 30, 17]</th><th>[0, 30, 16]</th><th>[0, 30, 14]</th><th>[0, 31, 15]</th><th>[0, 31, 17]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK9</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK11</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK10"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK11"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK4"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK5"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK6"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK7"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK8"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK9"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:ENABLE</th><th>[0, 37, 31]</th></tr>
<tr><th>BUFIO1:ENABLE</th><th>[0, 37, 22]</th></tr>
<tr><th>BUFIO2:ENABLE</th><th>[0, 36, 18]</th></tr>
<tr><th>BUFIO3:ENABLE</th><th>[0, 37, 18]</th></tr>
<tr><th>BUFR0:ENABLE</th><th>[0, 32, 30]</th></tr>
<tr><th>BUFR1:ENABLE</th><th>[0, 32, 26]</th></tr>
<tr><th>BUFR2:ENABLE</th><th>[0, 32, 20]</th></tr>
<tr><th>BUFR3:ENABLE</th><th>[0, 32, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK0</th><th>[0, 32, 29]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK1</th><th>[0, 30, 31]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK2</th><th>[0, 31, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK3</th><th>[0, 28, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK0</th><th>[0, 28, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK1</th><th>[0, 29, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK10</th><th>[0, 29, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK11</th><th>[0, 29, 19]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK2</th><th>[0, 29, 16]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK3</th><th>[0, 29, 18]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK4</th><th>[0, 29, 23]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK5</th><th>[0, 29, 27]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK6</th><th>[0, 29, 30]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK7</th><th>[0, 29, 31]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK8</th><th>[0, 28, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK9</th><th>[0, 29, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF0</th><th>[0, 36, 28]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF1</th><th>[0, 36, 20]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF2</th><th>[0, 36, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF3</th><th>[0, 37, 14]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:MUX.I</th><th>[0, 35, 29]</th><th>[0, 35, 28]</th><th>[0, 35, 27]</th><th>[0, 35, 26]</th><th>[0, 35, 25]</th><th>[0, 34, 31]</th><th>[0, 35, 24]</th><th>[0, 35, 23]</th></tr>
<tr><th>BUFR1:MUX.I</th><th>[0, 34, 29]</th><th>[0, 34, 30]</th><th>[0, 34, 26]</th><th>[0, 34, 25]</th><th>[0, 34, 24]</th><th>[0, 34, 23]</th><th>[0, 36, 27]</th><th>[0, 36, 26]</th></tr>
<tr><th>BUFR2:MUX.I</th><th>[0, 34, 20]</th><th>[0, 34, 19]</th><th>[0, 34, 18]</th><th>[0, 34, 17]</th><th>[0, 34, 16]</th><th>[0, 34, 15]</th><th>[0, 36, 25]</th><th>[0, 36, 24]</th></tr>
<tr><th>BUFR3:MUX.I</th><th>[0, 35, 15]</th><th>[0, 35, 16]</th><th>[0, 35, 17]</th><th>[0, 35, 18]</th><th>[0, 35, 19]</th><th>[0, 31, 20]</th><th>[0, 35, 21]</th><th>[0, 32, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO0_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>BUFIO1_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>BUFIO2_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO3_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:BUFR_DIVIDE</th><th>[0, 33, 28]</th><th>[0, 33, 29]</th><th>[0, 33, 30]</th><th>[0, 33, 27]</th></tr>
<tr><th>BUFR1:BUFR_DIVIDE</th><th>[0, 33, 24]</th><th>[0, 33, 25]</th><th>[0, 33, 26]</th><th>[0, 33, 23]</th></tr>
<tr><th>BUFR2:BUFR_DIVIDE</th><th>[0, 33, 19]</th><th>[0, 33, 20]</th><th>[0, 33, 21]</th><th>[0, 33, 18]</th></tr>
<tr><th>BUFR3:BUFR_DIVIDE</th><th>[0, 33, 15]</th><th>[0, 33, 16]</th><th>[0, 33, 17]</th><th>[0, 33, 14]</th></tr>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO0:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO1:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO2:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO3:DELAY_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:DELAY_BYPASS</th><th>[0, 36, 31]</th></tr>
<tr><th>BUFIO1:DELAY_BYPASS</th><th>[0, 36, 21]</th></tr>
<tr><th>BUFIO2:DELAY_BYPASS</th><th>[0, 36, 16]</th></tr>
<tr><th>BUFIO3:DELAY_BYPASS</th><th>[0, 37, 16]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:MUX.I</th><th>[0, 36, 29]</th></tr>
<tr><th>BUFIO1:MUX.I</th><th>[0, 37, 21]</th></tr>
<tr><th>BUFIO2:MUX.I</th><th>[0, 36, 17]</th></tr>
<tr><th>BUFIO3:MUX.I</th><th>[0, 37, 17]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF</td><td>1</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="center.html" class="btn btn-neutral float-right" title="Configuration Center" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>