
IMUData.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b370  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  0800b430  0800b430  0001b430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb7c  0800bb7c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800bb7c  0800bb7c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bb7c  0800bb7c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb7c  0800bb7c  0001bb7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb80  0800bb80  0001bb80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bb84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001e0  0800bd64  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  0800bd64  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8ea  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cdc  00000000  00000000  0002daf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  0002f7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf0  00000000  00000000  00030488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001323b  00000000  00000000  00031078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f21d  00000000  00000000  000442b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006e5ec  00000000  00000000  000534d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1abc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043f4  00000000  00000000  000c1b0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b418 	.word	0x0800b418

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800b418 	.word	0x0800b418

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 faa1 	bl	8001984 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f9f1 	bl	8001834 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa93 	bl	8001984 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa89 	bl	8001984 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fa19 	bl	80018b8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa0f 	bl	80018b8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f002 f8e1 	bl	8002684 <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 fd2a 	bl	8001f24 <__aeabi_dsub>
 80004d0:	f002 f8d8 	bl	8002684 <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0005      	movs	r5, r0
 80004e8:	000c      	movs	r4, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	2300      	movs	r3, #0
 80004ee:	0028      	movs	r0, r5
 80004f0:	0021      	movs	r1, r4
 80004f2:	f7ff ffb1 	bl	8000458 <__aeabi_dcmplt>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d108      	bne.n	800050c <__aeabi_d2lz+0x28>
 80004fa:	0028      	movs	r0, r5
 80004fc:	0021      	movs	r1, r4
 80004fe:	f000 f80f 	bl	8000520 <__aeabi_d2ulz>
 8000502:	0002      	movs	r2, r0
 8000504:	000b      	movs	r3, r1
 8000506:	0010      	movs	r0, r2
 8000508:	0019      	movs	r1, r3
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	061b      	lsls	r3, r3, #24
 8000510:	18e1      	adds	r1, r4, r3
 8000512:	0028      	movs	r0, r5
 8000514:	f000 f804 	bl	8000520 <__aeabi_d2ulz>
 8000518:	2300      	movs	r3, #0
 800051a:	4242      	negs	r2, r0
 800051c:	418b      	sbcs	r3, r1
 800051e:	e7f2      	b.n	8000506 <__aeabi_d2lz+0x22>

08000520 <__aeabi_d2ulz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <__aeabi_d2ulz+0x34>)
 8000526:	000d      	movs	r5, r1
 8000528:	0004      	movs	r4, r0
 800052a:	f001 fa8f 	bl	8001a4c <__aeabi_dmul>
 800052e:	f7ff ffbb 	bl	80004a8 <__aeabi_d2uiz>
 8000532:	0006      	movs	r6, r0
 8000534:	f002 f90c 	bl	8002750 <__aeabi_ui2d>
 8000538:	2200      	movs	r2, #0
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <__aeabi_d2ulz+0x38>)
 800053c:	f001 fa86 	bl	8001a4c <__aeabi_dmul>
 8000540:	0002      	movs	r2, r0
 8000542:	000b      	movs	r3, r1
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fcec 	bl	8001f24 <__aeabi_dsub>
 800054c:	f7ff ffac 	bl	80004a8 <__aeabi_d2uiz>
 8000550:	0031      	movs	r1, r6
 8000552:	bd70      	pop	{r4, r5, r6, pc}
 8000554:	3df00000 	.word	0x3df00000
 8000558:	41f00000 	.word	0x41f00000

0800055c <__aeabi_l2d>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	0006      	movs	r6, r0
 8000560:	0008      	movs	r0, r1
 8000562:	f002 f8c5 	bl	80026f0 <__aeabi_i2d>
 8000566:	2200      	movs	r2, #0
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <__aeabi_l2d+0x28>)
 800056a:	f001 fa6f 	bl	8001a4c <__aeabi_dmul>
 800056e:	000d      	movs	r5, r1
 8000570:	0004      	movs	r4, r0
 8000572:	0030      	movs	r0, r6
 8000574:	f002 f8ec 	bl	8002750 <__aeabi_ui2d>
 8000578:	002b      	movs	r3, r5
 800057a:	0022      	movs	r2, r4
 800057c:	f000 fb28 	bl	8000bd0 <__aeabi_dadd>
 8000580:	bd70      	pop	{r4, r5, r6, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	41f00000 	.word	0x41f00000

08000588 <__aeabi_fadd>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	46c6      	mov	lr, r8
 800058c:	0243      	lsls	r3, r0, #9
 800058e:	0a5b      	lsrs	r3, r3, #9
 8000590:	024e      	lsls	r6, r1, #9
 8000592:	0045      	lsls	r5, r0, #1
 8000594:	004f      	lsls	r7, r1, #1
 8000596:	00da      	lsls	r2, r3, #3
 8000598:	0fc4      	lsrs	r4, r0, #31
 800059a:	469c      	mov	ip, r3
 800059c:	0a70      	lsrs	r0, r6, #9
 800059e:	4690      	mov	r8, r2
 80005a0:	b500      	push	{lr}
 80005a2:	0e2d      	lsrs	r5, r5, #24
 80005a4:	0e3f      	lsrs	r7, r7, #24
 80005a6:	0fc9      	lsrs	r1, r1, #31
 80005a8:	09b6      	lsrs	r6, r6, #6
 80005aa:	428c      	cmp	r4, r1
 80005ac:	d04b      	beq.n	8000646 <__aeabi_fadd+0xbe>
 80005ae:	1bea      	subs	r2, r5, r7
 80005b0:	2a00      	cmp	r2, #0
 80005b2:	dd36      	ble.n	8000622 <__aeabi_fadd+0x9a>
 80005b4:	2f00      	cmp	r7, #0
 80005b6:	d061      	beq.n	800067c <__aeabi_fadd+0xf4>
 80005b8:	2dff      	cmp	r5, #255	; 0xff
 80005ba:	d100      	bne.n	80005be <__aeabi_fadd+0x36>
 80005bc:	e0ad      	b.n	800071a <__aeabi_fadd+0x192>
 80005be:	2380      	movs	r3, #128	; 0x80
 80005c0:	04db      	lsls	r3, r3, #19
 80005c2:	431e      	orrs	r6, r3
 80005c4:	2a1b      	cmp	r2, #27
 80005c6:	dc00      	bgt.n	80005ca <__aeabi_fadd+0x42>
 80005c8:	e0d3      	b.n	8000772 <__aeabi_fadd+0x1ea>
 80005ca:	2001      	movs	r0, #1
 80005cc:	4643      	mov	r3, r8
 80005ce:	1a18      	subs	r0, r3, r0
 80005d0:	0143      	lsls	r3, r0, #5
 80005d2:	d400      	bmi.n	80005d6 <__aeabi_fadd+0x4e>
 80005d4:	e08c      	b.n	80006f0 <__aeabi_fadd+0x168>
 80005d6:	0180      	lsls	r0, r0, #6
 80005d8:	0987      	lsrs	r7, r0, #6
 80005da:	0038      	movs	r0, r7
 80005dc:	f002 f9ae 	bl	800293c <__clzsi2>
 80005e0:	3805      	subs	r0, #5
 80005e2:	4087      	lsls	r7, r0
 80005e4:	4285      	cmp	r5, r0
 80005e6:	dc00      	bgt.n	80005ea <__aeabi_fadd+0x62>
 80005e8:	e0b6      	b.n	8000758 <__aeabi_fadd+0x1d0>
 80005ea:	1a2d      	subs	r5, r5, r0
 80005ec:	48b3      	ldr	r0, [pc, #716]	; (80008bc <__aeabi_fadd+0x334>)
 80005ee:	4038      	ands	r0, r7
 80005f0:	0743      	lsls	r3, r0, #29
 80005f2:	d004      	beq.n	80005fe <__aeabi_fadd+0x76>
 80005f4:	230f      	movs	r3, #15
 80005f6:	4003      	ands	r3, r0
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	d000      	beq.n	80005fe <__aeabi_fadd+0x76>
 80005fc:	3004      	adds	r0, #4
 80005fe:	0143      	lsls	r3, r0, #5
 8000600:	d400      	bmi.n	8000604 <__aeabi_fadd+0x7c>
 8000602:	e078      	b.n	80006f6 <__aeabi_fadd+0x16e>
 8000604:	1c6a      	adds	r2, r5, #1
 8000606:	2dfe      	cmp	r5, #254	; 0xfe
 8000608:	d065      	beq.n	80006d6 <__aeabi_fadd+0x14e>
 800060a:	0180      	lsls	r0, r0, #6
 800060c:	0a43      	lsrs	r3, r0, #9
 800060e:	469c      	mov	ip, r3
 8000610:	b2d2      	uxtb	r2, r2
 8000612:	4663      	mov	r3, ip
 8000614:	05d0      	lsls	r0, r2, #23
 8000616:	4318      	orrs	r0, r3
 8000618:	07e4      	lsls	r4, r4, #31
 800061a:	4320      	orrs	r0, r4
 800061c:	bc80      	pop	{r7}
 800061e:	46b8      	mov	r8, r7
 8000620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000622:	2a00      	cmp	r2, #0
 8000624:	d035      	beq.n	8000692 <__aeabi_fadd+0x10a>
 8000626:	1b7a      	subs	r2, r7, r5
 8000628:	2d00      	cmp	r5, #0
 800062a:	d000      	beq.n	800062e <__aeabi_fadd+0xa6>
 800062c:	e0af      	b.n	800078e <__aeabi_fadd+0x206>
 800062e:	4643      	mov	r3, r8
 8000630:	2b00      	cmp	r3, #0
 8000632:	d100      	bne.n	8000636 <__aeabi_fadd+0xae>
 8000634:	e0a7      	b.n	8000786 <__aeabi_fadd+0x1fe>
 8000636:	1e53      	subs	r3, r2, #1
 8000638:	2a01      	cmp	r2, #1
 800063a:	d100      	bne.n	800063e <__aeabi_fadd+0xb6>
 800063c:	e12f      	b.n	800089e <__aeabi_fadd+0x316>
 800063e:	2aff      	cmp	r2, #255	; 0xff
 8000640:	d069      	beq.n	8000716 <__aeabi_fadd+0x18e>
 8000642:	001a      	movs	r2, r3
 8000644:	e0aa      	b.n	800079c <__aeabi_fadd+0x214>
 8000646:	1be9      	subs	r1, r5, r7
 8000648:	2900      	cmp	r1, #0
 800064a:	dd70      	ble.n	800072e <__aeabi_fadd+0x1a6>
 800064c:	2f00      	cmp	r7, #0
 800064e:	d037      	beq.n	80006c0 <__aeabi_fadd+0x138>
 8000650:	2dff      	cmp	r5, #255	; 0xff
 8000652:	d062      	beq.n	800071a <__aeabi_fadd+0x192>
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	04db      	lsls	r3, r3, #19
 8000658:	431e      	orrs	r6, r3
 800065a:	291b      	cmp	r1, #27
 800065c:	dc00      	bgt.n	8000660 <__aeabi_fadd+0xd8>
 800065e:	e0b0      	b.n	80007c2 <__aeabi_fadd+0x23a>
 8000660:	2001      	movs	r0, #1
 8000662:	4440      	add	r0, r8
 8000664:	0143      	lsls	r3, r0, #5
 8000666:	d543      	bpl.n	80006f0 <__aeabi_fadd+0x168>
 8000668:	3501      	adds	r5, #1
 800066a:	2dff      	cmp	r5, #255	; 0xff
 800066c:	d033      	beq.n	80006d6 <__aeabi_fadd+0x14e>
 800066e:	2301      	movs	r3, #1
 8000670:	4a93      	ldr	r2, [pc, #588]	; (80008c0 <__aeabi_fadd+0x338>)
 8000672:	4003      	ands	r3, r0
 8000674:	0840      	lsrs	r0, r0, #1
 8000676:	4010      	ands	r0, r2
 8000678:	4318      	orrs	r0, r3
 800067a:	e7b9      	b.n	80005f0 <__aeabi_fadd+0x68>
 800067c:	2e00      	cmp	r6, #0
 800067e:	d100      	bne.n	8000682 <__aeabi_fadd+0xfa>
 8000680:	e083      	b.n	800078a <__aeabi_fadd+0x202>
 8000682:	1e51      	subs	r1, r2, #1
 8000684:	2a01      	cmp	r2, #1
 8000686:	d100      	bne.n	800068a <__aeabi_fadd+0x102>
 8000688:	e0d8      	b.n	800083c <__aeabi_fadd+0x2b4>
 800068a:	2aff      	cmp	r2, #255	; 0xff
 800068c:	d045      	beq.n	800071a <__aeabi_fadd+0x192>
 800068e:	000a      	movs	r2, r1
 8000690:	e798      	b.n	80005c4 <__aeabi_fadd+0x3c>
 8000692:	27fe      	movs	r7, #254	; 0xfe
 8000694:	1c6a      	adds	r2, r5, #1
 8000696:	4217      	tst	r7, r2
 8000698:	d000      	beq.n	800069c <__aeabi_fadd+0x114>
 800069a:	e086      	b.n	80007aa <__aeabi_fadd+0x222>
 800069c:	2d00      	cmp	r5, #0
 800069e:	d000      	beq.n	80006a2 <__aeabi_fadd+0x11a>
 80006a0:	e0b7      	b.n	8000812 <__aeabi_fadd+0x28a>
 80006a2:	4643      	mov	r3, r8
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d100      	bne.n	80006aa <__aeabi_fadd+0x122>
 80006a8:	e0f3      	b.n	8000892 <__aeabi_fadd+0x30a>
 80006aa:	2200      	movs	r2, #0
 80006ac:	2e00      	cmp	r6, #0
 80006ae:	d0b0      	beq.n	8000612 <__aeabi_fadd+0x8a>
 80006b0:	1b98      	subs	r0, r3, r6
 80006b2:	0143      	lsls	r3, r0, #5
 80006b4:	d400      	bmi.n	80006b8 <__aeabi_fadd+0x130>
 80006b6:	e0fa      	b.n	80008ae <__aeabi_fadd+0x326>
 80006b8:	4643      	mov	r3, r8
 80006ba:	000c      	movs	r4, r1
 80006bc:	1af0      	subs	r0, r6, r3
 80006be:	e797      	b.n	80005f0 <__aeabi_fadd+0x68>
 80006c0:	2e00      	cmp	r6, #0
 80006c2:	d100      	bne.n	80006c6 <__aeabi_fadd+0x13e>
 80006c4:	e0c8      	b.n	8000858 <__aeabi_fadd+0x2d0>
 80006c6:	1e4a      	subs	r2, r1, #1
 80006c8:	2901      	cmp	r1, #1
 80006ca:	d100      	bne.n	80006ce <__aeabi_fadd+0x146>
 80006cc:	e0ae      	b.n	800082c <__aeabi_fadd+0x2a4>
 80006ce:	29ff      	cmp	r1, #255	; 0xff
 80006d0:	d023      	beq.n	800071a <__aeabi_fadd+0x192>
 80006d2:	0011      	movs	r1, r2
 80006d4:	e7c1      	b.n	800065a <__aeabi_fadd+0xd2>
 80006d6:	2300      	movs	r3, #0
 80006d8:	22ff      	movs	r2, #255	; 0xff
 80006da:	469c      	mov	ip, r3
 80006dc:	e799      	b.n	8000612 <__aeabi_fadd+0x8a>
 80006de:	21fe      	movs	r1, #254	; 0xfe
 80006e0:	1c6a      	adds	r2, r5, #1
 80006e2:	4211      	tst	r1, r2
 80006e4:	d077      	beq.n	80007d6 <__aeabi_fadd+0x24e>
 80006e6:	2aff      	cmp	r2, #255	; 0xff
 80006e8:	d0f5      	beq.n	80006d6 <__aeabi_fadd+0x14e>
 80006ea:	0015      	movs	r5, r2
 80006ec:	4446      	add	r6, r8
 80006ee:	0870      	lsrs	r0, r6, #1
 80006f0:	0743      	lsls	r3, r0, #29
 80006f2:	d000      	beq.n	80006f6 <__aeabi_fadd+0x16e>
 80006f4:	e77e      	b.n	80005f4 <__aeabi_fadd+0x6c>
 80006f6:	08c3      	lsrs	r3, r0, #3
 80006f8:	2dff      	cmp	r5, #255	; 0xff
 80006fa:	d00e      	beq.n	800071a <__aeabi_fadd+0x192>
 80006fc:	025b      	lsls	r3, r3, #9
 80006fe:	0a5b      	lsrs	r3, r3, #9
 8000700:	469c      	mov	ip, r3
 8000702:	b2ea      	uxtb	r2, r5
 8000704:	e785      	b.n	8000612 <__aeabi_fadd+0x8a>
 8000706:	2e00      	cmp	r6, #0
 8000708:	d007      	beq.n	800071a <__aeabi_fadd+0x192>
 800070a:	2280      	movs	r2, #128	; 0x80
 800070c:	03d2      	lsls	r2, r2, #15
 800070e:	4213      	tst	r3, r2
 8000710:	d003      	beq.n	800071a <__aeabi_fadd+0x192>
 8000712:	4210      	tst	r0, r2
 8000714:	d101      	bne.n	800071a <__aeabi_fadd+0x192>
 8000716:	000c      	movs	r4, r1
 8000718:	0003      	movs	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d0db      	beq.n	80006d6 <__aeabi_fadd+0x14e>
 800071e:	2080      	movs	r0, #128	; 0x80
 8000720:	03c0      	lsls	r0, r0, #15
 8000722:	4318      	orrs	r0, r3
 8000724:	0240      	lsls	r0, r0, #9
 8000726:	0a43      	lsrs	r3, r0, #9
 8000728:	469c      	mov	ip, r3
 800072a:	22ff      	movs	r2, #255	; 0xff
 800072c:	e771      	b.n	8000612 <__aeabi_fadd+0x8a>
 800072e:	2900      	cmp	r1, #0
 8000730:	d0d5      	beq.n	80006de <__aeabi_fadd+0x156>
 8000732:	1b7a      	subs	r2, r7, r5
 8000734:	2d00      	cmp	r5, #0
 8000736:	d160      	bne.n	80007fa <__aeabi_fadd+0x272>
 8000738:	4643      	mov	r3, r8
 800073a:	2b00      	cmp	r3, #0
 800073c:	d024      	beq.n	8000788 <__aeabi_fadd+0x200>
 800073e:	1e53      	subs	r3, r2, #1
 8000740:	2a01      	cmp	r2, #1
 8000742:	d073      	beq.n	800082c <__aeabi_fadd+0x2a4>
 8000744:	2aff      	cmp	r2, #255	; 0xff
 8000746:	d0e7      	beq.n	8000718 <__aeabi_fadd+0x190>
 8000748:	001a      	movs	r2, r3
 800074a:	2a1b      	cmp	r2, #27
 800074c:	dc00      	bgt.n	8000750 <__aeabi_fadd+0x1c8>
 800074e:	e085      	b.n	800085c <__aeabi_fadd+0x2d4>
 8000750:	2001      	movs	r0, #1
 8000752:	003d      	movs	r5, r7
 8000754:	1980      	adds	r0, r0, r6
 8000756:	e785      	b.n	8000664 <__aeabi_fadd+0xdc>
 8000758:	2320      	movs	r3, #32
 800075a:	003a      	movs	r2, r7
 800075c:	1b45      	subs	r5, r0, r5
 800075e:	0038      	movs	r0, r7
 8000760:	3501      	adds	r5, #1
 8000762:	40ea      	lsrs	r2, r5
 8000764:	1b5d      	subs	r5, r3, r5
 8000766:	40a8      	lsls	r0, r5
 8000768:	1e43      	subs	r3, r0, #1
 800076a:	4198      	sbcs	r0, r3
 800076c:	2500      	movs	r5, #0
 800076e:	4310      	orrs	r0, r2
 8000770:	e73e      	b.n	80005f0 <__aeabi_fadd+0x68>
 8000772:	2320      	movs	r3, #32
 8000774:	0030      	movs	r0, r6
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	0031      	movs	r1, r6
 800077a:	4098      	lsls	r0, r3
 800077c:	40d1      	lsrs	r1, r2
 800077e:	1e43      	subs	r3, r0, #1
 8000780:	4198      	sbcs	r0, r3
 8000782:	4308      	orrs	r0, r1
 8000784:	e722      	b.n	80005cc <__aeabi_fadd+0x44>
 8000786:	000c      	movs	r4, r1
 8000788:	0003      	movs	r3, r0
 800078a:	0015      	movs	r5, r2
 800078c:	e7b4      	b.n	80006f8 <__aeabi_fadd+0x170>
 800078e:	2fff      	cmp	r7, #255	; 0xff
 8000790:	d0c1      	beq.n	8000716 <__aeabi_fadd+0x18e>
 8000792:	2380      	movs	r3, #128	; 0x80
 8000794:	4640      	mov	r0, r8
 8000796:	04db      	lsls	r3, r3, #19
 8000798:	4318      	orrs	r0, r3
 800079a:	4680      	mov	r8, r0
 800079c:	2a1b      	cmp	r2, #27
 800079e:	dd51      	ble.n	8000844 <__aeabi_fadd+0x2bc>
 80007a0:	2001      	movs	r0, #1
 80007a2:	000c      	movs	r4, r1
 80007a4:	003d      	movs	r5, r7
 80007a6:	1a30      	subs	r0, r6, r0
 80007a8:	e712      	b.n	80005d0 <__aeabi_fadd+0x48>
 80007aa:	4643      	mov	r3, r8
 80007ac:	1b9f      	subs	r7, r3, r6
 80007ae:	017b      	lsls	r3, r7, #5
 80007b0:	d42b      	bmi.n	800080a <__aeabi_fadd+0x282>
 80007b2:	2f00      	cmp	r7, #0
 80007b4:	d000      	beq.n	80007b8 <__aeabi_fadd+0x230>
 80007b6:	e710      	b.n	80005da <__aeabi_fadd+0x52>
 80007b8:	2300      	movs	r3, #0
 80007ba:	2400      	movs	r4, #0
 80007bc:	2200      	movs	r2, #0
 80007be:	469c      	mov	ip, r3
 80007c0:	e727      	b.n	8000612 <__aeabi_fadd+0x8a>
 80007c2:	2320      	movs	r3, #32
 80007c4:	0032      	movs	r2, r6
 80007c6:	0030      	movs	r0, r6
 80007c8:	40ca      	lsrs	r2, r1
 80007ca:	1a59      	subs	r1, r3, r1
 80007cc:	4088      	lsls	r0, r1
 80007ce:	1e43      	subs	r3, r0, #1
 80007d0:	4198      	sbcs	r0, r3
 80007d2:	4310      	orrs	r0, r2
 80007d4:	e745      	b.n	8000662 <__aeabi_fadd+0xda>
 80007d6:	2d00      	cmp	r5, #0
 80007d8:	d14a      	bne.n	8000870 <__aeabi_fadd+0x2e8>
 80007da:	4643      	mov	r3, r8
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d063      	beq.n	80008a8 <__aeabi_fadd+0x320>
 80007e0:	2200      	movs	r2, #0
 80007e2:	2e00      	cmp	r6, #0
 80007e4:	d100      	bne.n	80007e8 <__aeabi_fadd+0x260>
 80007e6:	e714      	b.n	8000612 <__aeabi_fadd+0x8a>
 80007e8:	0030      	movs	r0, r6
 80007ea:	4440      	add	r0, r8
 80007ec:	0143      	lsls	r3, r0, #5
 80007ee:	d400      	bmi.n	80007f2 <__aeabi_fadd+0x26a>
 80007f0:	e77e      	b.n	80006f0 <__aeabi_fadd+0x168>
 80007f2:	4b32      	ldr	r3, [pc, #200]	; (80008bc <__aeabi_fadd+0x334>)
 80007f4:	3501      	adds	r5, #1
 80007f6:	4018      	ands	r0, r3
 80007f8:	e77a      	b.n	80006f0 <__aeabi_fadd+0x168>
 80007fa:	2fff      	cmp	r7, #255	; 0xff
 80007fc:	d08c      	beq.n	8000718 <__aeabi_fadd+0x190>
 80007fe:	2380      	movs	r3, #128	; 0x80
 8000800:	4641      	mov	r1, r8
 8000802:	04db      	lsls	r3, r3, #19
 8000804:	4319      	orrs	r1, r3
 8000806:	4688      	mov	r8, r1
 8000808:	e79f      	b.n	800074a <__aeabi_fadd+0x1c2>
 800080a:	4643      	mov	r3, r8
 800080c:	000c      	movs	r4, r1
 800080e:	1af7      	subs	r7, r6, r3
 8000810:	e6e3      	b.n	80005da <__aeabi_fadd+0x52>
 8000812:	4642      	mov	r2, r8
 8000814:	2a00      	cmp	r2, #0
 8000816:	d000      	beq.n	800081a <__aeabi_fadd+0x292>
 8000818:	e775      	b.n	8000706 <__aeabi_fadd+0x17e>
 800081a:	2e00      	cmp	r6, #0
 800081c:	d000      	beq.n	8000820 <__aeabi_fadd+0x298>
 800081e:	e77a      	b.n	8000716 <__aeabi_fadd+0x18e>
 8000820:	2380      	movs	r3, #128	; 0x80
 8000822:	03db      	lsls	r3, r3, #15
 8000824:	2400      	movs	r4, #0
 8000826:	469c      	mov	ip, r3
 8000828:	22ff      	movs	r2, #255	; 0xff
 800082a:	e6f2      	b.n	8000612 <__aeabi_fadd+0x8a>
 800082c:	0030      	movs	r0, r6
 800082e:	4440      	add	r0, r8
 8000830:	2501      	movs	r5, #1
 8000832:	0143      	lsls	r3, r0, #5
 8000834:	d400      	bmi.n	8000838 <__aeabi_fadd+0x2b0>
 8000836:	e75b      	b.n	80006f0 <__aeabi_fadd+0x168>
 8000838:	2502      	movs	r5, #2
 800083a:	e718      	b.n	800066e <__aeabi_fadd+0xe6>
 800083c:	4643      	mov	r3, r8
 800083e:	2501      	movs	r5, #1
 8000840:	1b98      	subs	r0, r3, r6
 8000842:	e6c5      	b.n	80005d0 <__aeabi_fadd+0x48>
 8000844:	2320      	movs	r3, #32
 8000846:	4644      	mov	r4, r8
 8000848:	4640      	mov	r0, r8
 800084a:	40d4      	lsrs	r4, r2
 800084c:	1a9a      	subs	r2, r3, r2
 800084e:	4090      	lsls	r0, r2
 8000850:	1e43      	subs	r3, r0, #1
 8000852:	4198      	sbcs	r0, r3
 8000854:	4320      	orrs	r0, r4
 8000856:	e7a4      	b.n	80007a2 <__aeabi_fadd+0x21a>
 8000858:	000d      	movs	r5, r1
 800085a:	e74d      	b.n	80006f8 <__aeabi_fadd+0x170>
 800085c:	2320      	movs	r3, #32
 800085e:	4641      	mov	r1, r8
 8000860:	4640      	mov	r0, r8
 8000862:	40d1      	lsrs	r1, r2
 8000864:	1a9a      	subs	r2, r3, r2
 8000866:	4090      	lsls	r0, r2
 8000868:	1e43      	subs	r3, r0, #1
 800086a:	4198      	sbcs	r0, r3
 800086c:	4308      	orrs	r0, r1
 800086e:	e770      	b.n	8000752 <__aeabi_fadd+0x1ca>
 8000870:	4642      	mov	r2, r8
 8000872:	2a00      	cmp	r2, #0
 8000874:	d100      	bne.n	8000878 <__aeabi_fadd+0x2f0>
 8000876:	e74f      	b.n	8000718 <__aeabi_fadd+0x190>
 8000878:	2e00      	cmp	r6, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0x2f6>
 800087c:	e74d      	b.n	800071a <__aeabi_fadd+0x192>
 800087e:	2280      	movs	r2, #128	; 0x80
 8000880:	03d2      	lsls	r2, r2, #15
 8000882:	4213      	tst	r3, r2
 8000884:	d100      	bne.n	8000888 <__aeabi_fadd+0x300>
 8000886:	e748      	b.n	800071a <__aeabi_fadd+0x192>
 8000888:	4210      	tst	r0, r2
 800088a:	d000      	beq.n	800088e <__aeabi_fadd+0x306>
 800088c:	e745      	b.n	800071a <__aeabi_fadd+0x192>
 800088e:	0003      	movs	r3, r0
 8000890:	e743      	b.n	800071a <__aeabi_fadd+0x192>
 8000892:	2e00      	cmp	r6, #0
 8000894:	d090      	beq.n	80007b8 <__aeabi_fadd+0x230>
 8000896:	000c      	movs	r4, r1
 8000898:	4684      	mov	ip, r0
 800089a:	2200      	movs	r2, #0
 800089c:	e6b9      	b.n	8000612 <__aeabi_fadd+0x8a>
 800089e:	4643      	mov	r3, r8
 80008a0:	000c      	movs	r4, r1
 80008a2:	1af0      	subs	r0, r6, r3
 80008a4:	3501      	adds	r5, #1
 80008a6:	e693      	b.n	80005d0 <__aeabi_fadd+0x48>
 80008a8:	4684      	mov	ip, r0
 80008aa:	2200      	movs	r2, #0
 80008ac:	e6b1      	b.n	8000612 <__aeabi_fadd+0x8a>
 80008ae:	2800      	cmp	r0, #0
 80008b0:	d000      	beq.n	80008b4 <__aeabi_fadd+0x32c>
 80008b2:	e71d      	b.n	80006f0 <__aeabi_fadd+0x168>
 80008b4:	2300      	movs	r3, #0
 80008b6:	2400      	movs	r4, #0
 80008b8:	469c      	mov	ip, r3
 80008ba:	e6aa      	b.n	8000612 <__aeabi_fadd+0x8a>
 80008bc:	fbffffff 	.word	0xfbffffff
 80008c0:	7dffffff 	.word	0x7dffffff

080008c4 <__aeabi_fdiv>:
 80008c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008c6:	464f      	mov	r7, r9
 80008c8:	4646      	mov	r6, r8
 80008ca:	46d6      	mov	lr, sl
 80008cc:	0245      	lsls	r5, r0, #9
 80008ce:	b5c0      	push	{r6, r7, lr}
 80008d0:	0047      	lsls	r7, r0, #1
 80008d2:	1c0c      	adds	r4, r1, #0
 80008d4:	0a6d      	lsrs	r5, r5, #9
 80008d6:	0e3f      	lsrs	r7, r7, #24
 80008d8:	0fc6      	lsrs	r6, r0, #31
 80008da:	2f00      	cmp	r7, #0
 80008dc:	d100      	bne.n	80008e0 <__aeabi_fdiv+0x1c>
 80008de:	e070      	b.n	80009c2 <__aeabi_fdiv+0xfe>
 80008e0:	2fff      	cmp	r7, #255	; 0xff
 80008e2:	d100      	bne.n	80008e6 <__aeabi_fdiv+0x22>
 80008e4:	e075      	b.n	80009d2 <__aeabi_fdiv+0x10e>
 80008e6:	00eb      	lsls	r3, r5, #3
 80008e8:	2580      	movs	r5, #128	; 0x80
 80008ea:	04ed      	lsls	r5, r5, #19
 80008ec:	431d      	orrs	r5, r3
 80008ee:	2300      	movs	r3, #0
 80008f0:	4699      	mov	r9, r3
 80008f2:	469a      	mov	sl, r3
 80008f4:	3f7f      	subs	r7, #127	; 0x7f
 80008f6:	0260      	lsls	r0, r4, #9
 80008f8:	0a43      	lsrs	r3, r0, #9
 80008fa:	4698      	mov	r8, r3
 80008fc:	0063      	lsls	r3, r4, #1
 80008fe:	0e1b      	lsrs	r3, r3, #24
 8000900:	0fe4      	lsrs	r4, r4, #31
 8000902:	2b00      	cmp	r3, #0
 8000904:	d04e      	beq.n	80009a4 <__aeabi_fdiv+0xe0>
 8000906:	2bff      	cmp	r3, #255	; 0xff
 8000908:	d046      	beq.n	8000998 <__aeabi_fdiv+0xd4>
 800090a:	4642      	mov	r2, r8
 800090c:	00d0      	lsls	r0, r2, #3
 800090e:	2280      	movs	r2, #128	; 0x80
 8000910:	04d2      	lsls	r2, r2, #19
 8000912:	4302      	orrs	r2, r0
 8000914:	4690      	mov	r8, r2
 8000916:	2200      	movs	r2, #0
 8000918:	3b7f      	subs	r3, #127	; 0x7f
 800091a:	0031      	movs	r1, r6
 800091c:	1aff      	subs	r7, r7, r3
 800091e:	464b      	mov	r3, r9
 8000920:	4061      	eors	r1, r4
 8000922:	b2c9      	uxtb	r1, r1
 8000924:	4313      	orrs	r3, r2
 8000926:	2b0f      	cmp	r3, #15
 8000928:	d900      	bls.n	800092c <__aeabi_fdiv+0x68>
 800092a:	e0b5      	b.n	8000a98 <__aeabi_fdiv+0x1d4>
 800092c:	486e      	ldr	r0, [pc, #440]	; (8000ae8 <__aeabi_fdiv+0x224>)
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	58c3      	ldr	r3, [r0, r3]
 8000932:	469f      	mov	pc, r3
 8000934:	2300      	movs	r3, #0
 8000936:	4698      	mov	r8, r3
 8000938:	0026      	movs	r6, r4
 800093a:	4645      	mov	r5, r8
 800093c:	4692      	mov	sl, r2
 800093e:	4653      	mov	r3, sl
 8000940:	2b02      	cmp	r3, #2
 8000942:	d100      	bne.n	8000946 <__aeabi_fdiv+0x82>
 8000944:	e089      	b.n	8000a5a <__aeabi_fdiv+0x196>
 8000946:	2b03      	cmp	r3, #3
 8000948:	d100      	bne.n	800094c <__aeabi_fdiv+0x88>
 800094a:	e09e      	b.n	8000a8a <__aeabi_fdiv+0x1c6>
 800094c:	2b01      	cmp	r3, #1
 800094e:	d018      	beq.n	8000982 <__aeabi_fdiv+0xbe>
 8000950:	003b      	movs	r3, r7
 8000952:	337f      	adds	r3, #127	; 0x7f
 8000954:	2b00      	cmp	r3, #0
 8000956:	dd69      	ble.n	8000a2c <__aeabi_fdiv+0x168>
 8000958:	076a      	lsls	r2, r5, #29
 800095a:	d004      	beq.n	8000966 <__aeabi_fdiv+0xa2>
 800095c:	220f      	movs	r2, #15
 800095e:	402a      	ands	r2, r5
 8000960:	2a04      	cmp	r2, #4
 8000962:	d000      	beq.n	8000966 <__aeabi_fdiv+0xa2>
 8000964:	3504      	adds	r5, #4
 8000966:	012a      	lsls	r2, r5, #4
 8000968:	d503      	bpl.n	8000972 <__aeabi_fdiv+0xae>
 800096a:	4b60      	ldr	r3, [pc, #384]	; (8000aec <__aeabi_fdiv+0x228>)
 800096c:	401d      	ands	r5, r3
 800096e:	003b      	movs	r3, r7
 8000970:	3380      	adds	r3, #128	; 0x80
 8000972:	2bfe      	cmp	r3, #254	; 0xfe
 8000974:	dd00      	ble.n	8000978 <__aeabi_fdiv+0xb4>
 8000976:	e070      	b.n	8000a5a <__aeabi_fdiv+0x196>
 8000978:	01ad      	lsls	r5, r5, #6
 800097a:	0a6d      	lsrs	r5, r5, #9
 800097c:	b2d8      	uxtb	r0, r3
 800097e:	e002      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000980:	000e      	movs	r6, r1
 8000982:	2000      	movs	r0, #0
 8000984:	2500      	movs	r5, #0
 8000986:	05c0      	lsls	r0, r0, #23
 8000988:	4328      	orrs	r0, r5
 800098a:	07f6      	lsls	r6, r6, #31
 800098c:	4330      	orrs	r0, r6
 800098e:	bce0      	pop	{r5, r6, r7}
 8000990:	46ba      	mov	sl, r7
 8000992:	46b1      	mov	r9, r6
 8000994:	46a8      	mov	r8, r5
 8000996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000998:	4643      	mov	r3, r8
 800099a:	2b00      	cmp	r3, #0
 800099c:	d13f      	bne.n	8000a1e <__aeabi_fdiv+0x15a>
 800099e:	2202      	movs	r2, #2
 80009a0:	3fff      	subs	r7, #255	; 0xff
 80009a2:	e003      	b.n	80009ac <__aeabi_fdiv+0xe8>
 80009a4:	4643      	mov	r3, r8
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d12d      	bne.n	8000a06 <__aeabi_fdiv+0x142>
 80009aa:	2201      	movs	r2, #1
 80009ac:	0031      	movs	r1, r6
 80009ae:	464b      	mov	r3, r9
 80009b0:	4061      	eors	r1, r4
 80009b2:	b2c9      	uxtb	r1, r1
 80009b4:	4313      	orrs	r3, r2
 80009b6:	2b0f      	cmp	r3, #15
 80009b8:	d834      	bhi.n	8000a24 <__aeabi_fdiv+0x160>
 80009ba:	484d      	ldr	r0, [pc, #308]	; (8000af0 <__aeabi_fdiv+0x22c>)
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	58c3      	ldr	r3, [r0, r3]
 80009c0:	469f      	mov	pc, r3
 80009c2:	2d00      	cmp	r5, #0
 80009c4:	d113      	bne.n	80009ee <__aeabi_fdiv+0x12a>
 80009c6:	2304      	movs	r3, #4
 80009c8:	4699      	mov	r9, r3
 80009ca:	3b03      	subs	r3, #3
 80009cc:	2700      	movs	r7, #0
 80009ce:	469a      	mov	sl, r3
 80009d0:	e791      	b.n	80008f6 <__aeabi_fdiv+0x32>
 80009d2:	2d00      	cmp	r5, #0
 80009d4:	d105      	bne.n	80009e2 <__aeabi_fdiv+0x11e>
 80009d6:	2308      	movs	r3, #8
 80009d8:	4699      	mov	r9, r3
 80009da:	3b06      	subs	r3, #6
 80009dc:	27ff      	movs	r7, #255	; 0xff
 80009de:	469a      	mov	sl, r3
 80009e0:	e789      	b.n	80008f6 <__aeabi_fdiv+0x32>
 80009e2:	230c      	movs	r3, #12
 80009e4:	4699      	mov	r9, r3
 80009e6:	3b09      	subs	r3, #9
 80009e8:	27ff      	movs	r7, #255	; 0xff
 80009ea:	469a      	mov	sl, r3
 80009ec:	e783      	b.n	80008f6 <__aeabi_fdiv+0x32>
 80009ee:	0028      	movs	r0, r5
 80009f0:	f001 ffa4 	bl	800293c <__clzsi2>
 80009f4:	2776      	movs	r7, #118	; 0x76
 80009f6:	1f43      	subs	r3, r0, #5
 80009f8:	409d      	lsls	r5, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	427f      	negs	r7, r7
 80009fe:	4699      	mov	r9, r3
 8000a00:	469a      	mov	sl, r3
 8000a02:	1a3f      	subs	r7, r7, r0
 8000a04:	e777      	b.n	80008f6 <__aeabi_fdiv+0x32>
 8000a06:	4640      	mov	r0, r8
 8000a08:	f001 ff98 	bl	800293c <__clzsi2>
 8000a0c:	4642      	mov	r2, r8
 8000a0e:	1f43      	subs	r3, r0, #5
 8000a10:	409a      	lsls	r2, r3
 8000a12:	2376      	movs	r3, #118	; 0x76
 8000a14:	425b      	negs	r3, r3
 8000a16:	4690      	mov	r8, r2
 8000a18:	1a1b      	subs	r3, r3, r0
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	e77d      	b.n	800091a <__aeabi_fdiv+0x56>
 8000a1e:	23ff      	movs	r3, #255	; 0xff
 8000a20:	2203      	movs	r2, #3
 8000a22:	e77a      	b.n	800091a <__aeabi_fdiv+0x56>
 8000a24:	000e      	movs	r6, r1
 8000a26:	20ff      	movs	r0, #255	; 0xff
 8000a28:	2500      	movs	r5, #0
 8000a2a:	e7ac      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000a2c:	2001      	movs	r0, #1
 8000a2e:	1ac0      	subs	r0, r0, r3
 8000a30:	281b      	cmp	r0, #27
 8000a32:	dca6      	bgt.n	8000982 <__aeabi_fdiv+0xbe>
 8000a34:	379e      	adds	r7, #158	; 0x9e
 8000a36:	002a      	movs	r2, r5
 8000a38:	40bd      	lsls	r5, r7
 8000a3a:	40c2      	lsrs	r2, r0
 8000a3c:	1e6b      	subs	r3, r5, #1
 8000a3e:	419d      	sbcs	r5, r3
 8000a40:	4315      	orrs	r5, r2
 8000a42:	076b      	lsls	r3, r5, #29
 8000a44:	d004      	beq.n	8000a50 <__aeabi_fdiv+0x18c>
 8000a46:	230f      	movs	r3, #15
 8000a48:	402b      	ands	r3, r5
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	d000      	beq.n	8000a50 <__aeabi_fdiv+0x18c>
 8000a4e:	3504      	adds	r5, #4
 8000a50:	016b      	lsls	r3, r5, #5
 8000a52:	d544      	bpl.n	8000ade <__aeabi_fdiv+0x21a>
 8000a54:	2001      	movs	r0, #1
 8000a56:	2500      	movs	r5, #0
 8000a58:	e795      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000a5a:	20ff      	movs	r0, #255	; 0xff
 8000a5c:	2500      	movs	r5, #0
 8000a5e:	e792      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000a60:	2580      	movs	r5, #128	; 0x80
 8000a62:	2600      	movs	r6, #0
 8000a64:	20ff      	movs	r0, #255	; 0xff
 8000a66:	03ed      	lsls	r5, r5, #15
 8000a68:	e78d      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	4698      	mov	r8, r3
 8000a6e:	2080      	movs	r0, #128	; 0x80
 8000a70:	03c0      	lsls	r0, r0, #15
 8000a72:	4205      	tst	r5, r0
 8000a74:	d009      	beq.n	8000a8a <__aeabi_fdiv+0x1c6>
 8000a76:	4643      	mov	r3, r8
 8000a78:	4203      	tst	r3, r0
 8000a7a:	d106      	bne.n	8000a8a <__aeabi_fdiv+0x1c6>
 8000a7c:	4645      	mov	r5, r8
 8000a7e:	4305      	orrs	r5, r0
 8000a80:	026d      	lsls	r5, r5, #9
 8000a82:	0026      	movs	r6, r4
 8000a84:	20ff      	movs	r0, #255	; 0xff
 8000a86:	0a6d      	lsrs	r5, r5, #9
 8000a88:	e77d      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000a8a:	2080      	movs	r0, #128	; 0x80
 8000a8c:	03c0      	lsls	r0, r0, #15
 8000a8e:	4305      	orrs	r5, r0
 8000a90:	026d      	lsls	r5, r5, #9
 8000a92:	20ff      	movs	r0, #255	; 0xff
 8000a94:	0a6d      	lsrs	r5, r5, #9
 8000a96:	e776      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000a98:	4642      	mov	r2, r8
 8000a9a:	016b      	lsls	r3, r5, #5
 8000a9c:	0150      	lsls	r0, r2, #5
 8000a9e:	4283      	cmp	r3, r0
 8000aa0:	d219      	bcs.n	8000ad6 <__aeabi_fdiv+0x212>
 8000aa2:	221b      	movs	r2, #27
 8000aa4:	2500      	movs	r5, #0
 8000aa6:	3f01      	subs	r7, #1
 8000aa8:	2601      	movs	r6, #1
 8000aaa:	001c      	movs	r4, r3
 8000aac:	006d      	lsls	r5, r5, #1
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2c00      	cmp	r4, #0
 8000ab2:	db01      	blt.n	8000ab8 <__aeabi_fdiv+0x1f4>
 8000ab4:	4298      	cmp	r0, r3
 8000ab6:	d801      	bhi.n	8000abc <__aeabi_fdiv+0x1f8>
 8000ab8:	1a1b      	subs	r3, r3, r0
 8000aba:	4335      	orrs	r5, r6
 8000abc:	3a01      	subs	r2, #1
 8000abe:	2a00      	cmp	r2, #0
 8000ac0:	d1f3      	bne.n	8000aaa <__aeabi_fdiv+0x1e6>
 8000ac2:	1e5a      	subs	r2, r3, #1
 8000ac4:	4193      	sbcs	r3, r2
 8000ac6:	431d      	orrs	r5, r3
 8000ac8:	003b      	movs	r3, r7
 8000aca:	337f      	adds	r3, #127	; 0x7f
 8000acc:	000e      	movs	r6, r1
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	dd00      	ble.n	8000ad4 <__aeabi_fdiv+0x210>
 8000ad2:	e741      	b.n	8000958 <__aeabi_fdiv+0x94>
 8000ad4:	e7aa      	b.n	8000a2c <__aeabi_fdiv+0x168>
 8000ad6:	221a      	movs	r2, #26
 8000ad8:	2501      	movs	r5, #1
 8000ada:	1a1b      	subs	r3, r3, r0
 8000adc:	e7e4      	b.n	8000aa8 <__aeabi_fdiv+0x1e4>
 8000ade:	01ad      	lsls	r5, r5, #6
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	0a6d      	lsrs	r5, r5, #9
 8000ae4:	e74f      	b.n	8000986 <__aeabi_fdiv+0xc2>
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	0800b5c0 	.word	0x0800b5c0
 8000aec:	f7ffffff 	.word	0xf7ffffff
 8000af0:	0800b600 	.word	0x0800b600

08000af4 <__aeabi_f2iz>:
 8000af4:	0241      	lsls	r1, r0, #9
 8000af6:	0042      	lsls	r2, r0, #1
 8000af8:	0fc3      	lsrs	r3, r0, #31
 8000afa:	0a49      	lsrs	r1, r1, #9
 8000afc:	2000      	movs	r0, #0
 8000afe:	0e12      	lsrs	r2, r2, #24
 8000b00:	2a7e      	cmp	r2, #126	; 0x7e
 8000b02:	dd03      	ble.n	8000b0c <__aeabi_f2iz+0x18>
 8000b04:	2a9d      	cmp	r2, #157	; 0x9d
 8000b06:	dd02      	ble.n	8000b0e <__aeabi_f2iz+0x1a>
 8000b08:	4a09      	ldr	r2, [pc, #36]	; (8000b30 <__aeabi_f2iz+0x3c>)
 8000b0a:	1898      	adds	r0, r3, r2
 8000b0c:	4770      	bx	lr
 8000b0e:	2080      	movs	r0, #128	; 0x80
 8000b10:	0400      	lsls	r0, r0, #16
 8000b12:	4301      	orrs	r1, r0
 8000b14:	2a95      	cmp	r2, #149	; 0x95
 8000b16:	dc07      	bgt.n	8000b28 <__aeabi_f2iz+0x34>
 8000b18:	2096      	movs	r0, #150	; 0x96
 8000b1a:	1a82      	subs	r2, r0, r2
 8000b1c:	40d1      	lsrs	r1, r2
 8000b1e:	4248      	negs	r0, r1
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d1f3      	bne.n	8000b0c <__aeabi_f2iz+0x18>
 8000b24:	0008      	movs	r0, r1
 8000b26:	e7f1      	b.n	8000b0c <__aeabi_f2iz+0x18>
 8000b28:	3a96      	subs	r2, #150	; 0x96
 8000b2a:	4091      	lsls	r1, r2
 8000b2c:	e7f7      	b.n	8000b1e <__aeabi_f2iz+0x2a>
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	7fffffff 	.word	0x7fffffff

08000b34 <__aeabi_i2f>:
 8000b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b36:	2800      	cmp	r0, #0
 8000b38:	d013      	beq.n	8000b62 <__aeabi_i2f+0x2e>
 8000b3a:	17c3      	asrs	r3, r0, #31
 8000b3c:	18c6      	adds	r6, r0, r3
 8000b3e:	405e      	eors	r6, r3
 8000b40:	0fc4      	lsrs	r4, r0, #31
 8000b42:	0030      	movs	r0, r6
 8000b44:	f001 fefa 	bl	800293c <__clzsi2>
 8000b48:	239e      	movs	r3, #158	; 0x9e
 8000b4a:	0005      	movs	r5, r0
 8000b4c:	1a1b      	subs	r3, r3, r0
 8000b4e:	2b96      	cmp	r3, #150	; 0x96
 8000b50:	dc0f      	bgt.n	8000b72 <__aeabi_i2f+0x3e>
 8000b52:	2808      	cmp	r0, #8
 8000b54:	dd01      	ble.n	8000b5a <__aeabi_i2f+0x26>
 8000b56:	3d08      	subs	r5, #8
 8000b58:	40ae      	lsls	r6, r5
 8000b5a:	0276      	lsls	r6, r6, #9
 8000b5c:	0a76      	lsrs	r6, r6, #9
 8000b5e:	b2d8      	uxtb	r0, r3
 8000b60:	e002      	b.n	8000b68 <__aeabi_i2f+0x34>
 8000b62:	2400      	movs	r4, #0
 8000b64:	2000      	movs	r0, #0
 8000b66:	2600      	movs	r6, #0
 8000b68:	05c0      	lsls	r0, r0, #23
 8000b6a:	4330      	orrs	r0, r6
 8000b6c:	07e4      	lsls	r4, r4, #31
 8000b6e:	4320      	orrs	r0, r4
 8000b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b72:	2b99      	cmp	r3, #153	; 0x99
 8000b74:	dd0c      	ble.n	8000b90 <__aeabi_i2f+0x5c>
 8000b76:	2205      	movs	r2, #5
 8000b78:	0031      	movs	r1, r6
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	40d1      	lsrs	r1, r2
 8000b7e:	000a      	movs	r2, r1
 8000b80:	0001      	movs	r1, r0
 8000b82:	0030      	movs	r0, r6
 8000b84:	311b      	adds	r1, #27
 8000b86:	4088      	lsls	r0, r1
 8000b88:	1e41      	subs	r1, r0, #1
 8000b8a:	4188      	sbcs	r0, r1
 8000b8c:	4302      	orrs	r2, r0
 8000b8e:	0016      	movs	r6, r2
 8000b90:	2d05      	cmp	r5, #5
 8000b92:	dc12      	bgt.n	8000bba <__aeabi_i2f+0x86>
 8000b94:	0031      	movs	r1, r6
 8000b96:	4f0d      	ldr	r7, [pc, #52]	; (8000bcc <__aeabi_i2f+0x98>)
 8000b98:	4039      	ands	r1, r7
 8000b9a:	0772      	lsls	r2, r6, #29
 8000b9c:	d009      	beq.n	8000bb2 <__aeabi_i2f+0x7e>
 8000b9e:	200f      	movs	r0, #15
 8000ba0:	4030      	ands	r0, r6
 8000ba2:	2804      	cmp	r0, #4
 8000ba4:	d005      	beq.n	8000bb2 <__aeabi_i2f+0x7e>
 8000ba6:	3104      	adds	r1, #4
 8000ba8:	014a      	lsls	r2, r1, #5
 8000baa:	d502      	bpl.n	8000bb2 <__aeabi_i2f+0x7e>
 8000bac:	239f      	movs	r3, #159	; 0x9f
 8000bae:	4039      	ands	r1, r7
 8000bb0:	1b5b      	subs	r3, r3, r5
 8000bb2:	0189      	lsls	r1, r1, #6
 8000bb4:	0a4e      	lsrs	r6, r1, #9
 8000bb6:	b2d8      	uxtb	r0, r3
 8000bb8:	e7d6      	b.n	8000b68 <__aeabi_i2f+0x34>
 8000bba:	1f6a      	subs	r2, r5, #5
 8000bbc:	4096      	lsls	r6, r2
 8000bbe:	0031      	movs	r1, r6
 8000bc0:	4f02      	ldr	r7, [pc, #8]	; (8000bcc <__aeabi_i2f+0x98>)
 8000bc2:	4039      	ands	r1, r7
 8000bc4:	0772      	lsls	r2, r6, #29
 8000bc6:	d0f4      	beq.n	8000bb2 <__aeabi_i2f+0x7e>
 8000bc8:	e7e9      	b.n	8000b9e <__aeabi_i2f+0x6a>
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	fbffffff 	.word	0xfbffffff

08000bd0 <__aeabi_dadd>:
 8000bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bd2:	464f      	mov	r7, r9
 8000bd4:	4646      	mov	r6, r8
 8000bd6:	46d6      	mov	lr, sl
 8000bd8:	000d      	movs	r5, r1
 8000bda:	0004      	movs	r4, r0
 8000bdc:	b5c0      	push	{r6, r7, lr}
 8000bde:	001f      	movs	r7, r3
 8000be0:	0011      	movs	r1, r2
 8000be2:	0328      	lsls	r0, r5, #12
 8000be4:	0f62      	lsrs	r2, r4, #29
 8000be6:	0a40      	lsrs	r0, r0, #9
 8000be8:	4310      	orrs	r0, r2
 8000bea:	007a      	lsls	r2, r7, #1
 8000bec:	0d52      	lsrs	r2, r2, #21
 8000bee:	00e3      	lsls	r3, r4, #3
 8000bf0:	033c      	lsls	r4, r7, #12
 8000bf2:	4691      	mov	r9, r2
 8000bf4:	0a64      	lsrs	r4, r4, #9
 8000bf6:	0ffa      	lsrs	r2, r7, #31
 8000bf8:	0f4f      	lsrs	r7, r1, #29
 8000bfa:	006e      	lsls	r6, r5, #1
 8000bfc:	4327      	orrs	r7, r4
 8000bfe:	4692      	mov	sl, r2
 8000c00:	46b8      	mov	r8, r7
 8000c02:	0d76      	lsrs	r6, r6, #21
 8000c04:	0fed      	lsrs	r5, r5, #31
 8000c06:	00c9      	lsls	r1, r1, #3
 8000c08:	4295      	cmp	r5, r2
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dadd+0x3e>
 8000c0c:	e099      	b.n	8000d42 <__aeabi_dadd+0x172>
 8000c0e:	464c      	mov	r4, r9
 8000c10:	1b34      	subs	r4, r6, r4
 8000c12:	46a4      	mov	ip, r4
 8000c14:	2c00      	cmp	r4, #0
 8000c16:	dc00      	bgt.n	8000c1a <__aeabi_dadd+0x4a>
 8000c18:	e07c      	b.n	8000d14 <__aeabi_dadd+0x144>
 8000c1a:	464a      	mov	r2, r9
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x52>
 8000c20:	e0b8      	b.n	8000d94 <__aeabi_dadd+0x1c4>
 8000c22:	4ac5      	ldr	r2, [pc, #788]	; (8000f38 <__aeabi_dadd+0x368>)
 8000c24:	4296      	cmp	r6, r2
 8000c26:	d100      	bne.n	8000c2a <__aeabi_dadd+0x5a>
 8000c28:	e11c      	b.n	8000e64 <__aeabi_dadd+0x294>
 8000c2a:	2280      	movs	r2, #128	; 0x80
 8000c2c:	003c      	movs	r4, r7
 8000c2e:	0412      	lsls	r2, r2, #16
 8000c30:	4314      	orrs	r4, r2
 8000c32:	46a0      	mov	r8, r4
 8000c34:	4662      	mov	r2, ip
 8000c36:	2a38      	cmp	r2, #56	; 0x38
 8000c38:	dd00      	ble.n	8000c3c <__aeabi_dadd+0x6c>
 8000c3a:	e161      	b.n	8000f00 <__aeabi_dadd+0x330>
 8000c3c:	2a1f      	cmp	r2, #31
 8000c3e:	dd00      	ble.n	8000c42 <__aeabi_dadd+0x72>
 8000c40:	e1cc      	b.n	8000fdc <__aeabi_dadd+0x40c>
 8000c42:	4664      	mov	r4, ip
 8000c44:	2220      	movs	r2, #32
 8000c46:	1b12      	subs	r2, r2, r4
 8000c48:	4644      	mov	r4, r8
 8000c4a:	4094      	lsls	r4, r2
 8000c4c:	000f      	movs	r7, r1
 8000c4e:	46a1      	mov	r9, r4
 8000c50:	4664      	mov	r4, ip
 8000c52:	4091      	lsls	r1, r2
 8000c54:	40e7      	lsrs	r7, r4
 8000c56:	464c      	mov	r4, r9
 8000c58:	1e4a      	subs	r2, r1, #1
 8000c5a:	4191      	sbcs	r1, r2
 8000c5c:	433c      	orrs	r4, r7
 8000c5e:	4642      	mov	r2, r8
 8000c60:	4321      	orrs	r1, r4
 8000c62:	4664      	mov	r4, ip
 8000c64:	40e2      	lsrs	r2, r4
 8000c66:	1a80      	subs	r0, r0, r2
 8000c68:	1a5c      	subs	r4, r3, r1
 8000c6a:	42a3      	cmp	r3, r4
 8000c6c:	419b      	sbcs	r3, r3
 8000c6e:	425f      	negs	r7, r3
 8000c70:	1bc7      	subs	r7, r0, r7
 8000c72:	023b      	lsls	r3, r7, #8
 8000c74:	d400      	bmi.n	8000c78 <__aeabi_dadd+0xa8>
 8000c76:	e0d0      	b.n	8000e1a <__aeabi_dadd+0x24a>
 8000c78:	027f      	lsls	r7, r7, #9
 8000c7a:	0a7f      	lsrs	r7, r7, #9
 8000c7c:	2f00      	cmp	r7, #0
 8000c7e:	d100      	bne.n	8000c82 <__aeabi_dadd+0xb2>
 8000c80:	e0ff      	b.n	8000e82 <__aeabi_dadd+0x2b2>
 8000c82:	0038      	movs	r0, r7
 8000c84:	f001 fe5a 	bl	800293c <__clzsi2>
 8000c88:	0001      	movs	r1, r0
 8000c8a:	3908      	subs	r1, #8
 8000c8c:	2320      	movs	r3, #32
 8000c8e:	0022      	movs	r2, r4
 8000c90:	1a5b      	subs	r3, r3, r1
 8000c92:	408f      	lsls	r7, r1
 8000c94:	40da      	lsrs	r2, r3
 8000c96:	408c      	lsls	r4, r1
 8000c98:	4317      	orrs	r7, r2
 8000c9a:	42b1      	cmp	r1, r6
 8000c9c:	da00      	bge.n	8000ca0 <__aeabi_dadd+0xd0>
 8000c9e:	e0ff      	b.n	8000ea0 <__aeabi_dadd+0x2d0>
 8000ca0:	1b89      	subs	r1, r1, r6
 8000ca2:	1c4b      	adds	r3, r1, #1
 8000ca4:	2b1f      	cmp	r3, #31
 8000ca6:	dd00      	ble.n	8000caa <__aeabi_dadd+0xda>
 8000ca8:	e0a8      	b.n	8000dfc <__aeabi_dadd+0x22c>
 8000caa:	2220      	movs	r2, #32
 8000cac:	0039      	movs	r1, r7
 8000cae:	1ad2      	subs	r2, r2, r3
 8000cb0:	0020      	movs	r0, r4
 8000cb2:	4094      	lsls	r4, r2
 8000cb4:	4091      	lsls	r1, r2
 8000cb6:	40d8      	lsrs	r0, r3
 8000cb8:	1e62      	subs	r2, r4, #1
 8000cba:	4194      	sbcs	r4, r2
 8000cbc:	40df      	lsrs	r7, r3
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4301      	orrs	r1, r0
 8000cc2:	430c      	orrs	r4, r1
 8000cc4:	0763      	lsls	r3, r4, #29
 8000cc6:	d009      	beq.n	8000cdc <__aeabi_dadd+0x10c>
 8000cc8:	230f      	movs	r3, #15
 8000cca:	4023      	ands	r3, r4
 8000ccc:	2b04      	cmp	r3, #4
 8000cce:	d005      	beq.n	8000cdc <__aeabi_dadd+0x10c>
 8000cd0:	1d23      	adds	r3, r4, #4
 8000cd2:	42a3      	cmp	r3, r4
 8000cd4:	41a4      	sbcs	r4, r4
 8000cd6:	4264      	negs	r4, r4
 8000cd8:	193f      	adds	r7, r7, r4
 8000cda:	001c      	movs	r4, r3
 8000cdc:	023b      	lsls	r3, r7, #8
 8000cde:	d400      	bmi.n	8000ce2 <__aeabi_dadd+0x112>
 8000ce0:	e09e      	b.n	8000e20 <__aeabi_dadd+0x250>
 8000ce2:	4b95      	ldr	r3, [pc, #596]	; (8000f38 <__aeabi_dadd+0x368>)
 8000ce4:	3601      	adds	r6, #1
 8000ce6:	429e      	cmp	r6, r3
 8000ce8:	d100      	bne.n	8000cec <__aeabi_dadd+0x11c>
 8000cea:	e0b7      	b.n	8000e5c <__aeabi_dadd+0x28c>
 8000cec:	4a93      	ldr	r2, [pc, #588]	; (8000f3c <__aeabi_dadd+0x36c>)
 8000cee:	08e4      	lsrs	r4, r4, #3
 8000cf0:	4017      	ands	r7, r2
 8000cf2:	077b      	lsls	r3, r7, #29
 8000cf4:	0571      	lsls	r1, r6, #21
 8000cf6:	027f      	lsls	r7, r7, #9
 8000cf8:	4323      	orrs	r3, r4
 8000cfa:	0b3f      	lsrs	r7, r7, #12
 8000cfc:	0d4a      	lsrs	r2, r1, #21
 8000cfe:	0512      	lsls	r2, r2, #20
 8000d00:	433a      	orrs	r2, r7
 8000d02:	07ed      	lsls	r5, r5, #31
 8000d04:	432a      	orrs	r2, r5
 8000d06:	0018      	movs	r0, r3
 8000d08:	0011      	movs	r1, r2
 8000d0a:	bce0      	pop	{r5, r6, r7}
 8000d0c:	46ba      	mov	sl, r7
 8000d0e:	46b1      	mov	r9, r6
 8000d10:	46a8      	mov	r8, r5
 8000d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d14:	2c00      	cmp	r4, #0
 8000d16:	d04b      	beq.n	8000db0 <__aeabi_dadd+0x1e0>
 8000d18:	464c      	mov	r4, r9
 8000d1a:	1ba4      	subs	r4, r4, r6
 8000d1c:	46a4      	mov	ip, r4
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d000      	beq.n	8000d24 <__aeabi_dadd+0x154>
 8000d22:	e123      	b.n	8000f6c <__aeabi_dadd+0x39c>
 8000d24:	0004      	movs	r4, r0
 8000d26:	431c      	orrs	r4, r3
 8000d28:	d100      	bne.n	8000d2c <__aeabi_dadd+0x15c>
 8000d2a:	e1af      	b.n	800108c <__aeabi_dadd+0x4bc>
 8000d2c:	4662      	mov	r2, ip
 8000d2e:	1e54      	subs	r4, r2, #1
 8000d30:	2a01      	cmp	r2, #1
 8000d32:	d100      	bne.n	8000d36 <__aeabi_dadd+0x166>
 8000d34:	e215      	b.n	8001162 <__aeabi_dadd+0x592>
 8000d36:	4d80      	ldr	r5, [pc, #512]	; (8000f38 <__aeabi_dadd+0x368>)
 8000d38:	45ac      	cmp	ip, r5
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_dadd+0x16e>
 8000d3c:	e1c8      	b.n	80010d0 <__aeabi_dadd+0x500>
 8000d3e:	46a4      	mov	ip, r4
 8000d40:	e11b      	b.n	8000f7a <__aeabi_dadd+0x3aa>
 8000d42:	464a      	mov	r2, r9
 8000d44:	1ab2      	subs	r2, r6, r2
 8000d46:	4694      	mov	ip, r2
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	dc00      	bgt.n	8000d4e <__aeabi_dadd+0x17e>
 8000d4c:	e0ac      	b.n	8000ea8 <__aeabi_dadd+0x2d8>
 8000d4e:	464a      	mov	r2, r9
 8000d50:	2a00      	cmp	r2, #0
 8000d52:	d043      	beq.n	8000ddc <__aeabi_dadd+0x20c>
 8000d54:	4a78      	ldr	r2, [pc, #480]	; (8000f38 <__aeabi_dadd+0x368>)
 8000d56:	4296      	cmp	r6, r2
 8000d58:	d100      	bne.n	8000d5c <__aeabi_dadd+0x18c>
 8000d5a:	e1af      	b.n	80010bc <__aeabi_dadd+0x4ec>
 8000d5c:	2280      	movs	r2, #128	; 0x80
 8000d5e:	003c      	movs	r4, r7
 8000d60:	0412      	lsls	r2, r2, #16
 8000d62:	4314      	orrs	r4, r2
 8000d64:	46a0      	mov	r8, r4
 8000d66:	4662      	mov	r2, ip
 8000d68:	2a38      	cmp	r2, #56	; 0x38
 8000d6a:	dc67      	bgt.n	8000e3c <__aeabi_dadd+0x26c>
 8000d6c:	2a1f      	cmp	r2, #31
 8000d6e:	dc00      	bgt.n	8000d72 <__aeabi_dadd+0x1a2>
 8000d70:	e15f      	b.n	8001032 <__aeabi_dadd+0x462>
 8000d72:	4647      	mov	r7, r8
 8000d74:	3a20      	subs	r2, #32
 8000d76:	40d7      	lsrs	r7, r2
 8000d78:	4662      	mov	r2, ip
 8000d7a:	2a20      	cmp	r2, #32
 8000d7c:	d005      	beq.n	8000d8a <__aeabi_dadd+0x1ba>
 8000d7e:	4664      	mov	r4, ip
 8000d80:	2240      	movs	r2, #64	; 0x40
 8000d82:	1b12      	subs	r2, r2, r4
 8000d84:	4644      	mov	r4, r8
 8000d86:	4094      	lsls	r4, r2
 8000d88:	4321      	orrs	r1, r4
 8000d8a:	1e4a      	subs	r2, r1, #1
 8000d8c:	4191      	sbcs	r1, r2
 8000d8e:	000c      	movs	r4, r1
 8000d90:	433c      	orrs	r4, r7
 8000d92:	e057      	b.n	8000e44 <__aeabi_dadd+0x274>
 8000d94:	003a      	movs	r2, r7
 8000d96:	430a      	orrs	r2, r1
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dadd+0x1cc>
 8000d9a:	e105      	b.n	8000fa8 <__aeabi_dadd+0x3d8>
 8000d9c:	0022      	movs	r2, r4
 8000d9e:	3a01      	subs	r2, #1
 8000da0:	2c01      	cmp	r4, #1
 8000da2:	d100      	bne.n	8000da6 <__aeabi_dadd+0x1d6>
 8000da4:	e182      	b.n	80010ac <__aeabi_dadd+0x4dc>
 8000da6:	4c64      	ldr	r4, [pc, #400]	; (8000f38 <__aeabi_dadd+0x368>)
 8000da8:	45a4      	cmp	ip, r4
 8000daa:	d05b      	beq.n	8000e64 <__aeabi_dadd+0x294>
 8000dac:	4694      	mov	ip, r2
 8000dae:	e741      	b.n	8000c34 <__aeabi_dadd+0x64>
 8000db0:	4c63      	ldr	r4, [pc, #396]	; (8000f40 <__aeabi_dadd+0x370>)
 8000db2:	1c77      	adds	r7, r6, #1
 8000db4:	4227      	tst	r7, r4
 8000db6:	d000      	beq.n	8000dba <__aeabi_dadd+0x1ea>
 8000db8:	e0c4      	b.n	8000f44 <__aeabi_dadd+0x374>
 8000dba:	0004      	movs	r4, r0
 8000dbc:	431c      	orrs	r4, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d000      	beq.n	8000dc4 <__aeabi_dadd+0x1f4>
 8000dc2:	e169      	b.n	8001098 <__aeabi_dadd+0x4c8>
 8000dc4:	2c00      	cmp	r4, #0
 8000dc6:	d100      	bne.n	8000dca <__aeabi_dadd+0x1fa>
 8000dc8:	e1bf      	b.n	800114a <__aeabi_dadd+0x57a>
 8000dca:	4644      	mov	r4, r8
 8000dcc:	430c      	orrs	r4, r1
 8000dce:	d000      	beq.n	8000dd2 <__aeabi_dadd+0x202>
 8000dd0:	e1d0      	b.n	8001174 <__aeabi_dadd+0x5a4>
 8000dd2:	0742      	lsls	r2, r0, #29
 8000dd4:	08db      	lsrs	r3, r3, #3
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	08c0      	lsrs	r0, r0, #3
 8000dda:	e029      	b.n	8000e30 <__aeabi_dadd+0x260>
 8000ddc:	003a      	movs	r2, r7
 8000dde:	430a      	orrs	r2, r1
 8000de0:	d100      	bne.n	8000de4 <__aeabi_dadd+0x214>
 8000de2:	e170      	b.n	80010c6 <__aeabi_dadd+0x4f6>
 8000de4:	4662      	mov	r2, ip
 8000de6:	4664      	mov	r4, ip
 8000de8:	3a01      	subs	r2, #1
 8000dea:	2c01      	cmp	r4, #1
 8000dec:	d100      	bne.n	8000df0 <__aeabi_dadd+0x220>
 8000dee:	e0e0      	b.n	8000fb2 <__aeabi_dadd+0x3e2>
 8000df0:	4c51      	ldr	r4, [pc, #324]	; (8000f38 <__aeabi_dadd+0x368>)
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d100      	bne.n	8000df8 <__aeabi_dadd+0x228>
 8000df6:	e161      	b.n	80010bc <__aeabi_dadd+0x4ec>
 8000df8:	4694      	mov	ip, r2
 8000dfa:	e7b4      	b.n	8000d66 <__aeabi_dadd+0x196>
 8000dfc:	003a      	movs	r2, r7
 8000dfe:	391f      	subs	r1, #31
 8000e00:	40ca      	lsrs	r2, r1
 8000e02:	0011      	movs	r1, r2
 8000e04:	2b20      	cmp	r3, #32
 8000e06:	d003      	beq.n	8000e10 <__aeabi_dadd+0x240>
 8000e08:	2240      	movs	r2, #64	; 0x40
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	409f      	lsls	r7, r3
 8000e0e:	433c      	orrs	r4, r7
 8000e10:	1e63      	subs	r3, r4, #1
 8000e12:	419c      	sbcs	r4, r3
 8000e14:	2700      	movs	r7, #0
 8000e16:	2600      	movs	r6, #0
 8000e18:	430c      	orrs	r4, r1
 8000e1a:	0763      	lsls	r3, r4, #29
 8000e1c:	d000      	beq.n	8000e20 <__aeabi_dadd+0x250>
 8000e1e:	e753      	b.n	8000cc8 <__aeabi_dadd+0xf8>
 8000e20:	46b4      	mov	ip, r6
 8000e22:	08e4      	lsrs	r4, r4, #3
 8000e24:	077b      	lsls	r3, r7, #29
 8000e26:	4323      	orrs	r3, r4
 8000e28:	08f8      	lsrs	r0, r7, #3
 8000e2a:	4a43      	ldr	r2, [pc, #268]	; (8000f38 <__aeabi_dadd+0x368>)
 8000e2c:	4594      	cmp	ip, r2
 8000e2e:	d01d      	beq.n	8000e6c <__aeabi_dadd+0x29c>
 8000e30:	4662      	mov	r2, ip
 8000e32:	0307      	lsls	r7, r0, #12
 8000e34:	0552      	lsls	r2, r2, #21
 8000e36:	0b3f      	lsrs	r7, r7, #12
 8000e38:	0d52      	lsrs	r2, r2, #21
 8000e3a:	e760      	b.n	8000cfe <__aeabi_dadd+0x12e>
 8000e3c:	4644      	mov	r4, r8
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	1e62      	subs	r2, r4, #1
 8000e42:	4194      	sbcs	r4, r2
 8000e44:	18e4      	adds	r4, r4, r3
 8000e46:	429c      	cmp	r4, r3
 8000e48:	419b      	sbcs	r3, r3
 8000e4a:	425f      	negs	r7, r3
 8000e4c:	183f      	adds	r7, r7, r0
 8000e4e:	023b      	lsls	r3, r7, #8
 8000e50:	d5e3      	bpl.n	8000e1a <__aeabi_dadd+0x24a>
 8000e52:	4b39      	ldr	r3, [pc, #228]	; (8000f38 <__aeabi_dadd+0x368>)
 8000e54:	3601      	adds	r6, #1
 8000e56:	429e      	cmp	r6, r3
 8000e58:	d000      	beq.n	8000e5c <__aeabi_dadd+0x28c>
 8000e5a:	e0b5      	b.n	8000fc8 <__aeabi_dadd+0x3f8>
 8000e5c:	0032      	movs	r2, r6
 8000e5e:	2700      	movs	r7, #0
 8000e60:	2300      	movs	r3, #0
 8000e62:	e74c      	b.n	8000cfe <__aeabi_dadd+0x12e>
 8000e64:	0742      	lsls	r2, r0, #29
 8000e66:	08db      	lsrs	r3, r3, #3
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	08c0      	lsrs	r0, r0, #3
 8000e6c:	001a      	movs	r2, r3
 8000e6e:	4302      	orrs	r2, r0
 8000e70:	d100      	bne.n	8000e74 <__aeabi_dadd+0x2a4>
 8000e72:	e1e1      	b.n	8001238 <__aeabi_dadd+0x668>
 8000e74:	2780      	movs	r7, #128	; 0x80
 8000e76:	033f      	lsls	r7, r7, #12
 8000e78:	4307      	orrs	r7, r0
 8000e7a:	033f      	lsls	r7, r7, #12
 8000e7c:	4a2e      	ldr	r2, [pc, #184]	; (8000f38 <__aeabi_dadd+0x368>)
 8000e7e:	0b3f      	lsrs	r7, r7, #12
 8000e80:	e73d      	b.n	8000cfe <__aeabi_dadd+0x12e>
 8000e82:	0020      	movs	r0, r4
 8000e84:	f001 fd5a 	bl	800293c <__clzsi2>
 8000e88:	0001      	movs	r1, r0
 8000e8a:	3118      	adds	r1, #24
 8000e8c:	291f      	cmp	r1, #31
 8000e8e:	dc00      	bgt.n	8000e92 <__aeabi_dadd+0x2c2>
 8000e90:	e6fc      	b.n	8000c8c <__aeabi_dadd+0xbc>
 8000e92:	3808      	subs	r0, #8
 8000e94:	4084      	lsls	r4, r0
 8000e96:	0027      	movs	r7, r4
 8000e98:	2400      	movs	r4, #0
 8000e9a:	42b1      	cmp	r1, r6
 8000e9c:	db00      	blt.n	8000ea0 <__aeabi_dadd+0x2d0>
 8000e9e:	e6ff      	b.n	8000ca0 <__aeabi_dadd+0xd0>
 8000ea0:	4a26      	ldr	r2, [pc, #152]	; (8000f3c <__aeabi_dadd+0x36c>)
 8000ea2:	1a76      	subs	r6, r6, r1
 8000ea4:	4017      	ands	r7, r2
 8000ea6:	e70d      	b.n	8000cc4 <__aeabi_dadd+0xf4>
 8000ea8:	2a00      	cmp	r2, #0
 8000eaa:	d02f      	beq.n	8000f0c <__aeabi_dadd+0x33c>
 8000eac:	464a      	mov	r2, r9
 8000eae:	1b92      	subs	r2, r2, r6
 8000eb0:	4694      	mov	ip, r2
 8000eb2:	2e00      	cmp	r6, #0
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_dadd+0x2e8>
 8000eb6:	e0ad      	b.n	8001014 <__aeabi_dadd+0x444>
 8000eb8:	4a1f      	ldr	r2, [pc, #124]	; (8000f38 <__aeabi_dadd+0x368>)
 8000eba:	4591      	cmp	r9, r2
 8000ebc:	d100      	bne.n	8000ec0 <__aeabi_dadd+0x2f0>
 8000ebe:	e10f      	b.n	80010e0 <__aeabi_dadd+0x510>
 8000ec0:	2280      	movs	r2, #128	; 0x80
 8000ec2:	0412      	lsls	r2, r2, #16
 8000ec4:	4310      	orrs	r0, r2
 8000ec6:	4662      	mov	r2, ip
 8000ec8:	2a38      	cmp	r2, #56	; 0x38
 8000eca:	dd00      	ble.n	8000ece <__aeabi_dadd+0x2fe>
 8000ecc:	e10f      	b.n	80010ee <__aeabi_dadd+0x51e>
 8000ece:	2a1f      	cmp	r2, #31
 8000ed0:	dd00      	ble.n	8000ed4 <__aeabi_dadd+0x304>
 8000ed2:	e180      	b.n	80011d6 <__aeabi_dadd+0x606>
 8000ed4:	4664      	mov	r4, ip
 8000ed6:	2220      	movs	r2, #32
 8000ed8:	001e      	movs	r6, r3
 8000eda:	1b12      	subs	r2, r2, r4
 8000edc:	4667      	mov	r7, ip
 8000ede:	0004      	movs	r4, r0
 8000ee0:	4093      	lsls	r3, r2
 8000ee2:	4094      	lsls	r4, r2
 8000ee4:	40fe      	lsrs	r6, r7
 8000ee6:	1e5a      	subs	r2, r3, #1
 8000ee8:	4193      	sbcs	r3, r2
 8000eea:	40f8      	lsrs	r0, r7
 8000eec:	4334      	orrs	r4, r6
 8000eee:	431c      	orrs	r4, r3
 8000ef0:	4480      	add	r8, r0
 8000ef2:	1864      	adds	r4, r4, r1
 8000ef4:	428c      	cmp	r4, r1
 8000ef6:	41bf      	sbcs	r7, r7
 8000ef8:	427f      	negs	r7, r7
 8000efa:	464e      	mov	r6, r9
 8000efc:	4447      	add	r7, r8
 8000efe:	e7a6      	b.n	8000e4e <__aeabi_dadd+0x27e>
 8000f00:	4642      	mov	r2, r8
 8000f02:	430a      	orrs	r2, r1
 8000f04:	0011      	movs	r1, r2
 8000f06:	1e4a      	subs	r2, r1, #1
 8000f08:	4191      	sbcs	r1, r2
 8000f0a:	e6ad      	b.n	8000c68 <__aeabi_dadd+0x98>
 8000f0c:	4c0c      	ldr	r4, [pc, #48]	; (8000f40 <__aeabi_dadd+0x370>)
 8000f0e:	1c72      	adds	r2, r6, #1
 8000f10:	4222      	tst	r2, r4
 8000f12:	d000      	beq.n	8000f16 <__aeabi_dadd+0x346>
 8000f14:	e0a1      	b.n	800105a <__aeabi_dadd+0x48a>
 8000f16:	0002      	movs	r2, r0
 8000f18:	431a      	orrs	r2, r3
 8000f1a:	2e00      	cmp	r6, #0
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_dadd+0x350>
 8000f1e:	e0fa      	b.n	8001116 <__aeabi_dadd+0x546>
 8000f20:	2a00      	cmp	r2, #0
 8000f22:	d100      	bne.n	8000f26 <__aeabi_dadd+0x356>
 8000f24:	e145      	b.n	80011b2 <__aeabi_dadd+0x5e2>
 8000f26:	003a      	movs	r2, r7
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	d000      	beq.n	8000f2e <__aeabi_dadd+0x35e>
 8000f2c:	e146      	b.n	80011bc <__aeabi_dadd+0x5ec>
 8000f2e:	0742      	lsls	r2, r0, #29
 8000f30:	08db      	lsrs	r3, r3, #3
 8000f32:	4313      	orrs	r3, r2
 8000f34:	08c0      	lsrs	r0, r0, #3
 8000f36:	e77b      	b.n	8000e30 <__aeabi_dadd+0x260>
 8000f38:	000007ff 	.word	0x000007ff
 8000f3c:	ff7fffff 	.word	0xff7fffff
 8000f40:	000007fe 	.word	0x000007fe
 8000f44:	4647      	mov	r7, r8
 8000f46:	1a5c      	subs	r4, r3, r1
 8000f48:	1bc2      	subs	r2, r0, r7
 8000f4a:	42a3      	cmp	r3, r4
 8000f4c:	41bf      	sbcs	r7, r7
 8000f4e:	427f      	negs	r7, r7
 8000f50:	46b9      	mov	r9, r7
 8000f52:	0017      	movs	r7, r2
 8000f54:	464a      	mov	r2, r9
 8000f56:	1abf      	subs	r7, r7, r2
 8000f58:	023a      	lsls	r2, r7, #8
 8000f5a:	d500      	bpl.n	8000f5e <__aeabi_dadd+0x38e>
 8000f5c:	e08d      	b.n	800107a <__aeabi_dadd+0x4aa>
 8000f5e:	0023      	movs	r3, r4
 8000f60:	433b      	orrs	r3, r7
 8000f62:	d000      	beq.n	8000f66 <__aeabi_dadd+0x396>
 8000f64:	e68a      	b.n	8000c7c <__aeabi_dadd+0xac>
 8000f66:	2000      	movs	r0, #0
 8000f68:	2500      	movs	r5, #0
 8000f6a:	e761      	b.n	8000e30 <__aeabi_dadd+0x260>
 8000f6c:	4cb4      	ldr	r4, [pc, #720]	; (8001240 <__aeabi_dadd+0x670>)
 8000f6e:	45a1      	cmp	r9, r4
 8000f70:	d100      	bne.n	8000f74 <__aeabi_dadd+0x3a4>
 8000f72:	e0ad      	b.n	80010d0 <__aeabi_dadd+0x500>
 8000f74:	2480      	movs	r4, #128	; 0x80
 8000f76:	0424      	lsls	r4, r4, #16
 8000f78:	4320      	orrs	r0, r4
 8000f7a:	4664      	mov	r4, ip
 8000f7c:	2c38      	cmp	r4, #56	; 0x38
 8000f7e:	dc3d      	bgt.n	8000ffc <__aeabi_dadd+0x42c>
 8000f80:	4662      	mov	r2, ip
 8000f82:	2c1f      	cmp	r4, #31
 8000f84:	dd00      	ble.n	8000f88 <__aeabi_dadd+0x3b8>
 8000f86:	e0b7      	b.n	80010f8 <__aeabi_dadd+0x528>
 8000f88:	2520      	movs	r5, #32
 8000f8a:	001e      	movs	r6, r3
 8000f8c:	1b2d      	subs	r5, r5, r4
 8000f8e:	0004      	movs	r4, r0
 8000f90:	40ab      	lsls	r3, r5
 8000f92:	40ac      	lsls	r4, r5
 8000f94:	40d6      	lsrs	r6, r2
 8000f96:	40d0      	lsrs	r0, r2
 8000f98:	4642      	mov	r2, r8
 8000f9a:	1e5d      	subs	r5, r3, #1
 8000f9c:	41ab      	sbcs	r3, r5
 8000f9e:	4334      	orrs	r4, r6
 8000fa0:	1a12      	subs	r2, r2, r0
 8000fa2:	4690      	mov	r8, r2
 8000fa4:	4323      	orrs	r3, r4
 8000fa6:	e02c      	b.n	8001002 <__aeabi_dadd+0x432>
 8000fa8:	0742      	lsls	r2, r0, #29
 8000faa:	08db      	lsrs	r3, r3, #3
 8000fac:	4313      	orrs	r3, r2
 8000fae:	08c0      	lsrs	r0, r0, #3
 8000fb0:	e73b      	b.n	8000e2a <__aeabi_dadd+0x25a>
 8000fb2:	185c      	adds	r4, r3, r1
 8000fb4:	429c      	cmp	r4, r3
 8000fb6:	419b      	sbcs	r3, r3
 8000fb8:	4440      	add	r0, r8
 8000fba:	425b      	negs	r3, r3
 8000fbc:	18c7      	adds	r7, r0, r3
 8000fbe:	2601      	movs	r6, #1
 8000fc0:	023b      	lsls	r3, r7, #8
 8000fc2:	d400      	bmi.n	8000fc6 <__aeabi_dadd+0x3f6>
 8000fc4:	e729      	b.n	8000e1a <__aeabi_dadd+0x24a>
 8000fc6:	2602      	movs	r6, #2
 8000fc8:	4a9e      	ldr	r2, [pc, #632]	; (8001244 <__aeabi_dadd+0x674>)
 8000fca:	0863      	lsrs	r3, r4, #1
 8000fcc:	4017      	ands	r7, r2
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4014      	ands	r4, r2
 8000fd2:	431c      	orrs	r4, r3
 8000fd4:	07fb      	lsls	r3, r7, #31
 8000fd6:	431c      	orrs	r4, r3
 8000fd8:	087f      	lsrs	r7, r7, #1
 8000fda:	e673      	b.n	8000cc4 <__aeabi_dadd+0xf4>
 8000fdc:	4644      	mov	r4, r8
 8000fde:	3a20      	subs	r2, #32
 8000fe0:	40d4      	lsrs	r4, r2
 8000fe2:	4662      	mov	r2, ip
 8000fe4:	2a20      	cmp	r2, #32
 8000fe6:	d005      	beq.n	8000ff4 <__aeabi_dadd+0x424>
 8000fe8:	4667      	mov	r7, ip
 8000fea:	2240      	movs	r2, #64	; 0x40
 8000fec:	1bd2      	subs	r2, r2, r7
 8000fee:	4647      	mov	r7, r8
 8000ff0:	4097      	lsls	r7, r2
 8000ff2:	4339      	orrs	r1, r7
 8000ff4:	1e4a      	subs	r2, r1, #1
 8000ff6:	4191      	sbcs	r1, r2
 8000ff8:	4321      	orrs	r1, r4
 8000ffa:	e635      	b.n	8000c68 <__aeabi_dadd+0x98>
 8000ffc:	4303      	orrs	r3, r0
 8000ffe:	1e58      	subs	r0, r3, #1
 8001000:	4183      	sbcs	r3, r0
 8001002:	1acc      	subs	r4, r1, r3
 8001004:	42a1      	cmp	r1, r4
 8001006:	41bf      	sbcs	r7, r7
 8001008:	4643      	mov	r3, r8
 800100a:	427f      	negs	r7, r7
 800100c:	4655      	mov	r5, sl
 800100e:	464e      	mov	r6, r9
 8001010:	1bdf      	subs	r7, r3, r7
 8001012:	e62e      	b.n	8000c72 <__aeabi_dadd+0xa2>
 8001014:	0002      	movs	r2, r0
 8001016:	431a      	orrs	r2, r3
 8001018:	d100      	bne.n	800101c <__aeabi_dadd+0x44c>
 800101a:	e0bd      	b.n	8001198 <__aeabi_dadd+0x5c8>
 800101c:	4662      	mov	r2, ip
 800101e:	4664      	mov	r4, ip
 8001020:	3a01      	subs	r2, #1
 8001022:	2c01      	cmp	r4, #1
 8001024:	d100      	bne.n	8001028 <__aeabi_dadd+0x458>
 8001026:	e0e5      	b.n	80011f4 <__aeabi_dadd+0x624>
 8001028:	4c85      	ldr	r4, [pc, #532]	; (8001240 <__aeabi_dadd+0x670>)
 800102a:	45a4      	cmp	ip, r4
 800102c:	d058      	beq.n	80010e0 <__aeabi_dadd+0x510>
 800102e:	4694      	mov	ip, r2
 8001030:	e749      	b.n	8000ec6 <__aeabi_dadd+0x2f6>
 8001032:	4664      	mov	r4, ip
 8001034:	2220      	movs	r2, #32
 8001036:	1b12      	subs	r2, r2, r4
 8001038:	4644      	mov	r4, r8
 800103a:	4094      	lsls	r4, r2
 800103c:	000f      	movs	r7, r1
 800103e:	46a1      	mov	r9, r4
 8001040:	4664      	mov	r4, ip
 8001042:	4091      	lsls	r1, r2
 8001044:	40e7      	lsrs	r7, r4
 8001046:	464c      	mov	r4, r9
 8001048:	1e4a      	subs	r2, r1, #1
 800104a:	4191      	sbcs	r1, r2
 800104c:	433c      	orrs	r4, r7
 800104e:	4642      	mov	r2, r8
 8001050:	430c      	orrs	r4, r1
 8001052:	4661      	mov	r1, ip
 8001054:	40ca      	lsrs	r2, r1
 8001056:	1880      	adds	r0, r0, r2
 8001058:	e6f4      	b.n	8000e44 <__aeabi_dadd+0x274>
 800105a:	4c79      	ldr	r4, [pc, #484]	; (8001240 <__aeabi_dadd+0x670>)
 800105c:	42a2      	cmp	r2, r4
 800105e:	d100      	bne.n	8001062 <__aeabi_dadd+0x492>
 8001060:	e6fd      	b.n	8000e5e <__aeabi_dadd+0x28e>
 8001062:	1859      	adds	r1, r3, r1
 8001064:	4299      	cmp	r1, r3
 8001066:	419b      	sbcs	r3, r3
 8001068:	4440      	add	r0, r8
 800106a:	425f      	negs	r7, r3
 800106c:	19c7      	adds	r7, r0, r7
 800106e:	07fc      	lsls	r4, r7, #31
 8001070:	0849      	lsrs	r1, r1, #1
 8001072:	0016      	movs	r6, r2
 8001074:	430c      	orrs	r4, r1
 8001076:	087f      	lsrs	r7, r7, #1
 8001078:	e6cf      	b.n	8000e1a <__aeabi_dadd+0x24a>
 800107a:	1acc      	subs	r4, r1, r3
 800107c:	42a1      	cmp	r1, r4
 800107e:	41bf      	sbcs	r7, r7
 8001080:	4643      	mov	r3, r8
 8001082:	427f      	negs	r7, r7
 8001084:	1a18      	subs	r0, r3, r0
 8001086:	4655      	mov	r5, sl
 8001088:	1bc7      	subs	r7, r0, r7
 800108a:	e5f7      	b.n	8000c7c <__aeabi_dadd+0xac>
 800108c:	08c9      	lsrs	r1, r1, #3
 800108e:	077b      	lsls	r3, r7, #29
 8001090:	4655      	mov	r5, sl
 8001092:	430b      	orrs	r3, r1
 8001094:	08f8      	lsrs	r0, r7, #3
 8001096:	e6c8      	b.n	8000e2a <__aeabi_dadd+0x25a>
 8001098:	2c00      	cmp	r4, #0
 800109a:	d000      	beq.n	800109e <__aeabi_dadd+0x4ce>
 800109c:	e081      	b.n	80011a2 <__aeabi_dadd+0x5d2>
 800109e:	4643      	mov	r3, r8
 80010a0:	430b      	orrs	r3, r1
 80010a2:	d115      	bne.n	80010d0 <__aeabi_dadd+0x500>
 80010a4:	2080      	movs	r0, #128	; 0x80
 80010a6:	2500      	movs	r5, #0
 80010a8:	0300      	lsls	r0, r0, #12
 80010aa:	e6e3      	b.n	8000e74 <__aeabi_dadd+0x2a4>
 80010ac:	1a5c      	subs	r4, r3, r1
 80010ae:	42a3      	cmp	r3, r4
 80010b0:	419b      	sbcs	r3, r3
 80010b2:	1bc7      	subs	r7, r0, r7
 80010b4:	425b      	negs	r3, r3
 80010b6:	2601      	movs	r6, #1
 80010b8:	1aff      	subs	r7, r7, r3
 80010ba:	e5da      	b.n	8000c72 <__aeabi_dadd+0xa2>
 80010bc:	0742      	lsls	r2, r0, #29
 80010be:	08db      	lsrs	r3, r3, #3
 80010c0:	4313      	orrs	r3, r2
 80010c2:	08c0      	lsrs	r0, r0, #3
 80010c4:	e6d2      	b.n	8000e6c <__aeabi_dadd+0x29c>
 80010c6:	0742      	lsls	r2, r0, #29
 80010c8:	08db      	lsrs	r3, r3, #3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	08c0      	lsrs	r0, r0, #3
 80010ce:	e6ac      	b.n	8000e2a <__aeabi_dadd+0x25a>
 80010d0:	4643      	mov	r3, r8
 80010d2:	4642      	mov	r2, r8
 80010d4:	08c9      	lsrs	r1, r1, #3
 80010d6:	075b      	lsls	r3, r3, #29
 80010d8:	4655      	mov	r5, sl
 80010da:	430b      	orrs	r3, r1
 80010dc:	08d0      	lsrs	r0, r2, #3
 80010de:	e6c5      	b.n	8000e6c <__aeabi_dadd+0x29c>
 80010e0:	4643      	mov	r3, r8
 80010e2:	4642      	mov	r2, r8
 80010e4:	075b      	lsls	r3, r3, #29
 80010e6:	08c9      	lsrs	r1, r1, #3
 80010e8:	430b      	orrs	r3, r1
 80010ea:	08d0      	lsrs	r0, r2, #3
 80010ec:	e6be      	b.n	8000e6c <__aeabi_dadd+0x29c>
 80010ee:	4303      	orrs	r3, r0
 80010f0:	001c      	movs	r4, r3
 80010f2:	1e63      	subs	r3, r4, #1
 80010f4:	419c      	sbcs	r4, r3
 80010f6:	e6fc      	b.n	8000ef2 <__aeabi_dadd+0x322>
 80010f8:	0002      	movs	r2, r0
 80010fa:	3c20      	subs	r4, #32
 80010fc:	40e2      	lsrs	r2, r4
 80010fe:	0014      	movs	r4, r2
 8001100:	4662      	mov	r2, ip
 8001102:	2a20      	cmp	r2, #32
 8001104:	d003      	beq.n	800110e <__aeabi_dadd+0x53e>
 8001106:	2540      	movs	r5, #64	; 0x40
 8001108:	1aad      	subs	r5, r5, r2
 800110a:	40a8      	lsls	r0, r5
 800110c:	4303      	orrs	r3, r0
 800110e:	1e58      	subs	r0, r3, #1
 8001110:	4183      	sbcs	r3, r0
 8001112:	4323      	orrs	r3, r4
 8001114:	e775      	b.n	8001002 <__aeabi_dadd+0x432>
 8001116:	2a00      	cmp	r2, #0
 8001118:	d0e2      	beq.n	80010e0 <__aeabi_dadd+0x510>
 800111a:	003a      	movs	r2, r7
 800111c:	430a      	orrs	r2, r1
 800111e:	d0cd      	beq.n	80010bc <__aeabi_dadd+0x4ec>
 8001120:	0742      	lsls	r2, r0, #29
 8001122:	08db      	lsrs	r3, r3, #3
 8001124:	4313      	orrs	r3, r2
 8001126:	2280      	movs	r2, #128	; 0x80
 8001128:	08c0      	lsrs	r0, r0, #3
 800112a:	0312      	lsls	r2, r2, #12
 800112c:	4210      	tst	r0, r2
 800112e:	d006      	beq.n	800113e <__aeabi_dadd+0x56e>
 8001130:	08fc      	lsrs	r4, r7, #3
 8001132:	4214      	tst	r4, r2
 8001134:	d103      	bne.n	800113e <__aeabi_dadd+0x56e>
 8001136:	0020      	movs	r0, r4
 8001138:	08cb      	lsrs	r3, r1, #3
 800113a:	077a      	lsls	r2, r7, #29
 800113c:	4313      	orrs	r3, r2
 800113e:	0f5a      	lsrs	r2, r3, #29
 8001140:	00db      	lsls	r3, r3, #3
 8001142:	0752      	lsls	r2, r2, #29
 8001144:	08db      	lsrs	r3, r3, #3
 8001146:	4313      	orrs	r3, r2
 8001148:	e690      	b.n	8000e6c <__aeabi_dadd+0x29c>
 800114a:	4643      	mov	r3, r8
 800114c:	430b      	orrs	r3, r1
 800114e:	d100      	bne.n	8001152 <__aeabi_dadd+0x582>
 8001150:	e709      	b.n	8000f66 <__aeabi_dadd+0x396>
 8001152:	4643      	mov	r3, r8
 8001154:	4642      	mov	r2, r8
 8001156:	08c9      	lsrs	r1, r1, #3
 8001158:	075b      	lsls	r3, r3, #29
 800115a:	4655      	mov	r5, sl
 800115c:	430b      	orrs	r3, r1
 800115e:	08d0      	lsrs	r0, r2, #3
 8001160:	e666      	b.n	8000e30 <__aeabi_dadd+0x260>
 8001162:	1acc      	subs	r4, r1, r3
 8001164:	42a1      	cmp	r1, r4
 8001166:	4189      	sbcs	r1, r1
 8001168:	1a3f      	subs	r7, r7, r0
 800116a:	4249      	negs	r1, r1
 800116c:	4655      	mov	r5, sl
 800116e:	2601      	movs	r6, #1
 8001170:	1a7f      	subs	r7, r7, r1
 8001172:	e57e      	b.n	8000c72 <__aeabi_dadd+0xa2>
 8001174:	4642      	mov	r2, r8
 8001176:	1a5c      	subs	r4, r3, r1
 8001178:	1a87      	subs	r7, r0, r2
 800117a:	42a3      	cmp	r3, r4
 800117c:	4192      	sbcs	r2, r2
 800117e:	4252      	negs	r2, r2
 8001180:	1abf      	subs	r7, r7, r2
 8001182:	023a      	lsls	r2, r7, #8
 8001184:	d53d      	bpl.n	8001202 <__aeabi_dadd+0x632>
 8001186:	1acc      	subs	r4, r1, r3
 8001188:	42a1      	cmp	r1, r4
 800118a:	4189      	sbcs	r1, r1
 800118c:	4643      	mov	r3, r8
 800118e:	4249      	negs	r1, r1
 8001190:	1a1f      	subs	r7, r3, r0
 8001192:	4655      	mov	r5, sl
 8001194:	1a7f      	subs	r7, r7, r1
 8001196:	e595      	b.n	8000cc4 <__aeabi_dadd+0xf4>
 8001198:	077b      	lsls	r3, r7, #29
 800119a:	08c9      	lsrs	r1, r1, #3
 800119c:	430b      	orrs	r3, r1
 800119e:	08f8      	lsrs	r0, r7, #3
 80011a0:	e643      	b.n	8000e2a <__aeabi_dadd+0x25a>
 80011a2:	4644      	mov	r4, r8
 80011a4:	08db      	lsrs	r3, r3, #3
 80011a6:	430c      	orrs	r4, r1
 80011a8:	d130      	bne.n	800120c <__aeabi_dadd+0x63c>
 80011aa:	0742      	lsls	r2, r0, #29
 80011ac:	4313      	orrs	r3, r2
 80011ae:	08c0      	lsrs	r0, r0, #3
 80011b0:	e65c      	b.n	8000e6c <__aeabi_dadd+0x29c>
 80011b2:	077b      	lsls	r3, r7, #29
 80011b4:	08c9      	lsrs	r1, r1, #3
 80011b6:	430b      	orrs	r3, r1
 80011b8:	08f8      	lsrs	r0, r7, #3
 80011ba:	e639      	b.n	8000e30 <__aeabi_dadd+0x260>
 80011bc:	185c      	adds	r4, r3, r1
 80011be:	429c      	cmp	r4, r3
 80011c0:	419b      	sbcs	r3, r3
 80011c2:	4440      	add	r0, r8
 80011c4:	425b      	negs	r3, r3
 80011c6:	18c7      	adds	r7, r0, r3
 80011c8:	023b      	lsls	r3, r7, #8
 80011ca:	d400      	bmi.n	80011ce <__aeabi_dadd+0x5fe>
 80011cc:	e625      	b.n	8000e1a <__aeabi_dadd+0x24a>
 80011ce:	4b1d      	ldr	r3, [pc, #116]	; (8001244 <__aeabi_dadd+0x674>)
 80011d0:	2601      	movs	r6, #1
 80011d2:	401f      	ands	r7, r3
 80011d4:	e621      	b.n	8000e1a <__aeabi_dadd+0x24a>
 80011d6:	0004      	movs	r4, r0
 80011d8:	3a20      	subs	r2, #32
 80011da:	40d4      	lsrs	r4, r2
 80011dc:	4662      	mov	r2, ip
 80011de:	2a20      	cmp	r2, #32
 80011e0:	d004      	beq.n	80011ec <__aeabi_dadd+0x61c>
 80011e2:	2240      	movs	r2, #64	; 0x40
 80011e4:	4666      	mov	r6, ip
 80011e6:	1b92      	subs	r2, r2, r6
 80011e8:	4090      	lsls	r0, r2
 80011ea:	4303      	orrs	r3, r0
 80011ec:	1e5a      	subs	r2, r3, #1
 80011ee:	4193      	sbcs	r3, r2
 80011f0:	431c      	orrs	r4, r3
 80011f2:	e67e      	b.n	8000ef2 <__aeabi_dadd+0x322>
 80011f4:	185c      	adds	r4, r3, r1
 80011f6:	428c      	cmp	r4, r1
 80011f8:	4189      	sbcs	r1, r1
 80011fa:	4440      	add	r0, r8
 80011fc:	4249      	negs	r1, r1
 80011fe:	1847      	adds	r7, r0, r1
 8001200:	e6dd      	b.n	8000fbe <__aeabi_dadd+0x3ee>
 8001202:	0023      	movs	r3, r4
 8001204:	433b      	orrs	r3, r7
 8001206:	d100      	bne.n	800120a <__aeabi_dadd+0x63a>
 8001208:	e6ad      	b.n	8000f66 <__aeabi_dadd+0x396>
 800120a:	e606      	b.n	8000e1a <__aeabi_dadd+0x24a>
 800120c:	0744      	lsls	r4, r0, #29
 800120e:	4323      	orrs	r3, r4
 8001210:	2480      	movs	r4, #128	; 0x80
 8001212:	08c0      	lsrs	r0, r0, #3
 8001214:	0324      	lsls	r4, r4, #12
 8001216:	4220      	tst	r0, r4
 8001218:	d008      	beq.n	800122c <__aeabi_dadd+0x65c>
 800121a:	4642      	mov	r2, r8
 800121c:	08d6      	lsrs	r6, r2, #3
 800121e:	4226      	tst	r6, r4
 8001220:	d104      	bne.n	800122c <__aeabi_dadd+0x65c>
 8001222:	4655      	mov	r5, sl
 8001224:	0030      	movs	r0, r6
 8001226:	08cb      	lsrs	r3, r1, #3
 8001228:	0751      	lsls	r1, r2, #29
 800122a:	430b      	orrs	r3, r1
 800122c:	0f5a      	lsrs	r2, r3, #29
 800122e:	00db      	lsls	r3, r3, #3
 8001230:	08db      	lsrs	r3, r3, #3
 8001232:	0752      	lsls	r2, r2, #29
 8001234:	4313      	orrs	r3, r2
 8001236:	e619      	b.n	8000e6c <__aeabi_dadd+0x29c>
 8001238:	2300      	movs	r3, #0
 800123a:	4a01      	ldr	r2, [pc, #4]	; (8001240 <__aeabi_dadd+0x670>)
 800123c:	001f      	movs	r7, r3
 800123e:	e55e      	b.n	8000cfe <__aeabi_dadd+0x12e>
 8001240:	000007ff 	.word	0x000007ff
 8001244:	ff7fffff 	.word	0xff7fffff

08001248 <__aeabi_ddiv>:
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	4657      	mov	r7, sl
 800124c:	464e      	mov	r6, r9
 800124e:	4645      	mov	r5, r8
 8001250:	46de      	mov	lr, fp
 8001252:	b5e0      	push	{r5, r6, r7, lr}
 8001254:	4681      	mov	r9, r0
 8001256:	0005      	movs	r5, r0
 8001258:	030c      	lsls	r4, r1, #12
 800125a:	0048      	lsls	r0, r1, #1
 800125c:	4692      	mov	sl, r2
 800125e:	001f      	movs	r7, r3
 8001260:	b085      	sub	sp, #20
 8001262:	0b24      	lsrs	r4, r4, #12
 8001264:	0d40      	lsrs	r0, r0, #21
 8001266:	0fce      	lsrs	r6, r1, #31
 8001268:	2800      	cmp	r0, #0
 800126a:	d100      	bne.n	800126e <__aeabi_ddiv+0x26>
 800126c:	e156      	b.n	800151c <__aeabi_ddiv+0x2d4>
 800126e:	4bd4      	ldr	r3, [pc, #848]	; (80015c0 <__aeabi_ddiv+0x378>)
 8001270:	4298      	cmp	r0, r3
 8001272:	d100      	bne.n	8001276 <__aeabi_ddiv+0x2e>
 8001274:	e172      	b.n	800155c <__aeabi_ddiv+0x314>
 8001276:	0f6b      	lsrs	r3, r5, #29
 8001278:	00e4      	lsls	r4, r4, #3
 800127a:	431c      	orrs	r4, r3
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	041b      	lsls	r3, r3, #16
 8001280:	4323      	orrs	r3, r4
 8001282:	4698      	mov	r8, r3
 8001284:	4bcf      	ldr	r3, [pc, #828]	; (80015c4 <__aeabi_ddiv+0x37c>)
 8001286:	00ed      	lsls	r5, r5, #3
 8001288:	469b      	mov	fp, r3
 800128a:	2300      	movs	r3, #0
 800128c:	4699      	mov	r9, r3
 800128e:	4483      	add	fp, r0
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	033c      	lsls	r4, r7, #12
 8001294:	007b      	lsls	r3, r7, #1
 8001296:	4650      	mov	r0, sl
 8001298:	0b24      	lsrs	r4, r4, #12
 800129a:	0d5b      	lsrs	r3, r3, #21
 800129c:	0fff      	lsrs	r7, r7, #31
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d100      	bne.n	80012a4 <__aeabi_ddiv+0x5c>
 80012a2:	e11f      	b.n	80014e4 <__aeabi_ddiv+0x29c>
 80012a4:	4ac6      	ldr	r2, [pc, #792]	; (80015c0 <__aeabi_ddiv+0x378>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d100      	bne.n	80012ac <__aeabi_ddiv+0x64>
 80012aa:	e162      	b.n	8001572 <__aeabi_ddiv+0x32a>
 80012ac:	49c5      	ldr	r1, [pc, #788]	; (80015c4 <__aeabi_ddiv+0x37c>)
 80012ae:	0f42      	lsrs	r2, r0, #29
 80012b0:	468c      	mov	ip, r1
 80012b2:	00e4      	lsls	r4, r4, #3
 80012b4:	4659      	mov	r1, fp
 80012b6:	4314      	orrs	r4, r2
 80012b8:	2280      	movs	r2, #128	; 0x80
 80012ba:	4463      	add	r3, ip
 80012bc:	0412      	lsls	r2, r2, #16
 80012be:	1acb      	subs	r3, r1, r3
 80012c0:	4314      	orrs	r4, r2
 80012c2:	469b      	mov	fp, r3
 80012c4:	00c2      	lsls	r2, r0, #3
 80012c6:	2000      	movs	r0, #0
 80012c8:	0033      	movs	r3, r6
 80012ca:	407b      	eors	r3, r7
 80012cc:	469a      	mov	sl, r3
 80012ce:	464b      	mov	r3, r9
 80012d0:	2b0f      	cmp	r3, #15
 80012d2:	d827      	bhi.n	8001324 <__aeabi_ddiv+0xdc>
 80012d4:	49bc      	ldr	r1, [pc, #752]	; (80015c8 <__aeabi_ddiv+0x380>)
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	58cb      	ldr	r3, [r1, r3]
 80012da:	469f      	mov	pc, r3
 80012dc:	46b2      	mov	sl, r6
 80012de:	9b00      	ldr	r3, [sp, #0]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d016      	beq.n	8001312 <__aeabi_ddiv+0xca>
 80012e4:	2b03      	cmp	r3, #3
 80012e6:	d100      	bne.n	80012ea <__aeabi_ddiv+0xa2>
 80012e8:	e28e      	b.n	8001808 <__aeabi_ddiv+0x5c0>
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d000      	beq.n	80012f0 <__aeabi_ddiv+0xa8>
 80012ee:	e0d9      	b.n	80014a4 <__aeabi_ddiv+0x25c>
 80012f0:	2300      	movs	r3, #0
 80012f2:	2400      	movs	r4, #0
 80012f4:	2500      	movs	r5, #0
 80012f6:	4652      	mov	r2, sl
 80012f8:	051b      	lsls	r3, r3, #20
 80012fa:	4323      	orrs	r3, r4
 80012fc:	07d2      	lsls	r2, r2, #31
 80012fe:	4313      	orrs	r3, r2
 8001300:	0028      	movs	r0, r5
 8001302:	0019      	movs	r1, r3
 8001304:	b005      	add	sp, #20
 8001306:	bcf0      	pop	{r4, r5, r6, r7}
 8001308:	46bb      	mov	fp, r7
 800130a:	46b2      	mov	sl, r6
 800130c:	46a9      	mov	r9, r5
 800130e:	46a0      	mov	r8, r4
 8001310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001312:	2400      	movs	r4, #0
 8001314:	2500      	movs	r5, #0
 8001316:	4baa      	ldr	r3, [pc, #680]	; (80015c0 <__aeabi_ddiv+0x378>)
 8001318:	e7ed      	b.n	80012f6 <__aeabi_ddiv+0xae>
 800131a:	46ba      	mov	sl, r7
 800131c:	46a0      	mov	r8, r4
 800131e:	0015      	movs	r5, r2
 8001320:	9000      	str	r0, [sp, #0]
 8001322:	e7dc      	b.n	80012de <__aeabi_ddiv+0x96>
 8001324:	4544      	cmp	r4, r8
 8001326:	d200      	bcs.n	800132a <__aeabi_ddiv+0xe2>
 8001328:	e1c7      	b.n	80016ba <__aeabi_ddiv+0x472>
 800132a:	d100      	bne.n	800132e <__aeabi_ddiv+0xe6>
 800132c:	e1c2      	b.n	80016b4 <__aeabi_ddiv+0x46c>
 800132e:	2301      	movs	r3, #1
 8001330:	425b      	negs	r3, r3
 8001332:	469c      	mov	ip, r3
 8001334:	002e      	movs	r6, r5
 8001336:	4640      	mov	r0, r8
 8001338:	2500      	movs	r5, #0
 800133a:	44e3      	add	fp, ip
 800133c:	0223      	lsls	r3, r4, #8
 800133e:	0e14      	lsrs	r4, r2, #24
 8001340:	431c      	orrs	r4, r3
 8001342:	0c1b      	lsrs	r3, r3, #16
 8001344:	4699      	mov	r9, r3
 8001346:	0423      	lsls	r3, r4, #16
 8001348:	0c1f      	lsrs	r7, r3, #16
 800134a:	0212      	lsls	r2, r2, #8
 800134c:	4649      	mov	r1, r9
 800134e:	9200      	str	r2, [sp, #0]
 8001350:	9701      	str	r7, [sp, #4]
 8001352:	f7fe ff7b 	bl	800024c <__aeabi_uidivmod>
 8001356:	0002      	movs	r2, r0
 8001358:	437a      	muls	r2, r7
 800135a:	040b      	lsls	r3, r1, #16
 800135c:	0c31      	lsrs	r1, r6, #16
 800135e:	4680      	mov	r8, r0
 8001360:	4319      	orrs	r1, r3
 8001362:	428a      	cmp	r2, r1
 8001364:	d907      	bls.n	8001376 <__aeabi_ddiv+0x12e>
 8001366:	2301      	movs	r3, #1
 8001368:	425b      	negs	r3, r3
 800136a:	469c      	mov	ip, r3
 800136c:	1909      	adds	r1, r1, r4
 800136e:	44e0      	add	r8, ip
 8001370:	428c      	cmp	r4, r1
 8001372:	d800      	bhi.n	8001376 <__aeabi_ddiv+0x12e>
 8001374:	e207      	b.n	8001786 <__aeabi_ddiv+0x53e>
 8001376:	1a88      	subs	r0, r1, r2
 8001378:	4649      	mov	r1, r9
 800137a:	f7fe ff67 	bl	800024c <__aeabi_uidivmod>
 800137e:	0409      	lsls	r1, r1, #16
 8001380:	468c      	mov	ip, r1
 8001382:	0431      	lsls	r1, r6, #16
 8001384:	4666      	mov	r6, ip
 8001386:	9a01      	ldr	r2, [sp, #4]
 8001388:	0c09      	lsrs	r1, r1, #16
 800138a:	4342      	muls	r2, r0
 800138c:	0003      	movs	r3, r0
 800138e:	4331      	orrs	r1, r6
 8001390:	428a      	cmp	r2, r1
 8001392:	d904      	bls.n	800139e <__aeabi_ddiv+0x156>
 8001394:	1909      	adds	r1, r1, r4
 8001396:	3b01      	subs	r3, #1
 8001398:	428c      	cmp	r4, r1
 800139a:	d800      	bhi.n	800139e <__aeabi_ddiv+0x156>
 800139c:	e1ed      	b.n	800177a <__aeabi_ddiv+0x532>
 800139e:	1a88      	subs	r0, r1, r2
 80013a0:	4642      	mov	r2, r8
 80013a2:	0412      	lsls	r2, r2, #16
 80013a4:	431a      	orrs	r2, r3
 80013a6:	4690      	mov	r8, r2
 80013a8:	4641      	mov	r1, r8
 80013aa:	9b00      	ldr	r3, [sp, #0]
 80013ac:	040e      	lsls	r6, r1, #16
 80013ae:	0c1b      	lsrs	r3, r3, #16
 80013b0:	001f      	movs	r7, r3
 80013b2:	9302      	str	r3, [sp, #8]
 80013b4:	9b00      	ldr	r3, [sp, #0]
 80013b6:	0c36      	lsrs	r6, r6, #16
 80013b8:	041b      	lsls	r3, r3, #16
 80013ba:	0c19      	lsrs	r1, r3, #16
 80013bc:	000b      	movs	r3, r1
 80013be:	4373      	muls	r3, r6
 80013c0:	0c12      	lsrs	r2, r2, #16
 80013c2:	437e      	muls	r6, r7
 80013c4:	9103      	str	r1, [sp, #12]
 80013c6:	4351      	muls	r1, r2
 80013c8:	437a      	muls	r2, r7
 80013ca:	0c1f      	lsrs	r7, r3, #16
 80013cc:	46bc      	mov	ip, r7
 80013ce:	1876      	adds	r6, r6, r1
 80013d0:	4466      	add	r6, ip
 80013d2:	42b1      	cmp	r1, r6
 80013d4:	d903      	bls.n	80013de <__aeabi_ddiv+0x196>
 80013d6:	2180      	movs	r1, #128	; 0x80
 80013d8:	0249      	lsls	r1, r1, #9
 80013da:	468c      	mov	ip, r1
 80013dc:	4462      	add	r2, ip
 80013de:	0c31      	lsrs	r1, r6, #16
 80013e0:	188a      	adds	r2, r1, r2
 80013e2:	0431      	lsls	r1, r6, #16
 80013e4:	041e      	lsls	r6, r3, #16
 80013e6:	0c36      	lsrs	r6, r6, #16
 80013e8:	198e      	adds	r6, r1, r6
 80013ea:	4290      	cmp	r0, r2
 80013ec:	d302      	bcc.n	80013f4 <__aeabi_ddiv+0x1ac>
 80013ee:	d112      	bne.n	8001416 <__aeabi_ddiv+0x1ce>
 80013f0:	42b5      	cmp	r5, r6
 80013f2:	d210      	bcs.n	8001416 <__aeabi_ddiv+0x1ce>
 80013f4:	4643      	mov	r3, r8
 80013f6:	1e59      	subs	r1, r3, #1
 80013f8:	9b00      	ldr	r3, [sp, #0]
 80013fa:	469c      	mov	ip, r3
 80013fc:	4465      	add	r5, ip
 80013fe:	001f      	movs	r7, r3
 8001400:	429d      	cmp	r5, r3
 8001402:	419b      	sbcs	r3, r3
 8001404:	425b      	negs	r3, r3
 8001406:	191b      	adds	r3, r3, r4
 8001408:	18c0      	adds	r0, r0, r3
 800140a:	4284      	cmp	r4, r0
 800140c:	d200      	bcs.n	8001410 <__aeabi_ddiv+0x1c8>
 800140e:	e1a0      	b.n	8001752 <__aeabi_ddiv+0x50a>
 8001410:	d100      	bne.n	8001414 <__aeabi_ddiv+0x1cc>
 8001412:	e19b      	b.n	800174c <__aeabi_ddiv+0x504>
 8001414:	4688      	mov	r8, r1
 8001416:	1bae      	subs	r6, r5, r6
 8001418:	42b5      	cmp	r5, r6
 800141a:	41ad      	sbcs	r5, r5
 800141c:	1a80      	subs	r0, r0, r2
 800141e:	426d      	negs	r5, r5
 8001420:	1b40      	subs	r0, r0, r5
 8001422:	4284      	cmp	r4, r0
 8001424:	d100      	bne.n	8001428 <__aeabi_ddiv+0x1e0>
 8001426:	e1d5      	b.n	80017d4 <__aeabi_ddiv+0x58c>
 8001428:	4649      	mov	r1, r9
 800142a:	f7fe ff0f 	bl	800024c <__aeabi_uidivmod>
 800142e:	9a01      	ldr	r2, [sp, #4]
 8001430:	040b      	lsls	r3, r1, #16
 8001432:	4342      	muls	r2, r0
 8001434:	0c31      	lsrs	r1, r6, #16
 8001436:	0005      	movs	r5, r0
 8001438:	4319      	orrs	r1, r3
 800143a:	428a      	cmp	r2, r1
 800143c:	d900      	bls.n	8001440 <__aeabi_ddiv+0x1f8>
 800143e:	e16c      	b.n	800171a <__aeabi_ddiv+0x4d2>
 8001440:	1a88      	subs	r0, r1, r2
 8001442:	4649      	mov	r1, r9
 8001444:	f7fe ff02 	bl	800024c <__aeabi_uidivmod>
 8001448:	9a01      	ldr	r2, [sp, #4]
 800144a:	0436      	lsls	r6, r6, #16
 800144c:	4342      	muls	r2, r0
 800144e:	0409      	lsls	r1, r1, #16
 8001450:	0c36      	lsrs	r6, r6, #16
 8001452:	0003      	movs	r3, r0
 8001454:	430e      	orrs	r6, r1
 8001456:	42b2      	cmp	r2, r6
 8001458:	d900      	bls.n	800145c <__aeabi_ddiv+0x214>
 800145a:	e153      	b.n	8001704 <__aeabi_ddiv+0x4bc>
 800145c:	9803      	ldr	r0, [sp, #12]
 800145e:	1ab6      	subs	r6, r6, r2
 8001460:	0002      	movs	r2, r0
 8001462:	042d      	lsls	r5, r5, #16
 8001464:	431d      	orrs	r5, r3
 8001466:	9f02      	ldr	r7, [sp, #8]
 8001468:	042b      	lsls	r3, r5, #16
 800146a:	0c1b      	lsrs	r3, r3, #16
 800146c:	435a      	muls	r2, r3
 800146e:	437b      	muls	r3, r7
 8001470:	469c      	mov	ip, r3
 8001472:	0c29      	lsrs	r1, r5, #16
 8001474:	4348      	muls	r0, r1
 8001476:	0c13      	lsrs	r3, r2, #16
 8001478:	4484      	add	ip, r0
 800147a:	4463      	add	r3, ip
 800147c:	4379      	muls	r1, r7
 800147e:	4298      	cmp	r0, r3
 8001480:	d903      	bls.n	800148a <__aeabi_ddiv+0x242>
 8001482:	2080      	movs	r0, #128	; 0x80
 8001484:	0240      	lsls	r0, r0, #9
 8001486:	4684      	mov	ip, r0
 8001488:	4461      	add	r1, ip
 800148a:	0c18      	lsrs	r0, r3, #16
 800148c:	0412      	lsls	r2, r2, #16
 800148e:	041b      	lsls	r3, r3, #16
 8001490:	0c12      	lsrs	r2, r2, #16
 8001492:	1841      	adds	r1, r0, r1
 8001494:	189b      	adds	r3, r3, r2
 8001496:	428e      	cmp	r6, r1
 8001498:	d200      	bcs.n	800149c <__aeabi_ddiv+0x254>
 800149a:	e0ff      	b.n	800169c <__aeabi_ddiv+0x454>
 800149c:	d100      	bne.n	80014a0 <__aeabi_ddiv+0x258>
 800149e:	e0fa      	b.n	8001696 <__aeabi_ddiv+0x44e>
 80014a0:	2301      	movs	r3, #1
 80014a2:	431d      	orrs	r5, r3
 80014a4:	4a49      	ldr	r2, [pc, #292]	; (80015cc <__aeabi_ddiv+0x384>)
 80014a6:	445a      	add	r2, fp
 80014a8:	2a00      	cmp	r2, #0
 80014aa:	dc00      	bgt.n	80014ae <__aeabi_ddiv+0x266>
 80014ac:	e0aa      	b.n	8001604 <__aeabi_ddiv+0x3bc>
 80014ae:	076b      	lsls	r3, r5, #29
 80014b0:	d000      	beq.n	80014b4 <__aeabi_ddiv+0x26c>
 80014b2:	e13d      	b.n	8001730 <__aeabi_ddiv+0x4e8>
 80014b4:	08ed      	lsrs	r5, r5, #3
 80014b6:	4643      	mov	r3, r8
 80014b8:	01db      	lsls	r3, r3, #7
 80014ba:	d506      	bpl.n	80014ca <__aeabi_ddiv+0x282>
 80014bc:	4642      	mov	r2, r8
 80014be:	4b44      	ldr	r3, [pc, #272]	; (80015d0 <__aeabi_ddiv+0x388>)
 80014c0:	401a      	ands	r2, r3
 80014c2:	4690      	mov	r8, r2
 80014c4:	2280      	movs	r2, #128	; 0x80
 80014c6:	00d2      	lsls	r2, r2, #3
 80014c8:	445a      	add	r2, fp
 80014ca:	4b42      	ldr	r3, [pc, #264]	; (80015d4 <__aeabi_ddiv+0x38c>)
 80014cc:	429a      	cmp	r2, r3
 80014ce:	dd00      	ble.n	80014d2 <__aeabi_ddiv+0x28a>
 80014d0:	e71f      	b.n	8001312 <__aeabi_ddiv+0xca>
 80014d2:	4643      	mov	r3, r8
 80014d4:	075b      	lsls	r3, r3, #29
 80014d6:	431d      	orrs	r5, r3
 80014d8:	4643      	mov	r3, r8
 80014da:	0552      	lsls	r2, r2, #21
 80014dc:	025c      	lsls	r4, r3, #9
 80014de:	0b24      	lsrs	r4, r4, #12
 80014e0:	0d53      	lsrs	r3, r2, #21
 80014e2:	e708      	b.n	80012f6 <__aeabi_ddiv+0xae>
 80014e4:	4652      	mov	r2, sl
 80014e6:	4322      	orrs	r2, r4
 80014e8:	d100      	bne.n	80014ec <__aeabi_ddiv+0x2a4>
 80014ea:	e07b      	b.n	80015e4 <__aeabi_ddiv+0x39c>
 80014ec:	2c00      	cmp	r4, #0
 80014ee:	d100      	bne.n	80014f2 <__aeabi_ddiv+0x2aa>
 80014f0:	e0fa      	b.n	80016e8 <__aeabi_ddiv+0x4a0>
 80014f2:	0020      	movs	r0, r4
 80014f4:	f001 fa22 	bl	800293c <__clzsi2>
 80014f8:	0002      	movs	r2, r0
 80014fa:	3a0b      	subs	r2, #11
 80014fc:	231d      	movs	r3, #29
 80014fe:	0001      	movs	r1, r0
 8001500:	1a9b      	subs	r3, r3, r2
 8001502:	4652      	mov	r2, sl
 8001504:	3908      	subs	r1, #8
 8001506:	40da      	lsrs	r2, r3
 8001508:	408c      	lsls	r4, r1
 800150a:	4314      	orrs	r4, r2
 800150c:	4652      	mov	r2, sl
 800150e:	408a      	lsls	r2, r1
 8001510:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <__aeabi_ddiv+0x390>)
 8001512:	4458      	add	r0, fp
 8001514:	469b      	mov	fp, r3
 8001516:	4483      	add	fp, r0
 8001518:	2000      	movs	r0, #0
 800151a:	e6d5      	b.n	80012c8 <__aeabi_ddiv+0x80>
 800151c:	464b      	mov	r3, r9
 800151e:	4323      	orrs	r3, r4
 8001520:	4698      	mov	r8, r3
 8001522:	d044      	beq.n	80015ae <__aeabi_ddiv+0x366>
 8001524:	2c00      	cmp	r4, #0
 8001526:	d100      	bne.n	800152a <__aeabi_ddiv+0x2e2>
 8001528:	e0ce      	b.n	80016c8 <__aeabi_ddiv+0x480>
 800152a:	0020      	movs	r0, r4
 800152c:	f001 fa06 	bl	800293c <__clzsi2>
 8001530:	0001      	movs	r1, r0
 8001532:	0002      	movs	r2, r0
 8001534:	390b      	subs	r1, #11
 8001536:	231d      	movs	r3, #29
 8001538:	1a5b      	subs	r3, r3, r1
 800153a:	4649      	mov	r1, r9
 800153c:	0010      	movs	r0, r2
 800153e:	40d9      	lsrs	r1, r3
 8001540:	3808      	subs	r0, #8
 8001542:	4084      	lsls	r4, r0
 8001544:	000b      	movs	r3, r1
 8001546:	464d      	mov	r5, r9
 8001548:	4323      	orrs	r3, r4
 800154a:	4698      	mov	r8, r3
 800154c:	4085      	lsls	r5, r0
 800154e:	4823      	ldr	r0, [pc, #140]	; (80015dc <__aeabi_ddiv+0x394>)
 8001550:	1a83      	subs	r3, r0, r2
 8001552:	469b      	mov	fp, r3
 8001554:	2300      	movs	r3, #0
 8001556:	4699      	mov	r9, r3
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	e69a      	b.n	8001292 <__aeabi_ddiv+0x4a>
 800155c:	464b      	mov	r3, r9
 800155e:	4323      	orrs	r3, r4
 8001560:	4698      	mov	r8, r3
 8001562:	d11d      	bne.n	80015a0 <__aeabi_ddiv+0x358>
 8001564:	2308      	movs	r3, #8
 8001566:	4699      	mov	r9, r3
 8001568:	3b06      	subs	r3, #6
 800156a:	2500      	movs	r5, #0
 800156c:	4683      	mov	fp, r0
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	e68f      	b.n	8001292 <__aeabi_ddiv+0x4a>
 8001572:	4652      	mov	r2, sl
 8001574:	4322      	orrs	r2, r4
 8001576:	d109      	bne.n	800158c <__aeabi_ddiv+0x344>
 8001578:	2302      	movs	r3, #2
 800157a:	4649      	mov	r1, r9
 800157c:	4319      	orrs	r1, r3
 800157e:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <__aeabi_ddiv+0x398>)
 8001580:	4689      	mov	r9, r1
 8001582:	469c      	mov	ip, r3
 8001584:	2400      	movs	r4, #0
 8001586:	2002      	movs	r0, #2
 8001588:	44e3      	add	fp, ip
 800158a:	e69d      	b.n	80012c8 <__aeabi_ddiv+0x80>
 800158c:	2303      	movs	r3, #3
 800158e:	464a      	mov	r2, r9
 8001590:	431a      	orrs	r2, r3
 8001592:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <__aeabi_ddiv+0x398>)
 8001594:	4691      	mov	r9, r2
 8001596:	469c      	mov	ip, r3
 8001598:	4652      	mov	r2, sl
 800159a:	2003      	movs	r0, #3
 800159c:	44e3      	add	fp, ip
 800159e:	e693      	b.n	80012c8 <__aeabi_ddiv+0x80>
 80015a0:	230c      	movs	r3, #12
 80015a2:	4699      	mov	r9, r3
 80015a4:	3b09      	subs	r3, #9
 80015a6:	46a0      	mov	r8, r4
 80015a8:	4683      	mov	fp, r0
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	e671      	b.n	8001292 <__aeabi_ddiv+0x4a>
 80015ae:	2304      	movs	r3, #4
 80015b0:	4699      	mov	r9, r3
 80015b2:	2300      	movs	r3, #0
 80015b4:	469b      	mov	fp, r3
 80015b6:	3301      	adds	r3, #1
 80015b8:	2500      	movs	r5, #0
 80015ba:	9300      	str	r3, [sp, #0]
 80015bc:	e669      	b.n	8001292 <__aeabi_ddiv+0x4a>
 80015be:	46c0      	nop			; (mov r8, r8)
 80015c0:	000007ff 	.word	0x000007ff
 80015c4:	fffffc01 	.word	0xfffffc01
 80015c8:	0800b640 	.word	0x0800b640
 80015cc:	000003ff 	.word	0x000003ff
 80015d0:	feffffff 	.word	0xfeffffff
 80015d4:	000007fe 	.word	0x000007fe
 80015d8:	000003f3 	.word	0x000003f3
 80015dc:	fffffc0d 	.word	0xfffffc0d
 80015e0:	fffff801 	.word	0xfffff801
 80015e4:	4649      	mov	r1, r9
 80015e6:	2301      	movs	r3, #1
 80015e8:	4319      	orrs	r1, r3
 80015ea:	4689      	mov	r9, r1
 80015ec:	2400      	movs	r4, #0
 80015ee:	2001      	movs	r0, #1
 80015f0:	e66a      	b.n	80012c8 <__aeabi_ddiv+0x80>
 80015f2:	2300      	movs	r3, #0
 80015f4:	2480      	movs	r4, #128	; 0x80
 80015f6:	469a      	mov	sl, r3
 80015f8:	2500      	movs	r5, #0
 80015fa:	4b8a      	ldr	r3, [pc, #552]	; (8001824 <__aeabi_ddiv+0x5dc>)
 80015fc:	0324      	lsls	r4, r4, #12
 80015fe:	e67a      	b.n	80012f6 <__aeabi_ddiv+0xae>
 8001600:	2501      	movs	r5, #1
 8001602:	426d      	negs	r5, r5
 8001604:	2301      	movs	r3, #1
 8001606:	1a9b      	subs	r3, r3, r2
 8001608:	2b38      	cmp	r3, #56	; 0x38
 800160a:	dd00      	ble.n	800160e <__aeabi_ddiv+0x3c6>
 800160c:	e670      	b.n	80012f0 <__aeabi_ddiv+0xa8>
 800160e:	2b1f      	cmp	r3, #31
 8001610:	dc00      	bgt.n	8001614 <__aeabi_ddiv+0x3cc>
 8001612:	e0bf      	b.n	8001794 <__aeabi_ddiv+0x54c>
 8001614:	211f      	movs	r1, #31
 8001616:	4249      	negs	r1, r1
 8001618:	1a8a      	subs	r2, r1, r2
 800161a:	4641      	mov	r1, r8
 800161c:	40d1      	lsrs	r1, r2
 800161e:	000a      	movs	r2, r1
 8001620:	2b20      	cmp	r3, #32
 8001622:	d004      	beq.n	800162e <__aeabi_ddiv+0x3e6>
 8001624:	4641      	mov	r1, r8
 8001626:	4b80      	ldr	r3, [pc, #512]	; (8001828 <__aeabi_ddiv+0x5e0>)
 8001628:	445b      	add	r3, fp
 800162a:	4099      	lsls	r1, r3
 800162c:	430d      	orrs	r5, r1
 800162e:	1e6b      	subs	r3, r5, #1
 8001630:	419d      	sbcs	r5, r3
 8001632:	2307      	movs	r3, #7
 8001634:	432a      	orrs	r2, r5
 8001636:	001d      	movs	r5, r3
 8001638:	2400      	movs	r4, #0
 800163a:	4015      	ands	r5, r2
 800163c:	4213      	tst	r3, r2
 800163e:	d100      	bne.n	8001642 <__aeabi_ddiv+0x3fa>
 8001640:	e0d4      	b.n	80017ec <__aeabi_ddiv+0x5a4>
 8001642:	210f      	movs	r1, #15
 8001644:	2300      	movs	r3, #0
 8001646:	4011      	ands	r1, r2
 8001648:	2904      	cmp	r1, #4
 800164a:	d100      	bne.n	800164e <__aeabi_ddiv+0x406>
 800164c:	e0cb      	b.n	80017e6 <__aeabi_ddiv+0x59e>
 800164e:	1d11      	adds	r1, r2, #4
 8001650:	4291      	cmp	r1, r2
 8001652:	4192      	sbcs	r2, r2
 8001654:	4252      	negs	r2, r2
 8001656:	189b      	adds	r3, r3, r2
 8001658:	000a      	movs	r2, r1
 800165a:	0219      	lsls	r1, r3, #8
 800165c:	d400      	bmi.n	8001660 <__aeabi_ddiv+0x418>
 800165e:	e0c2      	b.n	80017e6 <__aeabi_ddiv+0x59e>
 8001660:	2301      	movs	r3, #1
 8001662:	2400      	movs	r4, #0
 8001664:	2500      	movs	r5, #0
 8001666:	e646      	b.n	80012f6 <__aeabi_ddiv+0xae>
 8001668:	2380      	movs	r3, #128	; 0x80
 800166a:	4641      	mov	r1, r8
 800166c:	031b      	lsls	r3, r3, #12
 800166e:	4219      	tst	r1, r3
 8001670:	d008      	beq.n	8001684 <__aeabi_ddiv+0x43c>
 8001672:	421c      	tst	r4, r3
 8001674:	d106      	bne.n	8001684 <__aeabi_ddiv+0x43c>
 8001676:	431c      	orrs	r4, r3
 8001678:	0324      	lsls	r4, r4, #12
 800167a:	46ba      	mov	sl, r7
 800167c:	0015      	movs	r5, r2
 800167e:	4b69      	ldr	r3, [pc, #420]	; (8001824 <__aeabi_ddiv+0x5dc>)
 8001680:	0b24      	lsrs	r4, r4, #12
 8001682:	e638      	b.n	80012f6 <__aeabi_ddiv+0xae>
 8001684:	2480      	movs	r4, #128	; 0x80
 8001686:	4643      	mov	r3, r8
 8001688:	0324      	lsls	r4, r4, #12
 800168a:	431c      	orrs	r4, r3
 800168c:	0324      	lsls	r4, r4, #12
 800168e:	46b2      	mov	sl, r6
 8001690:	4b64      	ldr	r3, [pc, #400]	; (8001824 <__aeabi_ddiv+0x5dc>)
 8001692:	0b24      	lsrs	r4, r4, #12
 8001694:	e62f      	b.n	80012f6 <__aeabi_ddiv+0xae>
 8001696:	2b00      	cmp	r3, #0
 8001698:	d100      	bne.n	800169c <__aeabi_ddiv+0x454>
 800169a:	e703      	b.n	80014a4 <__aeabi_ddiv+0x25c>
 800169c:	19a6      	adds	r6, r4, r6
 800169e:	1e68      	subs	r0, r5, #1
 80016a0:	42a6      	cmp	r6, r4
 80016a2:	d200      	bcs.n	80016a6 <__aeabi_ddiv+0x45e>
 80016a4:	e08d      	b.n	80017c2 <__aeabi_ddiv+0x57a>
 80016a6:	428e      	cmp	r6, r1
 80016a8:	d200      	bcs.n	80016ac <__aeabi_ddiv+0x464>
 80016aa:	e0a3      	b.n	80017f4 <__aeabi_ddiv+0x5ac>
 80016ac:	d100      	bne.n	80016b0 <__aeabi_ddiv+0x468>
 80016ae:	e0b3      	b.n	8001818 <__aeabi_ddiv+0x5d0>
 80016b0:	0005      	movs	r5, r0
 80016b2:	e6f5      	b.n	80014a0 <__aeabi_ddiv+0x258>
 80016b4:	42aa      	cmp	r2, r5
 80016b6:	d900      	bls.n	80016ba <__aeabi_ddiv+0x472>
 80016b8:	e639      	b.n	800132e <__aeabi_ddiv+0xe6>
 80016ba:	4643      	mov	r3, r8
 80016bc:	07de      	lsls	r6, r3, #31
 80016be:	0858      	lsrs	r0, r3, #1
 80016c0:	086b      	lsrs	r3, r5, #1
 80016c2:	431e      	orrs	r6, r3
 80016c4:	07ed      	lsls	r5, r5, #31
 80016c6:	e639      	b.n	800133c <__aeabi_ddiv+0xf4>
 80016c8:	4648      	mov	r0, r9
 80016ca:	f001 f937 	bl	800293c <__clzsi2>
 80016ce:	0001      	movs	r1, r0
 80016d0:	0002      	movs	r2, r0
 80016d2:	3115      	adds	r1, #21
 80016d4:	3220      	adds	r2, #32
 80016d6:	291c      	cmp	r1, #28
 80016d8:	dc00      	bgt.n	80016dc <__aeabi_ddiv+0x494>
 80016da:	e72c      	b.n	8001536 <__aeabi_ddiv+0x2ee>
 80016dc:	464b      	mov	r3, r9
 80016de:	3808      	subs	r0, #8
 80016e0:	4083      	lsls	r3, r0
 80016e2:	2500      	movs	r5, #0
 80016e4:	4698      	mov	r8, r3
 80016e6:	e732      	b.n	800154e <__aeabi_ddiv+0x306>
 80016e8:	f001 f928 	bl	800293c <__clzsi2>
 80016ec:	0003      	movs	r3, r0
 80016ee:	001a      	movs	r2, r3
 80016f0:	3215      	adds	r2, #21
 80016f2:	3020      	adds	r0, #32
 80016f4:	2a1c      	cmp	r2, #28
 80016f6:	dc00      	bgt.n	80016fa <__aeabi_ddiv+0x4b2>
 80016f8:	e700      	b.n	80014fc <__aeabi_ddiv+0x2b4>
 80016fa:	4654      	mov	r4, sl
 80016fc:	3b08      	subs	r3, #8
 80016fe:	2200      	movs	r2, #0
 8001700:	409c      	lsls	r4, r3
 8001702:	e705      	b.n	8001510 <__aeabi_ddiv+0x2c8>
 8001704:	1936      	adds	r6, r6, r4
 8001706:	3b01      	subs	r3, #1
 8001708:	42b4      	cmp	r4, r6
 800170a:	d900      	bls.n	800170e <__aeabi_ddiv+0x4c6>
 800170c:	e6a6      	b.n	800145c <__aeabi_ddiv+0x214>
 800170e:	42b2      	cmp	r2, r6
 8001710:	d800      	bhi.n	8001714 <__aeabi_ddiv+0x4cc>
 8001712:	e6a3      	b.n	800145c <__aeabi_ddiv+0x214>
 8001714:	1e83      	subs	r3, r0, #2
 8001716:	1936      	adds	r6, r6, r4
 8001718:	e6a0      	b.n	800145c <__aeabi_ddiv+0x214>
 800171a:	1909      	adds	r1, r1, r4
 800171c:	3d01      	subs	r5, #1
 800171e:	428c      	cmp	r4, r1
 8001720:	d900      	bls.n	8001724 <__aeabi_ddiv+0x4dc>
 8001722:	e68d      	b.n	8001440 <__aeabi_ddiv+0x1f8>
 8001724:	428a      	cmp	r2, r1
 8001726:	d800      	bhi.n	800172a <__aeabi_ddiv+0x4e2>
 8001728:	e68a      	b.n	8001440 <__aeabi_ddiv+0x1f8>
 800172a:	1e85      	subs	r5, r0, #2
 800172c:	1909      	adds	r1, r1, r4
 800172e:	e687      	b.n	8001440 <__aeabi_ddiv+0x1f8>
 8001730:	230f      	movs	r3, #15
 8001732:	402b      	ands	r3, r5
 8001734:	2b04      	cmp	r3, #4
 8001736:	d100      	bne.n	800173a <__aeabi_ddiv+0x4f2>
 8001738:	e6bc      	b.n	80014b4 <__aeabi_ddiv+0x26c>
 800173a:	2305      	movs	r3, #5
 800173c:	425b      	negs	r3, r3
 800173e:	42ab      	cmp	r3, r5
 8001740:	419b      	sbcs	r3, r3
 8001742:	3504      	adds	r5, #4
 8001744:	425b      	negs	r3, r3
 8001746:	08ed      	lsrs	r5, r5, #3
 8001748:	4498      	add	r8, r3
 800174a:	e6b4      	b.n	80014b6 <__aeabi_ddiv+0x26e>
 800174c:	42af      	cmp	r7, r5
 800174e:	d900      	bls.n	8001752 <__aeabi_ddiv+0x50a>
 8001750:	e660      	b.n	8001414 <__aeabi_ddiv+0x1cc>
 8001752:	4282      	cmp	r2, r0
 8001754:	d804      	bhi.n	8001760 <__aeabi_ddiv+0x518>
 8001756:	d000      	beq.n	800175a <__aeabi_ddiv+0x512>
 8001758:	e65c      	b.n	8001414 <__aeabi_ddiv+0x1cc>
 800175a:	42ae      	cmp	r6, r5
 800175c:	d800      	bhi.n	8001760 <__aeabi_ddiv+0x518>
 800175e:	e659      	b.n	8001414 <__aeabi_ddiv+0x1cc>
 8001760:	2302      	movs	r3, #2
 8001762:	425b      	negs	r3, r3
 8001764:	469c      	mov	ip, r3
 8001766:	9b00      	ldr	r3, [sp, #0]
 8001768:	44e0      	add	r8, ip
 800176a:	469c      	mov	ip, r3
 800176c:	4465      	add	r5, ip
 800176e:	429d      	cmp	r5, r3
 8001770:	419b      	sbcs	r3, r3
 8001772:	425b      	negs	r3, r3
 8001774:	191b      	adds	r3, r3, r4
 8001776:	18c0      	adds	r0, r0, r3
 8001778:	e64d      	b.n	8001416 <__aeabi_ddiv+0x1ce>
 800177a:	428a      	cmp	r2, r1
 800177c:	d800      	bhi.n	8001780 <__aeabi_ddiv+0x538>
 800177e:	e60e      	b.n	800139e <__aeabi_ddiv+0x156>
 8001780:	1e83      	subs	r3, r0, #2
 8001782:	1909      	adds	r1, r1, r4
 8001784:	e60b      	b.n	800139e <__aeabi_ddiv+0x156>
 8001786:	428a      	cmp	r2, r1
 8001788:	d800      	bhi.n	800178c <__aeabi_ddiv+0x544>
 800178a:	e5f4      	b.n	8001376 <__aeabi_ddiv+0x12e>
 800178c:	1e83      	subs	r3, r0, #2
 800178e:	4698      	mov	r8, r3
 8001790:	1909      	adds	r1, r1, r4
 8001792:	e5f0      	b.n	8001376 <__aeabi_ddiv+0x12e>
 8001794:	4925      	ldr	r1, [pc, #148]	; (800182c <__aeabi_ddiv+0x5e4>)
 8001796:	0028      	movs	r0, r5
 8001798:	4459      	add	r1, fp
 800179a:	408d      	lsls	r5, r1
 800179c:	4642      	mov	r2, r8
 800179e:	408a      	lsls	r2, r1
 80017a0:	1e69      	subs	r1, r5, #1
 80017a2:	418d      	sbcs	r5, r1
 80017a4:	4641      	mov	r1, r8
 80017a6:	40d8      	lsrs	r0, r3
 80017a8:	40d9      	lsrs	r1, r3
 80017aa:	4302      	orrs	r2, r0
 80017ac:	432a      	orrs	r2, r5
 80017ae:	000b      	movs	r3, r1
 80017b0:	0751      	lsls	r1, r2, #29
 80017b2:	d100      	bne.n	80017b6 <__aeabi_ddiv+0x56e>
 80017b4:	e751      	b.n	800165a <__aeabi_ddiv+0x412>
 80017b6:	210f      	movs	r1, #15
 80017b8:	4011      	ands	r1, r2
 80017ba:	2904      	cmp	r1, #4
 80017bc:	d000      	beq.n	80017c0 <__aeabi_ddiv+0x578>
 80017be:	e746      	b.n	800164e <__aeabi_ddiv+0x406>
 80017c0:	e74b      	b.n	800165a <__aeabi_ddiv+0x412>
 80017c2:	0005      	movs	r5, r0
 80017c4:	428e      	cmp	r6, r1
 80017c6:	d000      	beq.n	80017ca <__aeabi_ddiv+0x582>
 80017c8:	e66a      	b.n	80014a0 <__aeabi_ddiv+0x258>
 80017ca:	9a00      	ldr	r2, [sp, #0]
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d000      	beq.n	80017d2 <__aeabi_ddiv+0x58a>
 80017d0:	e666      	b.n	80014a0 <__aeabi_ddiv+0x258>
 80017d2:	e667      	b.n	80014a4 <__aeabi_ddiv+0x25c>
 80017d4:	4a16      	ldr	r2, [pc, #88]	; (8001830 <__aeabi_ddiv+0x5e8>)
 80017d6:	445a      	add	r2, fp
 80017d8:	2a00      	cmp	r2, #0
 80017da:	dc00      	bgt.n	80017de <__aeabi_ddiv+0x596>
 80017dc:	e710      	b.n	8001600 <__aeabi_ddiv+0x3b8>
 80017de:	2301      	movs	r3, #1
 80017e0:	2500      	movs	r5, #0
 80017e2:	4498      	add	r8, r3
 80017e4:	e667      	b.n	80014b6 <__aeabi_ddiv+0x26e>
 80017e6:	075d      	lsls	r5, r3, #29
 80017e8:	025b      	lsls	r3, r3, #9
 80017ea:	0b1c      	lsrs	r4, r3, #12
 80017ec:	08d2      	lsrs	r2, r2, #3
 80017ee:	2300      	movs	r3, #0
 80017f0:	4315      	orrs	r5, r2
 80017f2:	e580      	b.n	80012f6 <__aeabi_ddiv+0xae>
 80017f4:	9800      	ldr	r0, [sp, #0]
 80017f6:	3d02      	subs	r5, #2
 80017f8:	0042      	lsls	r2, r0, #1
 80017fa:	4282      	cmp	r2, r0
 80017fc:	41bf      	sbcs	r7, r7
 80017fe:	427f      	negs	r7, r7
 8001800:	193c      	adds	r4, r7, r4
 8001802:	1936      	adds	r6, r6, r4
 8001804:	9200      	str	r2, [sp, #0]
 8001806:	e7dd      	b.n	80017c4 <__aeabi_ddiv+0x57c>
 8001808:	2480      	movs	r4, #128	; 0x80
 800180a:	4643      	mov	r3, r8
 800180c:	0324      	lsls	r4, r4, #12
 800180e:	431c      	orrs	r4, r3
 8001810:	0324      	lsls	r4, r4, #12
 8001812:	4b04      	ldr	r3, [pc, #16]	; (8001824 <__aeabi_ddiv+0x5dc>)
 8001814:	0b24      	lsrs	r4, r4, #12
 8001816:	e56e      	b.n	80012f6 <__aeabi_ddiv+0xae>
 8001818:	9a00      	ldr	r2, [sp, #0]
 800181a:	429a      	cmp	r2, r3
 800181c:	d3ea      	bcc.n	80017f4 <__aeabi_ddiv+0x5ac>
 800181e:	0005      	movs	r5, r0
 8001820:	e7d3      	b.n	80017ca <__aeabi_ddiv+0x582>
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	000007ff 	.word	0x000007ff
 8001828:	0000043e 	.word	0x0000043e
 800182c:	0000041e 	.word	0x0000041e
 8001830:	000003ff 	.word	0x000003ff

08001834 <__eqdf2>:
 8001834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001836:	464e      	mov	r6, r9
 8001838:	4645      	mov	r5, r8
 800183a:	46de      	mov	lr, fp
 800183c:	4657      	mov	r7, sl
 800183e:	4690      	mov	r8, r2
 8001840:	b5e0      	push	{r5, r6, r7, lr}
 8001842:	0017      	movs	r7, r2
 8001844:	031a      	lsls	r2, r3, #12
 8001846:	0b12      	lsrs	r2, r2, #12
 8001848:	0005      	movs	r5, r0
 800184a:	4684      	mov	ip, r0
 800184c:	4819      	ldr	r0, [pc, #100]	; (80018b4 <__eqdf2+0x80>)
 800184e:	030e      	lsls	r6, r1, #12
 8001850:	004c      	lsls	r4, r1, #1
 8001852:	4691      	mov	r9, r2
 8001854:	005a      	lsls	r2, r3, #1
 8001856:	0fdb      	lsrs	r3, r3, #31
 8001858:	469b      	mov	fp, r3
 800185a:	0b36      	lsrs	r6, r6, #12
 800185c:	0d64      	lsrs	r4, r4, #21
 800185e:	0fc9      	lsrs	r1, r1, #31
 8001860:	0d52      	lsrs	r2, r2, #21
 8001862:	4284      	cmp	r4, r0
 8001864:	d019      	beq.n	800189a <__eqdf2+0x66>
 8001866:	4282      	cmp	r2, r0
 8001868:	d010      	beq.n	800188c <__eqdf2+0x58>
 800186a:	2001      	movs	r0, #1
 800186c:	4294      	cmp	r4, r2
 800186e:	d10e      	bne.n	800188e <__eqdf2+0x5a>
 8001870:	454e      	cmp	r6, r9
 8001872:	d10c      	bne.n	800188e <__eqdf2+0x5a>
 8001874:	2001      	movs	r0, #1
 8001876:	45c4      	cmp	ip, r8
 8001878:	d109      	bne.n	800188e <__eqdf2+0x5a>
 800187a:	4559      	cmp	r1, fp
 800187c:	d017      	beq.n	80018ae <__eqdf2+0x7a>
 800187e:	2c00      	cmp	r4, #0
 8001880:	d105      	bne.n	800188e <__eqdf2+0x5a>
 8001882:	0030      	movs	r0, r6
 8001884:	4328      	orrs	r0, r5
 8001886:	1e43      	subs	r3, r0, #1
 8001888:	4198      	sbcs	r0, r3
 800188a:	e000      	b.n	800188e <__eqdf2+0x5a>
 800188c:	2001      	movs	r0, #1
 800188e:	bcf0      	pop	{r4, r5, r6, r7}
 8001890:	46bb      	mov	fp, r7
 8001892:	46b2      	mov	sl, r6
 8001894:	46a9      	mov	r9, r5
 8001896:	46a0      	mov	r8, r4
 8001898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800189a:	0033      	movs	r3, r6
 800189c:	2001      	movs	r0, #1
 800189e:	432b      	orrs	r3, r5
 80018a0:	d1f5      	bne.n	800188e <__eqdf2+0x5a>
 80018a2:	42a2      	cmp	r2, r4
 80018a4:	d1f3      	bne.n	800188e <__eqdf2+0x5a>
 80018a6:	464b      	mov	r3, r9
 80018a8:	433b      	orrs	r3, r7
 80018aa:	d1f0      	bne.n	800188e <__eqdf2+0x5a>
 80018ac:	e7e2      	b.n	8001874 <__eqdf2+0x40>
 80018ae:	2000      	movs	r0, #0
 80018b0:	e7ed      	b.n	800188e <__eqdf2+0x5a>
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	000007ff 	.word	0x000007ff

080018b8 <__gedf2>:
 80018b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ba:	4647      	mov	r7, r8
 80018bc:	46ce      	mov	lr, r9
 80018be:	0004      	movs	r4, r0
 80018c0:	0018      	movs	r0, r3
 80018c2:	0016      	movs	r6, r2
 80018c4:	031b      	lsls	r3, r3, #12
 80018c6:	0b1b      	lsrs	r3, r3, #12
 80018c8:	4d2d      	ldr	r5, [pc, #180]	; (8001980 <__gedf2+0xc8>)
 80018ca:	004a      	lsls	r2, r1, #1
 80018cc:	4699      	mov	r9, r3
 80018ce:	b580      	push	{r7, lr}
 80018d0:	0043      	lsls	r3, r0, #1
 80018d2:	030f      	lsls	r7, r1, #12
 80018d4:	46a4      	mov	ip, r4
 80018d6:	46b0      	mov	r8, r6
 80018d8:	0b3f      	lsrs	r7, r7, #12
 80018da:	0d52      	lsrs	r2, r2, #21
 80018dc:	0fc9      	lsrs	r1, r1, #31
 80018de:	0d5b      	lsrs	r3, r3, #21
 80018e0:	0fc0      	lsrs	r0, r0, #31
 80018e2:	42aa      	cmp	r2, r5
 80018e4:	d021      	beq.n	800192a <__gedf2+0x72>
 80018e6:	42ab      	cmp	r3, r5
 80018e8:	d013      	beq.n	8001912 <__gedf2+0x5a>
 80018ea:	2a00      	cmp	r2, #0
 80018ec:	d122      	bne.n	8001934 <__gedf2+0x7c>
 80018ee:	433c      	orrs	r4, r7
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d102      	bne.n	80018fa <__gedf2+0x42>
 80018f4:	464d      	mov	r5, r9
 80018f6:	432e      	orrs	r6, r5
 80018f8:	d022      	beq.n	8001940 <__gedf2+0x88>
 80018fa:	2c00      	cmp	r4, #0
 80018fc:	d010      	beq.n	8001920 <__gedf2+0x68>
 80018fe:	4281      	cmp	r1, r0
 8001900:	d022      	beq.n	8001948 <__gedf2+0x90>
 8001902:	2002      	movs	r0, #2
 8001904:	3901      	subs	r1, #1
 8001906:	4008      	ands	r0, r1
 8001908:	3801      	subs	r0, #1
 800190a:	bcc0      	pop	{r6, r7}
 800190c:	46b9      	mov	r9, r7
 800190e:	46b0      	mov	r8, r6
 8001910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001912:	464d      	mov	r5, r9
 8001914:	432e      	orrs	r6, r5
 8001916:	d129      	bne.n	800196c <__gedf2+0xb4>
 8001918:	2a00      	cmp	r2, #0
 800191a:	d1f0      	bne.n	80018fe <__gedf2+0x46>
 800191c:	433c      	orrs	r4, r7
 800191e:	d1ee      	bne.n	80018fe <__gedf2+0x46>
 8001920:	2800      	cmp	r0, #0
 8001922:	d1f2      	bne.n	800190a <__gedf2+0x52>
 8001924:	2001      	movs	r0, #1
 8001926:	4240      	negs	r0, r0
 8001928:	e7ef      	b.n	800190a <__gedf2+0x52>
 800192a:	003d      	movs	r5, r7
 800192c:	4325      	orrs	r5, r4
 800192e:	d11d      	bne.n	800196c <__gedf2+0xb4>
 8001930:	4293      	cmp	r3, r2
 8001932:	d0ee      	beq.n	8001912 <__gedf2+0x5a>
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1e2      	bne.n	80018fe <__gedf2+0x46>
 8001938:	464c      	mov	r4, r9
 800193a:	4326      	orrs	r6, r4
 800193c:	d1df      	bne.n	80018fe <__gedf2+0x46>
 800193e:	e7e0      	b.n	8001902 <__gedf2+0x4a>
 8001940:	2000      	movs	r0, #0
 8001942:	2c00      	cmp	r4, #0
 8001944:	d0e1      	beq.n	800190a <__gedf2+0x52>
 8001946:	e7dc      	b.n	8001902 <__gedf2+0x4a>
 8001948:	429a      	cmp	r2, r3
 800194a:	dc0a      	bgt.n	8001962 <__gedf2+0xaa>
 800194c:	dbe8      	blt.n	8001920 <__gedf2+0x68>
 800194e:	454f      	cmp	r7, r9
 8001950:	d8d7      	bhi.n	8001902 <__gedf2+0x4a>
 8001952:	d00e      	beq.n	8001972 <__gedf2+0xba>
 8001954:	2000      	movs	r0, #0
 8001956:	454f      	cmp	r7, r9
 8001958:	d2d7      	bcs.n	800190a <__gedf2+0x52>
 800195a:	2900      	cmp	r1, #0
 800195c:	d0e2      	beq.n	8001924 <__gedf2+0x6c>
 800195e:	0008      	movs	r0, r1
 8001960:	e7d3      	b.n	800190a <__gedf2+0x52>
 8001962:	4243      	negs	r3, r0
 8001964:	4158      	adcs	r0, r3
 8001966:	0040      	lsls	r0, r0, #1
 8001968:	3801      	subs	r0, #1
 800196a:	e7ce      	b.n	800190a <__gedf2+0x52>
 800196c:	2002      	movs	r0, #2
 800196e:	4240      	negs	r0, r0
 8001970:	e7cb      	b.n	800190a <__gedf2+0x52>
 8001972:	45c4      	cmp	ip, r8
 8001974:	d8c5      	bhi.n	8001902 <__gedf2+0x4a>
 8001976:	2000      	movs	r0, #0
 8001978:	45c4      	cmp	ip, r8
 800197a:	d2c6      	bcs.n	800190a <__gedf2+0x52>
 800197c:	e7ed      	b.n	800195a <__gedf2+0xa2>
 800197e:	46c0      	nop			; (mov r8, r8)
 8001980:	000007ff 	.word	0x000007ff

08001984 <__ledf2>:
 8001984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001986:	4647      	mov	r7, r8
 8001988:	46ce      	mov	lr, r9
 800198a:	0004      	movs	r4, r0
 800198c:	0018      	movs	r0, r3
 800198e:	0016      	movs	r6, r2
 8001990:	031b      	lsls	r3, r3, #12
 8001992:	0b1b      	lsrs	r3, r3, #12
 8001994:	4d2c      	ldr	r5, [pc, #176]	; (8001a48 <__ledf2+0xc4>)
 8001996:	004a      	lsls	r2, r1, #1
 8001998:	4699      	mov	r9, r3
 800199a:	b580      	push	{r7, lr}
 800199c:	0043      	lsls	r3, r0, #1
 800199e:	030f      	lsls	r7, r1, #12
 80019a0:	46a4      	mov	ip, r4
 80019a2:	46b0      	mov	r8, r6
 80019a4:	0b3f      	lsrs	r7, r7, #12
 80019a6:	0d52      	lsrs	r2, r2, #21
 80019a8:	0fc9      	lsrs	r1, r1, #31
 80019aa:	0d5b      	lsrs	r3, r3, #21
 80019ac:	0fc0      	lsrs	r0, r0, #31
 80019ae:	42aa      	cmp	r2, r5
 80019b0:	d00d      	beq.n	80019ce <__ledf2+0x4a>
 80019b2:	42ab      	cmp	r3, r5
 80019b4:	d010      	beq.n	80019d8 <__ledf2+0x54>
 80019b6:	2a00      	cmp	r2, #0
 80019b8:	d127      	bne.n	8001a0a <__ledf2+0x86>
 80019ba:	433c      	orrs	r4, r7
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d111      	bne.n	80019e4 <__ledf2+0x60>
 80019c0:	464d      	mov	r5, r9
 80019c2:	432e      	orrs	r6, r5
 80019c4:	d10e      	bne.n	80019e4 <__ledf2+0x60>
 80019c6:	2000      	movs	r0, #0
 80019c8:	2c00      	cmp	r4, #0
 80019ca:	d015      	beq.n	80019f8 <__ledf2+0x74>
 80019cc:	e00e      	b.n	80019ec <__ledf2+0x68>
 80019ce:	003d      	movs	r5, r7
 80019d0:	4325      	orrs	r5, r4
 80019d2:	d110      	bne.n	80019f6 <__ledf2+0x72>
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d118      	bne.n	8001a0a <__ledf2+0x86>
 80019d8:	464d      	mov	r5, r9
 80019da:	432e      	orrs	r6, r5
 80019dc:	d10b      	bne.n	80019f6 <__ledf2+0x72>
 80019de:	2a00      	cmp	r2, #0
 80019e0:	d102      	bne.n	80019e8 <__ledf2+0x64>
 80019e2:	433c      	orrs	r4, r7
 80019e4:	2c00      	cmp	r4, #0
 80019e6:	d00b      	beq.n	8001a00 <__ledf2+0x7c>
 80019e8:	4281      	cmp	r1, r0
 80019ea:	d014      	beq.n	8001a16 <__ledf2+0x92>
 80019ec:	2002      	movs	r0, #2
 80019ee:	3901      	subs	r1, #1
 80019f0:	4008      	ands	r0, r1
 80019f2:	3801      	subs	r0, #1
 80019f4:	e000      	b.n	80019f8 <__ledf2+0x74>
 80019f6:	2002      	movs	r0, #2
 80019f8:	bcc0      	pop	{r6, r7}
 80019fa:	46b9      	mov	r9, r7
 80019fc:	46b0      	mov	r8, r6
 80019fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a00:	2800      	cmp	r0, #0
 8001a02:	d1f9      	bne.n	80019f8 <__ledf2+0x74>
 8001a04:	2001      	movs	r0, #1
 8001a06:	4240      	negs	r0, r0
 8001a08:	e7f6      	b.n	80019f8 <__ledf2+0x74>
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1ec      	bne.n	80019e8 <__ledf2+0x64>
 8001a0e:	464c      	mov	r4, r9
 8001a10:	4326      	orrs	r6, r4
 8001a12:	d1e9      	bne.n	80019e8 <__ledf2+0x64>
 8001a14:	e7ea      	b.n	80019ec <__ledf2+0x68>
 8001a16:	429a      	cmp	r2, r3
 8001a18:	dd04      	ble.n	8001a24 <__ledf2+0xa0>
 8001a1a:	4243      	negs	r3, r0
 8001a1c:	4158      	adcs	r0, r3
 8001a1e:	0040      	lsls	r0, r0, #1
 8001a20:	3801      	subs	r0, #1
 8001a22:	e7e9      	b.n	80019f8 <__ledf2+0x74>
 8001a24:	429a      	cmp	r2, r3
 8001a26:	dbeb      	blt.n	8001a00 <__ledf2+0x7c>
 8001a28:	454f      	cmp	r7, r9
 8001a2a:	d8df      	bhi.n	80019ec <__ledf2+0x68>
 8001a2c:	d006      	beq.n	8001a3c <__ledf2+0xb8>
 8001a2e:	2000      	movs	r0, #0
 8001a30:	454f      	cmp	r7, r9
 8001a32:	d2e1      	bcs.n	80019f8 <__ledf2+0x74>
 8001a34:	2900      	cmp	r1, #0
 8001a36:	d0e5      	beq.n	8001a04 <__ledf2+0x80>
 8001a38:	0008      	movs	r0, r1
 8001a3a:	e7dd      	b.n	80019f8 <__ledf2+0x74>
 8001a3c:	45c4      	cmp	ip, r8
 8001a3e:	d8d5      	bhi.n	80019ec <__ledf2+0x68>
 8001a40:	2000      	movs	r0, #0
 8001a42:	45c4      	cmp	ip, r8
 8001a44:	d2d8      	bcs.n	80019f8 <__ledf2+0x74>
 8001a46:	e7f5      	b.n	8001a34 <__ledf2+0xb0>
 8001a48:	000007ff 	.word	0x000007ff

08001a4c <__aeabi_dmul>:
 8001a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a4e:	4657      	mov	r7, sl
 8001a50:	464e      	mov	r6, r9
 8001a52:	4645      	mov	r5, r8
 8001a54:	46de      	mov	lr, fp
 8001a56:	b5e0      	push	{r5, r6, r7, lr}
 8001a58:	4698      	mov	r8, r3
 8001a5a:	030c      	lsls	r4, r1, #12
 8001a5c:	004b      	lsls	r3, r1, #1
 8001a5e:	0006      	movs	r6, r0
 8001a60:	4692      	mov	sl, r2
 8001a62:	b087      	sub	sp, #28
 8001a64:	0b24      	lsrs	r4, r4, #12
 8001a66:	0d5b      	lsrs	r3, r3, #21
 8001a68:	0fcf      	lsrs	r7, r1, #31
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dmul+0x24>
 8001a6e:	e15c      	b.n	8001d2a <__aeabi_dmul+0x2de>
 8001a70:	4ad9      	ldr	r2, [pc, #868]	; (8001dd8 <__aeabi_dmul+0x38c>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d100      	bne.n	8001a78 <__aeabi_dmul+0x2c>
 8001a76:	e175      	b.n	8001d64 <__aeabi_dmul+0x318>
 8001a78:	0f42      	lsrs	r2, r0, #29
 8001a7a:	00e4      	lsls	r4, r4, #3
 8001a7c:	4314      	orrs	r4, r2
 8001a7e:	2280      	movs	r2, #128	; 0x80
 8001a80:	0412      	lsls	r2, r2, #16
 8001a82:	4314      	orrs	r4, r2
 8001a84:	4ad5      	ldr	r2, [pc, #852]	; (8001ddc <__aeabi_dmul+0x390>)
 8001a86:	00c5      	lsls	r5, r0, #3
 8001a88:	4694      	mov	ip, r2
 8001a8a:	4463      	add	r3, ip
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	2300      	movs	r3, #0
 8001a90:	4699      	mov	r9, r3
 8001a92:	469b      	mov	fp, r3
 8001a94:	4643      	mov	r3, r8
 8001a96:	4642      	mov	r2, r8
 8001a98:	031e      	lsls	r6, r3, #12
 8001a9a:	0fd2      	lsrs	r2, r2, #31
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4650      	mov	r0, sl
 8001aa0:	4690      	mov	r8, r2
 8001aa2:	0b36      	lsrs	r6, r6, #12
 8001aa4:	0d5b      	lsrs	r3, r3, #21
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_dmul+0x5e>
 8001aa8:	e120      	b.n	8001cec <__aeabi_dmul+0x2a0>
 8001aaa:	4acb      	ldr	r2, [pc, #812]	; (8001dd8 <__aeabi_dmul+0x38c>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d100      	bne.n	8001ab2 <__aeabi_dmul+0x66>
 8001ab0:	e162      	b.n	8001d78 <__aeabi_dmul+0x32c>
 8001ab2:	49ca      	ldr	r1, [pc, #808]	; (8001ddc <__aeabi_dmul+0x390>)
 8001ab4:	0f42      	lsrs	r2, r0, #29
 8001ab6:	468c      	mov	ip, r1
 8001ab8:	9900      	ldr	r1, [sp, #0]
 8001aba:	4463      	add	r3, ip
 8001abc:	00f6      	lsls	r6, r6, #3
 8001abe:	468c      	mov	ip, r1
 8001ac0:	4316      	orrs	r6, r2
 8001ac2:	2280      	movs	r2, #128	; 0x80
 8001ac4:	449c      	add	ip, r3
 8001ac6:	0412      	lsls	r2, r2, #16
 8001ac8:	4663      	mov	r3, ip
 8001aca:	4316      	orrs	r6, r2
 8001acc:	00c2      	lsls	r2, r0, #3
 8001ace:	2000      	movs	r0, #0
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	9900      	ldr	r1, [sp, #0]
 8001ad4:	4643      	mov	r3, r8
 8001ad6:	3101      	adds	r1, #1
 8001ad8:	468c      	mov	ip, r1
 8001ada:	4649      	mov	r1, r9
 8001adc:	407b      	eors	r3, r7
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	290f      	cmp	r1, #15
 8001ae2:	d826      	bhi.n	8001b32 <__aeabi_dmul+0xe6>
 8001ae4:	4bbe      	ldr	r3, [pc, #760]	; (8001de0 <__aeabi_dmul+0x394>)
 8001ae6:	0089      	lsls	r1, r1, #2
 8001ae8:	5859      	ldr	r1, [r3, r1]
 8001aea:	468f      	mov	pc, r1
 8001aec:	4643      	mov	r3, r8
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	0034      	movs	r4, r6
 8001af2:	0015      	movs	r5, r2
 8001af4:	4683      	mov	fp, r0
 8001af6:	465b      	mov	r3, fp
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d016      	beq.n	8001b2a <__aeabi_dmul+0xde>
 8001afc:	2b03      	cmp	r3, #3
 8001afe:	d100      	bne.n	8001b02 <__aeabi_dmul+0xb6>
 8001b00:	e203      	b.n	8001f0a <__aeabi_dmul+0x4be>
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d000      	beq.n	8001b08 <__aeabi_dmul+0xbc>
 8001b06:	e0cd      	b.n	8001ca4 <__aeabi_dmul+0x258>
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2400      	movs	r4, #0
 8001b0c:	2500      	movs	r5, #0
 8001b0e:	9b01      	ldr	r3, [sp, #4]
 8001b10:	0512      	lsls	r2, r2, #20
 8001b12:	4322      	orrs	r2, r4
 8001b14:	07db      	lsls	r3, r3, #31
 8001b16:	431a      	orrs	r2, r3
 8001b18:	0028      	movs	r0, r5
 8001b1a:	0011      	movs	r1, r2
 8001b1c:	b007      	add	sp, #28
 8001b1e:	bcf0      	pop	{r4, r5, r6, r7}
 8001b20:	46bb      	mov	fp, r7
 8001b22:	46b2      	mov	sl, r6
 8001b24:	46a9      	mov	r9, r5
 8001b26:	46a0      	mov	r8, r4
 8001b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b2a:	2400      	movs	r4, #0
 8001b2c:	2500      	movs	r5, #0
 8001b2e:	4aaa      	ldr	r2, [pc, #680]	; (8001dd8 <__aeabi_dmul+0x38c>)
 8001b30:	e7ed      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001b32:	0c28      	lsrs	r0, r5, #16
 8001b34:	042d      	lsls	r5, r5, #16
 8001b36:	0c2d      	lsrs	r5, r5, #16
 8001b38:	002b      	movs	r3, r5
 8001b3a:	0c11      	lsrs	r1, r2, #16
 8001b3c:	0412      	lsls	r2, r2, #16
 8001b3e:	0c12      	lsrs	r2, r2, #16
 8001b40:	4353      	muls	r3, r2
 8001b42:	4698      	mov	r8, r3
 8001b44:	0013      	movs	r3, r2
 8001b46:	002f      	movs	r7, r5
 8001b48:	4343      	muls	r3, r0
 8001b4a:	4699      	mov	r9, r3
 8001b4c:	434f      	muls	r7, r1
 8001b4e:	444f      	add	r7, r9
 8001b50:	46bb      	mov	fp, r7
 8001b52:	4647      	mov	r7, r8
 8001b54:	000b      	movs	r3, r1
 8001b56:	0c3f      	lsrs	r7, r7, #16
 8001b58:	46ba      	mov	sl, r7
 8001b5a:	4343      	muls	r3, r0
 8001b5c:	44da      	add	sl, fp
 8001b5e:	9302      	str	r3, [sp, #8]
 8001b60:	45d1      	cmp	r9, sl
 8001b62:	d904      	bls.n	8001b6e <__aeabi_dmul+0x122>
 8001b64:	2780      	movs	r7, #128	; 0x80
 8001b66:	027f      	lsls	r7, r7, #9
 8001b68:	46b9      	mov	r9, r7
 8001b6a:	444b      	add	r3, r9
 8001b6c:	9302      	str	r3, [sp, #8]
 8001b6e:	4653      	mov	r3, sl
 8001b70:	0c1b      	lsrs	r3, r3, #16
 8001b72:	469b      	mov	fp, r3
 8001b74:	4653      	mov	r3, sl
 8001b76:	041f      	lsls	r7, r3, #16
 8001b78:	4643      	mov	r3, r8
 8001b7a:	041b      	lsls	r3, r3, #16
 8001b7c:	0c1b      	lsrs	r3, r3, #16
 8001b7e:	4698      	mov	r8, r3
 8001b80:	003b      	movs	r3, r7
 8001b82:	4443      	add	r3, r8
 8001b84:	9304      	str	r3, [sp, #16]
 8001b86:	0c33      	lsrs	r3, r6, #16
 8001b88:	0436      	lsls	r6, r6, #16
 8001b8a:	0c36      	lsrs	r6, r6, #16
 8001b8c:	4698      	mov	r8, r3
 8001b8e:	0033      	movs	r3, r6
 8001b90:	4343      	muls	r3, r0
 8001b92:	4699      	mov	r9, r3
 8001b94:	4643      	mov	r3, r8
 8001b96:	4343      	muls	r3, r0
 8001b98:	002f      	movs	r7, r5
 8001b9a:	469a      	mov	sl, r3
 8001b9c:	4643      	mov	r3, r8
 8001b9e:	4377      	muls	r7, r6
 8001ba0:	435d      	muls	r5, r3
 8001ba2:	0c38      	lsrs	r0, r7, #16
 8001ba4:	444d      	add	r5, r9
 8001ba6:	1945      	adds	r5, r0, r5
 8001ba8:	45a9      	cmp	r9, r5
 8001baa:	d903      	bls.n	8001bb4 <__aeabi_dmul+0x168>
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	025b      	lsls	r3, r3, #9
 8001bb0:	4699      	mov	r9, r3
 8001bb2:	44ca      	add	sl, r9
 8001bb4:	043f      	lsls	r7, r7, #16
 8001bb6:	0c28      	lsrs	r0, r5, #16
 8001bb8:	0c3f      	lsrs	r7, r7, #16
 8001bba:	042d      	lsls	r5, r5, #16
 8001bbc:	19ed      	adds	r5, r5, r7
 8001bbe:	0c27      	lsrs	r7, r4, #16
 8001bc0:	0424      	lsls	r4, r4, #16
 8001bc2:	0c24      	lsrs	r4, r4, #16
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	0020      	movs	r0, r4
 8001bc8:	4350      	muls	r0, r2
 8001bca:	437a      	muls	r2, r7
 8001bcc:	4691      	mov	r9, r2
 8001bce:	003a      	movs	r2, r7
 8001bd0:	4453      	add	r3, sl
 8001bd2:	9305      	str	r3, [sp, #20]
 8001bd4:	0c03      	lsrs	r3, r0, #16
 8001bd6:	469a      	mov	sl, r3
 8001bd8:	434a      	muls	r2, r1
 8001bda:	4361      	muls	r1, r4
 8001bdc:	4449      	add	r1, r9
 8001bde:	4451      	add	r1, sl
 8001be0:	44ab      	add	fp, r5
 8001be2:	4589      	cmp	r9, r1
 8001be4:	d903      	bls.n	8001bee <__aeabi_dmul+0x1a2>
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	025b      	lsls	r3, r3, #9
 8001bea:	4699      	mov	r9, r3
 8001bec:	444a      	add	r2, r9
 8001bee:	0400      	lsls	r0, r0, #16
 8001bf0:	0c0b      	lsrs	r3, r1, #16
 8001bf2:	0c00      	lsrs	r0, r0, #16
 8001bf4:	0409      	lsls	r1, r1, #16
 8001bf6:	1809      	adds	r1, r1, r0
 8001bf8:	0020      	movs	r0, r4
 8001bfa:	4699      	mov	r9, r3
 8001bfc:	4643      	mov	r3, r8
 8001bfe:	4370      	muls	r0, r6
 8001c00:	435c      	muls	r4, r3
 8001c02:	437e      	muls	r6, r7
 8001c04:	435f      	muls	r7, r3
 8001c06:	0c03      	lsrs	r3, r0, #16
 8001c08:	4698      	mov	r8, r3
 8001c0a:	19a4      	adds	r4, r4, r6
 8001c0c:	4444      	add	r4, r8
 8001c0e:	444a      	add	r2, r9
 8001c10:	9703      	str	r7, [sp, #12]
 8001c12:	42a6      	cmp	r6, r4
 8001c14:	d904      	bls.n	8001c20 <__aeabi_dmul+0x1d4>
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	025b      	lsls	r3, r3, #9
 8001c1a:	4698      	mov	r8, r3
 8001c1c:	4447      	add	r7, r8
 8001c1e:	9703      	str	r7, [sp, #12]
 8001c20:	0423      	lsls	r3, r4, #16
 8001c22:	9e02      	ldr	r6, [sp, #8]
 8001c24:	469a      	mov	sl, r3
 8001c26:	9b05      	ldr	r3, [sp, #20]
 8001c28:	445e      	add	r6, fp
 8001c2a:	4698      	mov	r8, r3
 8001c2c:	42ae      	cmp	r6, r5
 8001c2e:	41ad      	sbcs	r5, r5
 8001c30:	1876      	adds	r6, r6, r1
 8001c32:	428e      	cmp	r6, r1
 8001c34:	4189      	sbcs	r1, r1
 8001c36:	0400      	lsls	r0, r0, #16
 8001c38:	0c00      	lsrs	r0, r0, #16
 8001c3a:	4450      	add	r0, sl
 8001c3c:	4440      	add	r0, r8
 8001c3e:	426d      	negs	r5, r5
 8001c40:	1947      	adds	r7, r0, r5
 8001c42:	46b8      	mov	r8, r7
 8001c44:	4693      	mov	fp, r2
 8001c46:	4249      	negs	r1, r1
 8001c48:	4689      	mov	r9, r1
 8001c4a:	44c3      	add	fp, r8
 8001c4c:	44d9      	add	r9, fp
 8001c4e:	4298      	cmp	r0, r3
 8001c50:	4180      	sbcs	r0, r0
 8001c52:	45a8      	cmp	r8, r5
 8001c54:	41ad      	sbcs	r5, r5
 8001c56:	4593      	cmp	fp, r2
 8001c58:	4192      	sbcs	r2, r2
 8001c5a:	4589      	cmp	r9, r1
 8001c5c:	4189      	sbcs	r1, r1
 8001c5e:	426d      	negs	r5, r5
 8001c60:	4240      	negs	r0, r0
 8001c62:	4328      	orrs	r0, r5
 8001c64:	0c24      	lsrs	r4, r4, #16
 8001c66:	4252      	negs	r2, r2
 8001c68:	4249      	negs	r1, r1
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	9b03      	ldr	r3, [sp, #12]
 8001c6e:	1900      	adds	r0, r0, r4
 8001c70:	1880      	adds	r0, r0, r2
 8001c72:	18c7      	adds	r7, r0, r3
 8001c74:	464b      	mov	r3, r9
 8001c76:	0ddc      	lsrs	r4, r3, #23
 8001c78:	9b04      	ldr	r3, [sp, #16]
 8001c7a:	0275      	lsls	r5, r6, #9
 8001c7c:	431d      	orrs	r5, r3
 8001c7e:	1e6a      	subs	r2, r5, #1
 8001c80:	4195      	sbcs	r5, r2
 8001c82:	464b      	mov	r3, r9
 8001c84:	0df6      	lsrs	r6, r6, #23
 8001c86:	027f      	lsls	r7, r7, #9
 8001c88:	4335      	orrs	r5, r6
 8001c8a:	025a      	lsls	r2, r3, #9
 8001c8c:	433c      	orrs	r4, r7
 8001c8e:	4315      	orrs	r5, r2
 8001c90:	01fb      	lsls	r3, r7, #7
 8001c92:	d400      	bmi.n	8001c96 <__aeabi_dmul+0x24a>
 8001c94:	e11c      	b.n	8001ed0 <__aeabi_dmul+0x484>
 8001c96:	2101      	movs	r1, #1
 8001c98:	086a      	lsrs	r2, r5, #1
 8001c9a:	400d      	ands	r5, r1
 8001c9c:	4315      	orrs	r5, r2
 8001c9e:	07e2      	lsls	r2, r4, #31
 8001ca0:	4315      	orrs	r5, r2
 8001ca2:	0864      	lsrs	r4, r4, #1
 8001ca4:	494f      	ldr	r1, [pc, #316]	; (8001de4 <__aeabi_dmul+0x398>)
 8001ca6:	4461      	add	r1, ip
 8001ca8:	2900      	cmp	r1, #0
 8001caa:	dc00      	bgt.n	8001cae <__aeabi_dmul+0x262>
 8001cac:	e0b0      	b.n	8001e10 <__aeabi_dmul+0x3c4>
 8001cae:	076b      	lsls	r3, r5, #29
 8001cb0:	d009      	beq.n	8001cc6 <__aeabi_dmul+0x27a>
 8001cb2:	220f      	movs	r2, #15
 8001cb4:	402a      	ands	r2, r5
 8001cb6:	2a04      	cmp	r2, #4
 8001cb8:	d005      	beq.n	8001cc6 <__aeabi_dmul+0x27a>
 8001cba:	1d2a      	adds	r2, r5, #4
 8001cbc:	42aa      	cmp	r2, r5
 8001cbe:	41ad      	sbcs	r5, r5
 8001cc0:	426d      	negs	r5, r5
 8001cc2:	1964      	adds	r4, r4, r5
 8001cc4:	0015      	movs	r5, r2
 8001cc6:	01e3      	lsls	r3, r4, #7
 8001cc8:	d504      	bpl.n	8001cd4 <__aeabi_dmul+0x288>
 8001cca:	2180      	movs	r1, #128	; 0x80
 8001ccc:	4a46      	ldr	r2, [pc, #280]	; (8001de8 <__aeabi_dmul+0x39c>)
 8001cce:	00c9      	lsls	r1, r1, #3
 8001cd0:	4014      	ands	r4, r2
 8001cd2:	4461      	add	r1, ip
 8001cd4:	4a45      	ldr	r2, [pc, #276]	; (8001dec <__aeabi_dmul+0x3a0>)
 8001cd6:	4291      	cmp	r1, r2
 8001cd8:	dd00      	ble.n	8001cdc <__aeabi_dmul+0x290>
 8001cda:	e726      	b.n	8001b2a <__aeabi_dmul+0xde>
 8001cdc:	0762      	lsls	r2, r4, #29
 8001cde:	08ed      	lsrs	r5, r5, #3
 8001ce0:	0264      	lsls	r4, r4, #9
 8001ce2:	0549      	lsls	r1, r1, #21
 8001ce4:	4315      	orrs	r5, r2
 8001ce6:	0b24      	lsrs	r4, r4, #12
 8001ce8:	0d4a      	lsrs	r2, r1, #21
 8001cea:	e710      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001cec:	4652      	mov	r2, sl
 8001cee:	4332      	orrs	r2, r6
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dmul+0x2a8>
 8001cf2:	e07f      	b.n	8001df4 <__aeabi_dmul+0x3a8>
 8001cf4:	2e00      	cmp	r6, #0
 8001cf6:	d100      	bne.n	8001cfa <__aeabi_dmul+0x2ae>
 8001cf8:	e0dc      	b.n	8001eb4 <__aeabi_dmul+0x468>
 8001cfa:	0030      	movs	r0, r6
 8001cfc:	f000 fe1e 	bl	800293c <__clzsi2>
 8001d00:	0002      	movs	r2, r0
 8001d02:	3a0b      	subs	r2, #11
 8001d04:	231d      	movs	r3, #29
 8001d06:	0001      	movs	r1, r0
 8001d08:	1a9b      	subs	r3, r3, r2
 8001d0a:	4652      	mov	r2, sl
 8001d0c:	3908      	subs	r1, #8
 8001d0e:	40da      	lsrs	r2, r3
 8001d10:	408e      	lsls	r6, r1
 8001d12:	4316      	orrs	r6, r2
 8001d14:	4652      	mov	r2, sl
 8001d16:	408a      	lsls	r2, r1
 8001d18:	9b00      	ldr	r3, [sp, #0]
 8001d1a:	4935      	ldr	r1, [pc, #212]	; (8001df0 <__aeabi_dmul+0x3a4>)
 8001d1c:	1a18      	subs	r0, r3, r0
 8001d1e:	0003      	movs	r3, r0
 8001d20:	468c      	mov	ip, r1
 8001d22:	4463      	add	r3, ip
 8001d24:	2000      	movs	r0, #0
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	e6d3      	b.n	8001ad2 <__aeabi_dmul+0x86>
 8001d2a:	0025      	movs	r5, r4
 8001d2c:	4305      	orrs	r5, r0
 8001d2e:	d04a      	beq.n	8001dc6 <__aeabi_dmul+0x37a>
 8001d30:	2c00      	cmp	r4, #0
 8001d32:	d100      	bne.n	8001d36 <__aeabi_dmul+0x2ea>
 8001d34:	e0b0      	b.n	8001e98 <__aeabi_dmul+0x44c>
 8001d36:	0020      	movs	r0, r4
 8001d38:	f000 fe00 	bl	800293c <__clzsi2>
 8001d3c:	0001      	movs	r1, r0
 8001d3e:	0002      	movs	r2, r0
 8001d40:	390b      	subs	r1, #11
 8001d42:	231d      	movs	r3, #29
 8001d44:	0010      	movs	r0, r2
 8001d46:	1a5b      	subs	r3, r3, r1
 8001d48:	0031      	movs	r1, r6
 8001d4a:	0035      	movs	r5, r6
 8001d4c:	3808      	subs	r0, #8
 8001d4e:	4084      	lsls	r4, r0
 8001d50:	40d9      	lsrs	r1, r3
 8001d52:	4085      	lsls	r5, r0
 8001d54:	430c      	orrs	r4, r1
 8001d56:	4826      	ldr	r0, [pc, #152]	; (8001df0 <__aeabi_dmul+0x3a4>)
 8001d58:	1a83      	subs	r3, r0, r2
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	4699      	mov	r9, r3
 8001d60:	469b      	mov	fp, r3
 8001d62:	e697      	b.n	8001a94 <__aeabi_dmul+0x48>
 8001d64:	0005      	movs	r5, r0
 8001d66:	4325      	orrs	r5, r4
 8001d68:	d126      	bne.n	8001db8 <__aeabi_dmul+0x36c>
 8001d6a:	2208      	movs	r2, #8
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2302      	movs	r3, #2
 8001d70:	2400      	movs	r4, #0
 8001d72:	4691      	mov	r9, r2
 8001d74:	469b      	mov	fp, r3
 8001d76:	e68d      	b.n	8001a94 <__aeabi_dmul+0x48>
 8001d78:	4652      	mov	r2, sl
 8001d7a:	9b00      	ldr	r3, [sp, #0]
 8001d7c:	4332      	orrs	r2, r6
 8001d7e:	d110      	bne.n	8001da2 <__aeabi_dmul+0x356>
 8001d80:	4915      	ldr	r1, [pc, #84]	; (8001dd8 <__aeabi_dmul+0x38c>)
 8001d82:	2600      	movs	r6, #0
 8001d84:	468c      	mov	ip, r1
 8001d86:	4463      	add	r3, ip
 8001d88:	4649      	mov	r1, r9
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	4319      	orrs	r1, r3
 8001d90:	4689      	mov	r9, r1
 8001d92:	2002      	movs	r0, #2
 8001d94:	e69d      	b.n	8001ad2 <__aeabi_dmul+0x86>
 8001d96:	465b      	mov	r3, fp
 8001d98:	9701      	str	r7, [sp, #4]
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d000      	beq.n	8001da0 <__aeabi_dmul+0x354>
 8001d9e:	e6ad      	b.n	8001afc <__aeabi_dmul+0xb0>
 8001da0:	e6c3      	b.n	8001b2a <__aeabi_dmul+0xde>
 8001da2:	4a0d      	ldr	r2, [pc, #52]	; (8001dd8 <__aeabi_dmul+0x38c>)
 8001da4:	2003      	movs	r0, #3
 8001da6:	4694      	mov	ip, r2
 8001da8:	4463      	add	r3, ip
 8001daa:	464a      	mov	r2, r9
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	2303      	movs	r3, #3
 8001db0:	431a      	orrs	r2, r3
 8001db2:	4691      	mov	r9, r2
 8001db4:	4652      	mov	r2, sl
 8001db6:	e68c      	b.n	8001ad2 <__aeabi_dmul+0x86>
 8001db8:	220c      	movs	r2, #12
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	0005      	movs	r5, r0
 8001dc0:	4691      	mov	r9, r2
 8001dc2:	469b      	mov	fp, r3
 8001dc4:	e666      	b.n	8001a94 <__aeabi_dmul+0x48>
 8001dc6:	2304      	movs	r3, #4
 8001dc8:	4699      	mov	r9, r3
 8001dca:	2300      	movs	r3, #0
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	2400      	movs	r4, #0
 8001dd2:	469b      	mov	fp, r3
 8001dd4:	e65e      	b.n	8001a94 <__aeabi_dmul+0x48>
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	000007ff 	.word	0x000007ff
 8001ddc:	fffffc01 	.word	0xfffffc01
 8001de0:	0800b680 	.word	0x0800b680
 8001de4:	000003ff 	.word	0x000003ff
 8001de8:	feffffff 	.word	0xfeffffff
 8001dec:	000007fe 	.word	0x000007fe
 8001df0:	fffffc0d 	.word	0xfffffc0d
 8001df4:	4649      	mov	r1, r9
 8001df6:	2301      	movs	r3, #1
 8001df8:	4319      	orrs	r1, r3
 8001dfa:	4689      	mov	r9, r1
 8001dfc:	2600      	movs	r6, #0
 8001dfe:	2001      	movs	r0, #1
 8001e00:	e667      	b.n	8001ad2 <__aeabi_dmul+0x86>
 8001e02:	2300      	movs	r3, #0
 8001e04:	2480      	movs	r4, #128	; 0x80
 8001e06:	2500      	movs	r5, #0
 8001e08:	4a43      	ldr	r2, [pc, #268]	; (8001f18 <__aeabi_dmul+0x4cc>)
 8001e0a:	9301      	str	r3, [sp, #4]
 8001e0c:	0324      	lsls	r4, r4, #12
 8001e0e:	e67e      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001e10:	2001      	movs	r0, #1
 8001e12:	1a40      	subs	r0, r0, r1
 8001e14:	2838      	cmp	r0, #56	; 0x38
 8001e16:	dd00      	ble.n	8001e1a <__aeabi_dmul+0x3ce>
 8001e18:	e676      	b.n	8001b08 <__aeabi_dmul+0xbc>
 8001e1a:	281f      	cmp	r0, #31
 8001e1c:	dd5b      	ble.n	8001ed6 <__aeabi_dmul+0x48a>
 8001e1e:	221f      	movs	r2, #31
 8001e20:	0023      	movs	r3, r4
 8001e22:	4252      	negs	r2, r2
 8001e24:	1a51      	subs	r1, r2, r1
 8001e26:	40cb      	lsrs	r3, r1
 8001e28:	0019      	movs	r1, r3
 8001e2a:	2820      	cmp	r0, #32
 8001e2c:	d003      	beq.n	8001e36 <__aeabi_dmul+0x3ea>
 8001e2e:	4a3b      	ldr	r2, [pc, #236]	; (8001f1c <__aeabi_dmul+0x4d0>)
 8001e30:	4462      	add	r2, ip
 8001e32:	4094      	lsls	r4, r2
 8001e34:	4325      	orrs	r5, r4
 8001e36:	1e6a      	subs	r2, r5, #1
 8001e38:	4195      	sbcs	r5, r2
 8001e3a:	002a      	movs	r2, r5
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	2107      	movs	r1, #7
 8001e40:	000d      	movs	r5, r1
 8001e42:	2400      	movs	r4, #0
 8001e44:	4015      	ands	r5, r2
 8001e46:	4211      	tst	r1, r2
 8001e48:	d05b      	beq.n	8001f02 <__aeabi_dmul+0x4b6>
 8001e4a:	210f      	movs	r1, #15
 8001e4c:	2400      	movs	r4, #0
 8001e4e:	4011      	ands	r1, r2
 8001e50:	2904      	cmp	r1, #4
 8001e52:	d053      	beq.n	8001efc <__aeabi_dmul+0x4b0>
 8001e54:	1d11      	adds	r1, r2, #4
 8001e56:	4291      	cmp	r1, r2
 8001e58:	4192      	sbcs	r2, r2
 8001e5a:	4252      	negs	r2, r2
 8001e5c:	18a4      	adds	r4, r4, r2
 8001e5e:	000a      	movs	r2, r1
 8001e60:	0223      	lsls	r3, r4, #8
 8001e62:	d54b      	bpl.n	8001efc <__aeabi_dmul+0x4b0>
 8001e64:	2201      	movs	r2, #1
 8001e66:	2400      	movs	r4, #0
 8001e68:	2500      	movs	r5, #0
 8001e6a:	e650      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001e6c:	2380      	movs	r3, #128	; 0x80
 8001e6e:	031b      	lsls	r3, r3, #12
 8001e70:	421c      	tst	r4, r3
 8001e72:	d009      	beq.n	8001e88 <__aeabi_dmul+0x43c>
 8001e74:	421e      	tst	r6, r3
 8001e76:	d107      	bne.n	8001e88 <__aeabi_dmul+0x43c>
 8001e78:	4333      	orrs	r3, r6
 8001e7a:	031c      	lsls	r4, r3, #12
 8001e7c:	4643      	mov	r3, r8
 8001e7e:	0015      	movs	r5, r2
 8001e80:	0b24      	lsrs	r4, r4, #12
 8001e82:	4a25      	ldr	r2, [pc, #148]	; (8001f18 <__aeabi_dmul+0x4cc>)
 8001e84:	9301      	str	r3, [sp, #4]
 8001e86:	e642      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001e88:	2280      	movs	r2, #128	; 0x80
 8001e8a:	0312      	lsls	r2, r2, #12
 8001e8c:	4314      	orrs	r4, r2
 8001e8e:	0324      	lsls	r4, r4, #12
 8001e90:	4a21      	ldr	r2, [pc, #132]	; (8001f18 <__aeabi_dmul+0x4cc>)
 8001e92:	0b24      	lsrs	r4, r4, #12
 8001e94:	9701      	str	r7, [sp, #4]
 8001e96:	e63a      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001e98:	f000 fd50 	bl	800293c <__clzsi2>
 8001e9c:	0001      	movs	r1, r0
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	3115      	adds	r1, #21
 8001ea2:	3220      	adds	r2, #32
 8001ea4:	291c      	cmp	r1, #28
 8001ea6:	dc00      	bgt.n	8001eaa <__aeabi_dmul+0x45e>
 8001ea8:	e74b      	b.n	8001d42 <__aeabi_dmul+0x2f6>
 8001eaa:	0034      	movs	r4, r6
 8001eac:	3808      	subs	r0, #8
 8001eae:	2500      	movs	r5, #0
 8001eb0:	4084      	lsls	r4, r0
 8001eb2:	e750      	b.n	8001d56 <__aeabi_dmul+0x30a>
 8001eb4:	f000 fd42 	bl	800293c <__clzsi2>
 8001eb8:	0003      	movs	r3, r0
 8001eba:	001a      	movs	r2, r3
 8001ebc:	3215      	adds	r2, #21
 8001ebe:	3020      	adds	r0, #32
 8001ec0:	2a1c      	cmp	r2, #28
 8001ec2:	dc00      	bgt.n	8001ec6 <__aeabi_dmul+0x47a>
 8001ec4:	e71e      	b.n	8001d04 <__aeabi_dmul+0x2b8>
 8001ec6:	4656      	mov	r6, sl
 8001ec8:	3b08      	subs	r3, #8
 8001eca:	2200      	movs	r2, #0
 8001ecc:	409e      	lsls	r6, r3
 8001ece:	e723      	b.n	8001d18 <__aeabi_dmul+0x2cc>
 8001ed0:	9b00      	ldr	r3, [sp, #0]
 8001ed2:	469c      	mov	ip, r3
 8001ed4:	e6e6      	b.n	8001ca4 <__aeabi_dmul+0x258>
 8001ed6:	4912      	ldr	r1, [pc, #72]	; (8001f20 <__aeabi_dmul+0x4d4>)
 8001ed8:	0022      	movs	r2, r4
 8001eda:	4461      	add	r1, ip
 8001edc:	002e      	movs	r6, r5
 8001ede:	408d      	lsls	r5, r1
 8001ee0:	408a      	lsls	r2, r1
 8001ee2:	40c6      	lsrs	r6, r0
 8001ee4:	1e69      	subs	r1, r5, #1
 8001ee6:	418d      	sbcs	r5, r1
 8001ee8:	4332      	orrs	r2, r6
 8001eea:	432a      	orrs	r2, r5
 8001eec:	40c4      	lsrs	r4, r0
 8001eee:	0753      	lsls	r3, r2, #29
 8001ef0:	d0b6      	beq.n	8001e60 <__aeabi_dmul+0x414>
 8001ef2:	210f      	movs	r1, #15
 8001ef4:	4011      	ands	r1, r2
 8001ef6:	2904      	cmp	r1, #4
 8001ef8:	d1ac      	bne.n	8001e54 <__aeabi_dmul+0x408>
 8001efa:	e7b1      	b.n	8001e60 <__aeabi_dmul+0x414>
 8001efc:	0765      	lsls	r5, r4, #29
 8001efe:	0264      	lsls	r4, r4, #9
 8001f00:	0b24      	lsrs	r4, r4, #12
 8001f02:	08d2      	lsrs	r2, r2, #3
 8001f04:	4315      	orrs	r5, r2
 8001f06:	2200      	movs	r2, #0
 8001f08:	e601      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001f0a:	2280      	movs	r2, #128	; 0x80
 8001f0c:	0312      	lsls	r2, r2, #12
 8001f0e:	4314      	orrs	r4, r2
 8001f10:	0324      	lsls	r4, r4, #12
 8001f12:	4a01      	ldr	r2, [pc, #4]	; (8001f18 <__aeabi_dmul+0x4cc>)
 8001f14:	0b24      	lsrs	r4, r4, #12
 8001f16:	e5fa      	b.n	8001b0e <__aeabi_dmul+0xc2>
 8001f18:	000007ff 	.word	0x000007ff
 8001f1c:	0000043e 	.word	0x0000043e
 8001f20:	0000041e 	.word	0x0000041e

08001f24 <__aeabi_dsub>:
 8001f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f26:	4657      	mov	r7, sl
 8001f28:	464e      	mov	r6, r9
 8001f2a:	4645      	mov	r5, r8
 8001f2c:	46de      	mov	lr, fp
 8001f2e:	b5e0      	push	{r5, r6, r7, lr}
 8001f30:	001e      	movs	r6, r3
 8001f32:	0017      	movs	r7, r2
 8001f34:	004a      	lsls	r2, r1, #1
 8001f36:	030b      	lsls	r3, r1, #12
 8001f38:	0d52      	lsrs	r2, r2, #21
 8001f3a:	0a5b      	lsrs	r3, r3, #9
 8001f3c:	4690      	mov	r8, r2
 8001f3e:	0f42      	lsrs	r2, r0, #29
 8001f40:	431a      	orrs	r2, r3
 8001f42:	0fcd      	lsrs	r5, r1, #31
 8001f44:	4ccd      	ldr	r4, [pc, #820]	; (800227c <__aeabi_dsub+0x358>)
 8001f46:	0331      	lsls	r1, r6, #12
 8001f48:	00c3      	lsls	r3, r0, #3
 8001f4a:	4694      	mov	ip, r2
 8001f4c:	0070      	lsls	r0, r6, #1
 8001f4e:	0f7a      	lsrs	r2, r7, #29
 8001f50:	0a49      	lsrs	r1, r1, #9
 8001f52:	00ff      	lsls	r7, r7, #3
 8001f54:	469a      	mov	sl, r3
 8001f56:	46b9      	mov	r9, r7
 8001f58:	0d40      	lsrs	r0, r0, #21
 8001f5a:	0ff6      	lsrs	r6, r6, #31
 8001f5c:	4311      	orrs	r1, r2
 8001f5e:	42a0      	cmp	r0, r4
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x40>
 8001f62:	e0b1      	b.n	80020c8 <__aeabi_dsub+0x1a4>
 8001f64:	2201      	movs	r2, #1
 8001f66:	4056      	eors	r6, r2
 8001f68:	46b3      	mov	fp, r6
 8001f6a:	42b5      	cmp	r5, r6
 8001f6c:	d100      	bne.n	8001f70 <__aeabi_dsub+0x4c>
 8001f6e:	e088      	b.n	8002082 <__aeabi_dsub+0x15e>
 8001f70:	4642      	mov	r2, r8
 8001f72:	1a12      	subs	r2, r2, r0
 8001f74:	2a00      	cmp	r2, #0
 8001f76:	dc00      	bgt.n	8001f7a <__aeabi_dsub+0x56>
 8001f78:	e0ae      	b.n	80020d8 <__aeabi_dsub+0x1b4>
 8001f7a:	2800      	cmp	r0, #0
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x5c>
 8001f7e:	e0c1      	b.n	8002104 <__aeabi_dsub+0x1e0>
 8001f80:	48be      	ldr	r0, [pc, #760]	; (800227c <__aeabi_dsub+0x358>)
 8001f82:	4580      	cmp	r8, r0
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x64>
 8001f86:	e151      	b.n	800222c <__aeabi_dsub+0x308>
 8001f88:	2080      	movs	r0, #128	; 0x80
 8001f8a:	0400      	lsls	r0, r0, #16
 8001f8c:	4301      	orrs	r1, r0
 8001f8e:	2a38      	cmp	r2, #56	; 0x38
 8001f90:	dd00      	ble.n	8001f94 <__aeabi_dsub+0x70>
 8001f92:	e17b      	b.n	800228c <__aeabi_dsub+0x368>
 8001f94:	2a1f      	cmp	r2, #31
 8001f96:	dd00      	ble.n	8001f9a <__aeabi_dsub+0x76>
 8001f98:	e1ee      	b.n	8002378 <__aeabi_dsub+0x454>
 8001f9a:	2020      	movs	r0, #32
 8001f9c:	003e      	movs	r6, r7
 8001f9e:	1a80      	subs	r0, r0, r2
 8001fa0:	000c      	movs	r4, r1
 8001fa2:	40d6      	lsrs	r6, r2
 8001fa4:	40d1      	lsrs	r1, r2
 8001fa6:	4087      	lsls	r7, r0
 8001fa8:	4662      	mov	r2, ip
 8001faa:	4084      	lsls	r4, r0
 8001fac:	1a52      	subs	r2, r2, r1
 8001fae:	1e78      	subs	r0, r7, #1
 8001fb0:	4187      	sbcs	r7, r0
 8001fb2:	4694      	mov	ip, r2
 8001fb4:	4334      	orrs	r4, r6
 8001fb6:	4327      	orrs	r7, r4
 8001fb8:	1bdc      	subs	r4, r3, r7
 8001fba:	42a3      	cmp	r3, r4
 8001fbc:	419b      	sbcs	r3, r3
 8001fbe:	4662      	mov	r2, ip
 8001fc0:	425b      	negs	r3, r3
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	4699      	mov	r9, r3
 8001fc6:	464b      	mov	r3, r9
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	d400      	bmi.n	8001fce <__aeabi_dsub+0xaa>
 8001fcc:	e118      	b.n	8002200 <__aeabi_dsub+0x2dc>
 8001fce:	464b      	mov	r3, r9
 8001fd0:	0258      	lsls	r0, r3, #9
 8001fd2:	0a43      	lsrs	r3, r0, #9
 8001fd4:	4699      	mov	r9, r3
 8001fd6:	464b      	mov	r3, r9
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0xba>
 8001fdc:	e137      	b.n	800224e <__aeabi_dsub+0x32a>
 8001fde:	4648      	mov	r0, r9
 8001fe0:	f000 fcac 	bl	800293c <__clzsi2>
 8001fe4:	0001      	movs	r1, r0
 8001fe6:	3908      	subs	r1, #8
 8001fe8:	2320      	movs	r3, #32
 8001fea:	0022      	movs	r2, r4
 8001fec:	4648      	mov	r0, r9
 8001fee:	1a5b      	subs	r3, r3, r1
 8001ff0:	40da      	lsrs	r2, r3
 8001ff2:	4088      	lsls	r0, r1
 8001ff4:	408c      	lsls	r4, r1
 8001ff6:	4643      	mov	r3, r8
 8001ff8:	4310      	orrs	r0, r2
 8001ffa:	4588      	cmp	r8, r1
 8001ffc:	dd00      	ble.n	8002000 <__aeabi_dsub+0xdc>
 8001ffe:	e136      	b.n	800226e <__aeabi_dsub+0x34a>
 8002000:	1ac9      	subs	r1, r1, r3
 8002002:	1c4b      	adds	r3, r1, #1
 8002004:	2b1f      	cmp	r3, #31
 8002006:	dd00      	ble.n	800200a <__aeabi_dsub+0xe6>
 8002008:	e0ea      	b.n	80021e0 <__aeabi_dsub+0x2bc>
 800200a:	2220      	movs	r2, #32
 800200c:	0026      	movs	r6, r4
 800200e:	1ad2      	subs	r2, r2, r3
 8002010:	0001      	movs	r1, r0
 8002012:	4094      	lsls	r4, r2
 8002014:	40de      	lsrs	r6, r3
 8002016:	40d8      	lsrs	r0, r3
 8002018:	2300      	movs	r3, #0
 800201a:	4091      	lsls	r1, r2
 800201c:	1e62      	subs	r2, r4, #1
 800201e:	4194      	sbcs	r4, r2
 8002020:	4681      	mov	r9, r0
 8002022:	4698      	mov	r8, r3
 8002024:	4331      	orrs	r1, r6
 8002026:	430c      	orrs	r4, r1
 8002028:	0763      	lsls	r3, r4, #29
 800202a:	d009      	beq.n	8002040 <__aeabi_dsub+0x11c>
 800202c:	230f      	movs	r3, #15
 800202e:	4023      	ands	r3, r4
 8002030:	2b04      	cmp	r3, #4
 8002032:	d005      	beq.n	8002040 <__aeabi_dsub+0x11c>
 8002034:	1d23      	adds	r3, r4, #4
 8002036:	42a3      	cmp	r3, r4
 8002038:	41a4      	sbcs	r4, r4
 800203a:	4264      	negs	r4, r4
 800203c:	44a1      	add	r9, r4
 800203e:	001c      	movs	r4, r3
 8002040:	464b      	mov	r3, r9
 8002042:	021b      	lsls	r3, r3, #8
 8002044:	d400      	bmi.n	8002048 <__aeabi_dsub+0x124>
 8002046:	e0de      	b.n	8002206 <__aeabi_dsub+0x2e2>
 8002048:	4641      	mov	r1, r8
 800204a:	4b8c      	ldr	r3, [pc, #560]	; (800227c <__aeabi_dsub+0x358>)
 800204c:	3101      	adds	r1, #1
 800204e:	4299      	cmp	r1, r3
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x130>
 8002052:	e0e7      	b.n	8002224 <__aeabi_dsub+0x300>
 8002054:	464b      	mov	r3, r9
 8002056:	488a      	ldr	r0, [pc, #552]	; (8002280 <__aeabi_dsub+0x35c>)
 8002058:	08e4      	lsrs	r4, r4, #3
 800205a:	4003      	ands	r3, r0
 800205c:	0018      	movs	r0, r3
 800205e:	0549      	lsls	r1, r1, #21
 8002060:	075b      	lsls	r3, r3, #29
 8002062:	0240      	lsls	r0, r0, #9
 8002064:	4323      	orrs	r3, r4
 8002066:	0d4a      	lsrs	r2, r1, #21
 8002068:	0b04      	lsrs	r4, r0, #12
 800206a:	0512      	lsls	r2, r2, #20
 800206c:	07ed      	lsls	r5, r5, #31
 800206e:	4322      	orrs	r2, r4
 8002070:	432a      	orrs	r2, r5
 8002072:	0018      	movs	r0, r3
 8002074:	0011      	movs	r1, r2
 8002076:	bcf0      	pop	{r4, r5, r6, r7}
 8002078:	46bb      	mov	fp, r7
 800207a:	46b2      	mov	sl, r6
 800207c:	46a9      	mov	r9, r5
 800207e:	46a0      	mov	r8, r4
 8002080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002082:	4642      	mov	r2, r8
 8002084:	1a12      	subs	r2, r2, r0
 8002086:	2a00      	cmp	r2, #0
 8002088:	dd52      	ble.n	8002130 <__aeabi_dsub+0x20c>
 800208a:	2800      	cmp	r0, #0
 800208c:	d100      	bne.n	8002090 <__aeabi_dsub+0x16c>
 800208e:	e09c      	b.n	80021ca <__aeabi_dsub+0x2a6>
 8002090:	45a0      	cmp	r8, r4
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x172>
 8002094:	e0ca      	b.n	800222c <__aeabi_dsub+0x308>
 8002096:	2080      	movs	r0, #128	; 0x80
 8002098:	0400      	lsls	r0, r0, #16
 800209a:	4301      	orrs	r1, r0
 800209c:	2a38      	cmp	r2, #56	; 0x38
 800209e:	dd00      	ble.n	80020a2 <__aeabi_dsub+0x17e>
 80020a0:	e149      	b.n	8002336 <__aeabi_dsub+0x412>
 80020a2:	2a1f      	cmp	r2, #31
 80020a4:	dc00      	bgt.n	80020a8 <__aeabi_dsub+0x184>
 80020a6:	e197      	b.n	80023d8 <__aeabi_dsub+0x4b4>
 80020a8:	0010      	movs	r0, r2
 80020aa:	000e      	movs	r6, r1
 80020ac:	3820      	subs	r0, #32
 80020ae:	40c6      	lsrs	r6, r0
 80020b0:	2a20      	cmp	r2, #32
 80020b2:	d004      	beq.n	80020be <__aeabi_dsub+0x19a>
 80020b4:	2040      	movs	r0, #64	; 0x40
 80020b6:	1a82      	subs	r2, r0, r2
 80020b8:	4091      	lsls	r1, r2
 80020ba:	430f      	orrs	r7, r1
 80020bc:	46b9      	mov	r9, r7
 80020be:	464c      	mov	r4, r9
 80020c0:	1e62      	subs	r2, r4, #1
 80020c2:	4194      	sbcs	r4, r2
 80020c4:	4334      	orrs	r4, r6
 80020c6:	e13a      	b.n	800233e <__aeabi_dsub+0x41a>
 80020c8:	000a      	movs	r2, r1
 80020ca:	433a      	orrs	r2, r7
 80020cc:	d028      	beq.n	8002120 <__aeabi_dsub+0x1fc>
 80020ce:	46b3      	mov	fp, r6
 80020d0:	42b5      	cmp	r5, r6
 80020d2:	d02b      	beq.n	800212c <__aeabi_dsub+0x208>
 80020d4:	4a6b      	ldr	r2, [pc, #428]	; (8002284 <__aeabi_dsub+0x360>)
 80020d6:	4442      	add	r2, r8
 80020d8:	2a00      	cmp	r2, #0
 80020da:	d05d      	beq.n	8002198 <__aeabi_dsub+0x274>
 80020dc:	4642      	mov	r2, r8
 80020de:	4644      	mov	r4, r8
 80020e0:	1a82      	subs	r2, r0, r2
 80020e2:	2c00      	cmp	r4, #0
 80020e4:	d000      	beq.n	80020e8 <__aeabi_dsub+0x1c4>
 80020e6:	e0f5      	b.n	80022d4 <__aeabi_dsub+0x3b0>
 80020e8:	4665      	mov	r5, ip
 80020ea:	431d      	orrs	r5, r3
 80020ec:	d100      	bne.n	80020f0 <__aeabi_dsub+0x1cc>
 80020ee:	e19c      	b.n	800242a <__aeabi_dsub+0x506>
 80020f0:	1e55      	subs	r5, r2, #1
 80020f2:	2a01      	cmp	r2, #1
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dsub+0x1d4>
 80020f6:	e1fb      	b.n	80024f0 <__aeabi_dsub+0x5cc>
 80020f8:	4c60      	ldr	r4, [pc, #384]	; (800227c <__aeabi_dsub+0x358>)
 80020fa:	42a2      	cmp	r2, r4
 80020fc:	d100      	bne.n	8002100 <__aeabi_dsub+0x1dc>
 80020fe:	e1bd      	b.n	800247c <__aeabi_dsub+0x558>
 8002100:	002a      	movs	r2, r5
 8002102:	e0f0      	b.n	80022e6 <__aeabi_dsub+0x3c2>
 8002104:	0008      	movs	r0, r1
 8002106:	4338      	orrs	r0, r7
 8002108:	d100      	bne.n	800210c <__aeabi_dsub+0x1e8>
 800210a:	e0c3      	b.n	8002294 <__aeabi_dsub+0x370>
 800210c:	1e50      	subs	r0, r2, #1
 800210e:	2a01      	cmp	r2, #1
 8002110:	d100      	bne.n	8002114 <__aeabi_dsub+0x1f0>
 8002112:	e1a8      	b.n	8002466 <__aeabi_dsub+0x542>
 8002114:	4c59      	ldr	r4, [pc, #356]	; (800227c <__aeabi_dsub+0x358>)
 8002116:	42a2      	cmp	r2, r4
 8002118:	d100      	bne.n	800211c <__aeabi_dsub+0x1f8>
 800211a:	e087      	b.n	800222c <__aeabi_dsub+0x308>
 800211c:	0002      	movs	r2, r0
 800211e:	e736      	b.n	8001f8e <__aeabi_dsub+0x6a>
 8002120:	2201      	movs	r2, #1
 8002122:	4056      	eors	r6, r2
 8002124:	46b3      	mov	fp, r6
 8002126:	42b5      	cmp	r5, r6
 8002128:	d000      	beq.n	800212c <__aeabi_dsub+0x208>
 800212a:	e721      	b.n	8001f70 <__aeabi_dsub+0x4c>
 800212c:	4a55      	ldr	r2, [pc, #340]	; (8002284 <__aeabi_dsub+0x360>)
 800212e:	4442      	add	r2, r8
 8002130:	2a00      	cmp	r2, #0
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x212>
 8002134:	e0b5      	b.n	80022a2 <__aeabi_dsub+0x37e>
 8002136:	4642      	mov	r2, r8
 8002138:	4644      	mov	r4, r8
 800213a:	1a82      	subs	r2, r0, r2
 800213c:	2c00      	cmp	r4, #0
 800213e:	d100      	bne.n	8002142 <__aeabi_dsub+0x21e>
 8002140:	e138      	b.n	80023b4 <__aeabi_dsub+0x490>
 8002142:	4e4e      	ldr	r6, [pc, #312]	; (800227c <__aeabi_dsub+0x358>)
 8002144:	42b0      	cmp	r0, r6
 8002146:	d100      	bne.n	800214a <__aeabi_dsub+0x226>
 8002148:	e1de      	b.n	8002508 <__aeabi_dsub+0x5e4>
 800214a:	2680      	movs	r6, #128	; 0x80
 800214c:	4664      	mov	r4, ip
 800214e:	0436      	lsls	r6, r6, #16
 8002150:	4334      	orrs	r4, r6
 8002152:	46a4      	mov	ip, r4
 8002154:	2a38      	cmp	r2, #56	; 0x38
 8002156:	dd00      	ble.n	800215a <__aeabi_dsub+0x236>
 8002158:	e196      	b.n	8002488 <__aeabi_dsub+0x564>
 800215a:	2a1f      	cmp	r2, #31
 800215c:	dd00      	ble.n	8002160 <__aeabi_dsub+0x23c>
 800215e:	e224      	b.n	80025aa <__aeabi_dsub+0x686>
 8002160:	2620      	movs	r6, #32
 8002162:	1ab4      	subs	r4, r6, r2
 8002164:	46a2      	mov	sl, r4
 8002166:	4664      	mov	r4, ip
 8002168:	4656      	mov	r6, sl
 800216a:	40b4      	lsls	r4, r6
 800216c:	46a1      	mov	r9, r4
 800216e:	001c      	movs	r4, r3
 8002170:	464e      	mov	r6, r9
 8002172:	40d4      	lsrs	r4, r2
 8002174:	4326      	orrs	r6, r4
 8002176:	0034      	movs	r4, r6
 8002178:	4656      	mov	r6, sl
 800217a:	40b3      	lsls	r3, r6
 800217c:	1e5e      	subs	r6, r3, #1
 800217e:	41b3      	sbcs	r3, r6
 8002180:	431c      	orrs	r4, r3
 8002182:	4663      	mov	r3, ip
 8002184:	40d3      	lsrs	r3, r2
 8002186:	18c9      	adds	r1, r1, r3
 8002188:	19e4      	adds	r4, r4, r7
 800218a:	42bc      	cmp	r4, r7
 800218c:	41bf      	sbcs	r7, r7
 800218e:	427f      	negs	r7, r7
 8002190:	46b9      	mov	r9, r7
 8002192:	4680      	mov	r8, r0
 8002194:	4489      	add	r9, r1
 8002196:	e0d8      	b.n	800234a <__aeabi_dsub+0x426>
 8002198:	4640      	mov	r0, r8
 800219a:	4c3b      	ldr	r4, [pc, #236]	; (8002288 <__aeabi_dsub+0x364>)
 800219c:	3001      	adds	r0, #1
 800219e:	4220      	tst	r0, r4
 80021a0:	d000      	beq.n	80021a4 <__aeabi_dsub+0x280>
 80021a2:	e0b4      	b.n	800230e <__aeabi_dsub+0x3ea>
 80021a4:	4640      	mov	r0, r8
 80021a6:	2800      	cmp	r0, #0
 80021a8:	d000      	beq.n	80021ac <__aeabi_dsub+0x288>
 80021aa:	e144      	b.n	8002436 <__aeabi_dsub+0x512>
 80021ac:	4660      	mov	r0, ip
 80021ae:	4318      	orrs	r0, r3
 80021b0:	d100      	bne.n	80021b4 <__aeabi_dsub+0x290>
 80021b2:	e190      	b.n	80024d6 <__aeabi_dsub+0x5b2>
 80021b4:	0008      	movs	r0, r1
 80021b6:	4338      	orrs	r0, r7
 80021b8:	d000      	beq.n	80021bc <__aeabi_dsub+0x298>
 80021ba:	e1aa      	b.n	8002512 <__aeabi_dsub+0x5ee>
 80021bc:	4661      	mov	r1, ip
 80021be:	08db      	lsrs	r3, r3, #3
 80021c0:	0749      	lsls	r1, r1, #29
 80021c2:	430b      	orrs	r3, r1
 80021c4:	4661      	mov	r1, ip
 80021c6:	08cc      	lsrs	r4, r1, #3
 80021c8:	e027      	b.n	800221a <__aeabi_dsub+0x2f6>
 80021ca:	0008      	movs	r0, r1
 80021cc:	4338      	orrs	r0, r7
 80021ce:	d061      	beq.n	8002294 <__aeabi_dsub+0x370>
 80021d0:	1e50      	subs	r0, r2, #1
 80021d2:	2a01      	cmp	r2, #1
 80021d4:	d100      	bne.n	80021d8 <__aeabi_dsub+0x2b4>
 80021d6:	e139      	b.n	800244c <__aeabi_dsub+0x528>
 80021d8:	42a2      	cmp	r2, r4
 80021da:	d027      	beq.n	800222c <__aeabi_dsub+0x308>
 80021dc:	0002      	movs	r2, r0
 80021de:	e75d      	b.n	800209c <__aeabi_dsub+0x178>
 80021e0:	0002      	movs	r2, r0
 80021e2:	391f      	subs	r1, #31
 80021e4:	40ca      	lsrs	r2, r1
 80021e6:	0011      	movs	r1, r2
 80021e8:	2b20      	cmp	r3, #32
 80021ea:	d003      	beq.n	80021f4 <__aeabi_dsub+0x2d0>
 80021ec:	2240      	movs	r2, #64	; 0x40
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	4098      	lsls	r0, r3
 80021f2:	4304      	orrs	r4, r0
 80021f4:	1e63      	subs	r3, r4, #1
 80021f6:	419c      	sbcs	r4, r3
 80021f8:	2300      	movs	r3, #0
 80021fa:	4699      	mov	r9, r3
 80021fc:	4698      	mov	r8, r3
 80021fe:	430c      	orrs	r4, r1
 8002200:	0763      	lsls	r3, r4, #29
 8002202:	d000      	beq.n	8002206 <__aeabi_dsub+0x2e2>
 8002204:	e712      	b.n	800202c <__aeabi_dsub+0x108>
 8002206:	464b      	mov	r3, r9
 8002208:	464a      	mov	r2, r9
 800220a:	08e4      	lsrs	r4, r4, #3
 800220c:	075b      	lsls	r3, r3, #29
 800220e:	4323      	orrs	r3, r4
 8002210:	08d4      	lsrs	r4, r2, #3
 8002212:	4642      	mov	r2, r8
 8002214:	4919      	ldr	r1, [pc, #100]	; (800227c <__aeabi_dsub+0x358>)
 8002216:	428a      	cmp	r2, r1
 8002218:	d00e      	beq.n	8002238 <__aeabi_dsub+0x314>
 800221a:	0324      	lsls	r4, r4, #12
 800221c:	0552      	lsls	r2, r2, #21
 800221e:	0b24      	lsrs	r4, r4, #12
 8002220:	0d52      	lsrs	r2, r2, #21
 8002222:	e722      	b.n	800206a <__aeabi_dsub+0x146>
 8002224:	000a      	movs	r2, r1
 8002226:	2400      	movs	r4, #0
 8002228:	2300      	movs	r3, #0
 800222a:	e71e      	b.n	800206a <__aeabi_dsub+0x146>
 800222c:	08db      	lsrs	r3, r3, #3
 800222e:	4662      	mov	r2, ip
 8002230:	0752      	lsls	r2, r2, #29
 8002232:	4313      	orrs	r3, r2
 8002234:	4662      	mov	r2, ip
 8002236:	08d4      	lsrs	r4, r2, #3
 8002238:	001a      	movs	r2, r3
 800223a:	4322      	orrs	r2, r4
 800223c:	d100      	bne.n	8002240 <__aeabi_dsub+0x31c>
 800223e:	e1fc      	b.n	800263a <__aeabi_dsub+0x716>
 8002240:	2280      	movs	r2, #128	; 0x80
 8002242:	0312      	lsls	r2, r2, #12
 8002244:	4314      	orrs	r4, r2
 8002246:	0324      	lsls	r4, r4, #12
 8002248:	4a0c      	ldr	r2, [pc, #48]	; (800227c <__aeabi_dsub+0x358>)
 800224a:	0b24      	lsrs	r4, r4, #12
 800224c:	e70d      	b.n	800206a <__aeabi_dsub+0x146>
 800224e:	0020      	movs	r0, r4
 8002250:	f000 fb74 	bl	800293c <__clzsi2>
 8002254:	0001      	movs	r1, r0
 8002256:	3118      	adds	r1, #24
 8002258:	291f      	cmp	r1, #31
 800225a:	dc00      	bgt.n	800225e <__aeabi_dsub+0x33a>
 800225c:	e6c4      	b.n	8001fe8 <__aeabi_dsub+0xc4>
 800225e:	3808      	subs	r0, #8
 8002260:	4084      	lsls	r4, r0
 8002262:	4643      	mov	r3, r8
 8002264:	0020      	movs	r0, r4
 8002266:	2400      	movs	r4, #0
 8002268:	4588      	cmp	r8, r1
 800226a:	dc00      	bgt.n	800226e <__aeabi_dsub+0x34a>
 800226c:	e6c8      	b.n	8002000 <__aeabi_dsub+0xdc>
 800226e:	4a04      	ldr	r2, [pc, #16]	; (8002280 <__aeabi_dsub+0x35c>)
 8002270:	1a5b      	subs	r3, r3, r1
 8002272:	4010      	ands	r0, r2
 8002274:	4698      	mov	r8, r3
 8002276:	4681      	mov	r9, r0
 8002278:	e6d6      	b.n	8002028 <__aeabi_dsub+0x104>
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	000007ff 	.word	0x000007ff
 8002280:	ff7fffff 	.word	0xff7fffff
 8002284:	fffff801 	.word	0xfffff801
 8002288:	000007fe 	.word	0x000007fe
 800228c:	430f      	orrs	r7, r1
 800228e:	1e7a      	subs	r2, r7, #1
 8002290:	4197      	sbcs	r7, r2
 8002292:	e691      	b.n	8001fb8 <__aeabi_dsub+0x94>
 8002294:	4661      	mov	r1, ip
 8002296:	08db      	lsrs	r3, r3, #3
 8002298:	0749      	lsls	r1, r1, #29
 800229a:	430b      	orrs	r3, r1
 800229c:	4661      	mov	r1, ip
 800229e:	08cc      	lsrs	r4, r1, #3
 80022a0:	e7b8      	b.n	8002214 <__aeabi_dsub+0x2f0>
 80022a2:	4640      	mov	r0, r8
 80022a4:	4cd3      	ldr	r4, [pc, #844]	; (80025f4 <__aeabi_dsub+0x6d0>)
 80022a6:	3001      	adds	r0, #1
 80022a8:	4220      	tst	r0, r4
 80022aa:	d000      	beq.n	80022ae <__aeabi_dsub+0x38a>
 80022ac:	e0a2      	b.n	80023f4 <__aeabi_dsub+0x4d0>
 80022ae:	4640      	mov	r0, r8
 80022b0:	2800      	cmp	r0, #0
 80022b2:	d000      	beq.n	80022b6 <__aeabi_dsub+0x392>
 80022b4:	e101      	b.n	80024ba <__aeabi_dsub+0x596>
 80022b6:	4660      	mov	r0, ip
 80022b8:	4318      	orrs	r0, r3
 80022ba:	d100      	bne.n	80022be <__aeabi_dsub+0x39a>
 80022bc:	e15e      	b.n	800257c <__aeabi_dsub+0x658>
 80022be:	0008      	movs	r0, r1
 80022c0:	4338      	orrs	r0, r7
 80022c2:	d000      	beq.n	80022c6 <__aeabi_dsub+0x3a2>
 80022c4:	e15f      	b.n	8002586 <__aeabi_dsub+0x662>
 80022c6:	4661      	mov	r1, ip
 80022c8:	08db      	lsrs	r3, r3, #3
 80022ca:	0749      	lsls	r1, r1, #29
 80022cc:	430b      	orrs	r3, r1
 80022ce:	4661      	mov	r1, ip
 80022d0:	08cc      	lsrs	r4, r1, #3
 80022d2:	e7a2      	b.n	800221a <__aeabi_dsub+0x2f6>
 80022d4:	4dc8      	ldr	r5, [pc, #800]	; (80025f8 <__aeabi_dsub+0x6d4>)
 80022d6:	42a8      	cmp	r0, r5
 80022d8:	d100      	bne.n	80022dc <__aeabi_dsub+0x3b8>
 80022da:	e0cf      	b.n	800247c <__aeabi_dsub+0x558>
 80022dc:	2580      	movs	r5, #128	; 0x80
 80022de:	4664      	mov	r4, ip
 80022e0:	042d      	lsls	r5, r5, #16
 80022e2:	432c      	orrs	r4, r5
 80022e4:	46a4      	mov	ip, r4
 80022e6:	2a38      	cmp	r2, #56	; 0x38
 80022e8:	dc56      	bgt.n	8002398 <__aeabi_dsub+0x474>
 80022ea:	2a1f      	cmp	r2, #31
 80022ec:	dd00      	ble.n	80022f0 <__aeabi_dsub+0x3cc>
 80022ee:	e0d1      	b.n	8002494 <__aeabi_dsub+0x570>
 80022f0:	2520      	movs	r5, #32
 80022f2:	001e      	movs	r6, r3
 80022f4:	1aad      	subs	r5, r5, r2
 80022f6:	4664      	mov	r4, ip
 80022f8:	40ab      	lsls	r3, r5
 80022fa:	40ac      	lsls	r4, r5
 80022fc:	40d6      	lsrs	r6, r2
 80022fe:	1e5d      	subs	r5, r3, #1
 8002300:	41ab      	sbcs	r3, r5
 8002302:	4334      	orrs	r4, r6
 8002304:	4323      	orrs	r3, r4
 8002306:	4664      	mov	r4, ip
 8002308:	40d4      	lsrs	r4, r2
 800230a:	1b09      	subs	r1, r1, r4
 800230c:	e049      	b.n	80023a2 <__aeabi_dsub+0x47e>
 800230e:	4660      	mov	r0, ip
 8002310:	1bdc      	subs	r4, r3, r7
 8002312:	1a46      	subs	r6, r0, r1
 8002314:	42a3      	cmp	r3, r4
 8002316:	4180      	sbcs	r0, r0
 8002318:	4240      	negs	r0, r0
 800231a:	4681      	mov	r9, r0
 800231c:	0030      	movs	r0, r6
 800231e:	464e      	mov	r6, r9
 8002320:	1b80      	subs	r0, r0, r6
 8002322:	4681      	mov	r9, r0
 8002324:	0200      	lsls	r0, r0, #8
 8002326:	d476      	bmi.n	8002416 <__aeabi_dsub+0x4f2>
 8002328:	464b      	mov	r3, r9
 800232a:	4323      	orrs	r3, r4
 800232c:	d000      	beq.n	8002330 <__aeabi_dsub+0x40c>
 800232e:	e652      	b.n	8001fd6 <__aeabi_dsub+0xb2>
 8002330:	2400      	movs	r4, #0
 8002332:	2500      	movs	r5, #0
 8002334:	e771      	b.n	800221a <__aeabi_dsub+0x2f6>
 8002336:	4339      	orrs	r1, r7
 8002338:	000c      	movs	r4, r1
 800233a:	1e62      	subs	r2, r4, #1
 800233c:	4194      	sbcs	r4, r2
 800233e:	18e4      	adds	r4, r4, r3
 8002340:	429c      	cmp	r4, r3
 8002342:	419b      	sbcs	r3, r3
 8002344:	425b      	negs	r3, r3
 8002346:	4463      	add	r3, ip
 8002348:	4699      	mov	r9, r3
 800234a:	464b      	mov	r3, r9
 800234c:	021b      	lsls	r3, r3, #8
 800234e:	d400      	bmi.n	8002352 <__aeabi_dsub+0x42e>
 8002350:	e756      	b.n	8002200 <__aeabi_dsub+0x2dc>
 8002352:	2301      	movs	r3, #1
 8002354:	469c      	mov	ip, r3
 8002356:	4ba8      	ldr	r3, [pc, #672]	; (80025f8 <__aeabi_dsub+0x6d4>)
 8002358:	44e0      	add	r8, ip
 800235a:	4598      	cmp	r8, r3
 800235c:	d038      	beq.n	80023d0 <__aeabi_dsub+0x4ac>
 800235e:	464b      	mov	r3, r9
 8002360:	48a6      	ldr	r0, [pc, #664]	; (80025fc <__aeabi_dsub+0x6d8>)
 8002362:	2201      	movs	r2, #1
 8002364:	4003      	ands	r3, r0
 8002366:	0018      	movs	r0, r3
 8002368:	0863      	lsrs	r3, r4, #1
 800236a:	4014      	ands	r4, r2
 800236c:	431c      	orrs	r4, r3
 800236e:	07c3      	lsls	r3, r0, #31
 8002370:	431c      	orrs	r4, r3
 8002372:	0843      	lsrs	r3, r0, #1
 8002374:	4699      	mov	r9, r3
 8002376:	e657      	b.n	8002028 <__aeabi_dsub+0x104>
 8002378:	0010      	movs	r0, r2
 800237a:	000e      	movs	r6, r1
 800237c:	3820      	subs	r0, #32
 800237e:	40c6      	lsrs	r6, r0
 8002380:	2a20      	cmp	r2, #32
 8002382:	d004      	beq.n	800238e <__aeabi_dsub+0x46a>
 8002384:	2040      	movs	r0, #64	; 0x40
 8002386:	1a82      	subs	r2, r0, r2
 8002388:	4091      	lsls	r1, r2
 800238a:	430f      	orrs	r7, r1
 800238c:	46b9      	mov	r9, r7
 800238e:	464f      	mov	r7, r9
 8002390:	1e7a      	subs	r2, r7, #1
 8002392:	4197      	sbcs	r7, r2
 8002394:	4337      	orrs	r7, r6
 8002396:	e60f      	b.n	8001fb8 <__aeabi_dsub+0x94>
 8002398:	4662      	mov	r2, ip
 800239a:	431a      	orrs	r2, r3
 800239c:	0013      	movs	r3, r2
 800239e:	1e5a      	subs	r2, r3, #1
 80023a0:	4193      	sbcs	r3, r2
 80023a2:	1afc      	subs	r4, r7, r3
 80023a4:	42a7      	cmp	r7, r4
 80023a6:	41bf      	sbcs	r7, r7
 80023a8:	427f      	negs	r7, r7
 80023aa:	1bcb      	subs	r3, r1, r7
 80023ac:	4699      	mov	r9, r3
 80023ae:	465d      	mov	r5, fp
 80023b0:	4680      	mov	r8, r0
 80023b2:	e608      	b.n	8001fc6 <__aeabi_dsub+0xa2>
 80023b4:	4666      	mov	r6, ip
 80023b6:	431e      	orrs	r6, r3
 80023b8:	d100      	bne.n	80023bc <__aeabi_dsub+0x498>
 80023ba:	e0be      	b.n	800253a <__aeabi_dsub+0x616>
 80023bc:	1e56      	subs	r6, r2, #1
 80023be:	2a01      	cmp	r2, #1
 80023c0:	d100      	bne.n	80023c4 <__aeabi_dsub+0x4a0>
 80023c2:	e109      	b.n	80025d8 <__aeabi_dsub+0x6b4>
 80023c4:	4c8c      	ldr	r4, [pc, #560]	; (80025f8 <__aeabi_dsub+0x6d4>)
 80023c6:	42a2      	cmp	r2, r4
 80023c8:	d100      	bne.n	80023cc <__aeabi_dsub+0x4a8>
 80023ca:	e119      	b.n	8002600 <__aeabi_dsub+0x6dc>
 80023cc:	0032      	movs	r2, r6
 80023ce:	e6c1      	b.n	8002154 <__aeabi_dsub+0x230>
 80023d0:	4642      	mov	r2, r8
 80023d2:	2400      	movs	r4, #0
 80023d4:	2300      	movs	r3, #0
 80023d6:	e648      	b.n	800206a <__aeabi_dsub+0x146>
 80023d8:	2020      	movs	r0, #32
 80023da:	000c      	movs	r4, r1
 80023dc:	1a80      	subs	r0, r0, r2
 80023de:	003e      	movs	r6, r7
 80023e0:	4087      	lsls	r7, r0
 80023e2:	4084      	lsls	r4, r0
 80023e4:	40d6      	lsrs	r6, r2
 80023e6:	1e78      	subs	r0, r7, #1
 80023e8:	4187      	sbcs	r7, r0
 80023ea:	40d1      	lsrs	r1, r2
 80023ec:	4334      	orrs	r4, r6
 80023ee:	433c      	orrs	r4, r7
 80023f0:	448c      	add	ip, r1
 80023f2:	e7a4      	b.n	800233e <__aeabi_dsub+0x41a>
 80023f4:	4a80      	ldr	r2, [pc, #512]	; (80025f8 <__aeabi_dsub+0x6d4>)
 80023f6:	4290      	cmp	r0, r2
 80023f8:	d100      	bne.n	80023fc <__aeabi_dsub+0x4d8>
 80023fa:	e0e9      	b.n	80025d0 <__aeabi_dsub+0x6ac>
 80023fc:	19df      	adds	r7, r3, r7
 80023fe:	429f      	cmp	r7, r3
 8002400:	419b      	sbcs	r3, r3
 8002402:	4461      	add	r1, ip
 8002404:	425b      	negs	r3, r3
 8002406:	18c9      	adds	r1, r1, r3
 8002408:	07cc      	lsls	r4, r1, #31
 800240a:	087f      	lsrs	r7, r7, #1
 800240c:	084b      	lsrs	r3, r1, #1
 800240e:	4699      	mov	r9, r3
 8002410:	4680      	mov	r8, r0
 8002412:	433c      	orrs	r4, r7
 8002414:	e6f4      	b.n	8002200 <__aeabi_dsub+0x2dc>
 8002416:	1afc      	subs	r4, r7, r3
 8002418:	42a7      	cmp	r7, r4
 800241a:	41bf      	sbcs	r7, r7
 800241c:	4663      	mov	r3, ip
 800241e:	427f      	negs	r7, r7
 8002420:	1ac9      	subs	r1, r1, r3
 8002422:	1bcb      	subs	r3, r1, r7
 8002424:	4699      	mov	r9, r3
 8002426:	465d      	mov	r5, fp
 8002428:	e5d5      	b.n	8001fd6 <__aeabi_dsub+0xb2>
 800242a:	08ff      	lsrs	r7, r7, #3
 800242c:	074b      	lsls	r3, r1, #29
 800242e:	465d      	mov	r5, fp
 8002430:	433b      	orrs	r3, r7
 8002432:	08cc      	lsrs	r4, r1, #3
 8002434:	e6ee      	b.n	8002214 <__aeabi_dsub+0x2f0>
 8002436:	4662      	mov	r2, ip
 8002438:	431a      	orrs	r2, r3
 800243a:	d000      	beq.n	800243e <__aeabi_dsub+0x51a>
 800243c:	e082      	b.n	8002544 <__aeabi_dsub+0x620>
 800243e:	000b      	movs	r3, r1
 8002440:	433b      	orrs	r3, r7
 8002442:	d11b      	bne.n	800247c <__aeabi_dsub+0x558>
 8002444:	2480      	movs	r4, #128	; 0x80
 8002446:	2500      	movs	r5, #0
 8002448:	0324      	lsls	r4, r4, #12
 800244a:	e6f9      	b.n	8002240 <__aeabi_dsub+0x31c>
 800244c:	19dc      	adds	r4, r3, r7
 800244e:	429c      	cmp	r4, r3
 8002450:	419b      	sbcs	r3, r3
 8002452:	4461      	add	r1, ip
 8002454:	4689      	mov	r9, r1
 8002456:	425b      	negs	r3, r3
 8002458:	4499      	add	r9, r3
 800245a:	464b      	mov	r3, r9
 800245c:	021b      	lsls	r3, r3, #8
 800245e:	d444      	bmi.n	80024ea <__aeabi_dsub+0x5c6>
 8002460:	2301      	movs	r3, #1
 8002462:	4698      	mov	r8, r3
 8002464:	e6cc      	b.n	8002200 <__aeabi_dsub+0x2dc>
 8002466:	1bdc      	subs	r4, r3, r7
 8002468:	4662      	mov	r2, ip
 800246a:	42a3      	cmp	r3, r4
 800246c:	419b      	sbcs	r3, r3
 800246e:	1a51      	subs	r1, r2, r1
 8002470:	425b      	negs	r3, r3
 8002472:	1acb      	subs	r3, r1, r3
 8002474:	4699      	mov	r9, r3
 8002476:	2301      	movs	r3, #1
 8002478:	4698      	mov	r8, r3
 800247a:	e5a4      	b.n	8001fc6 <__aeabi_dsub+0xa2>
 800247c:	08ff      	lsrs	r7, r7, #3
 800247e:	074b      	lsls	r3, r1, #29
 8002480:	465d      	mov	r5, fp
 8002482:	433b      	orrs	r3, r7
 8002484:	08cc      	lsrs	r4, r1, #3
 8002486:	e6d7      	b.n	8002238 <__aeabi_dsub+0x314>
 8002488:	4662      	mov	r2, ip
 800248a:	431a      	orrs	r2, r3
 800248c:	0014      	movs	r4, r2
 800248e:	1e63      	subs	r3, r4, #1
 8002490:	419c      	sbcs	r4, r3
 8002492:	e679      	b.n	8002188 <__aeabi_dsub+0x264>
 8002494:	0015      	movs	r5, r2
 8002496:	4664      	mov	r4, ip
 8002498:	3d20      	subs	r5, #32
 800249a:	40ec      	lsrs	r4, r5
 800249c:	46a0      	mov	r8, r4
 800249e:	2a20      	cmp	r2, #32
 80024a0:	d005      	beq.n	80024ae <__aeabi_dsub+0x58a>
 80024a2:	2540      	movs	r5, #64	; 0x40
 80024a4:	4664      	mov	r4, ip
 80024a6:	1aaa      	subs	r2, r5, r2
 80024a8:	4094      	lsls	r4, r2
 80024aa:	4323      	orrs	r3, r4
 80024ac:	469a      	mov	sl, r3
 80024ae:	4654      	mov	r4, sl
 80024b0:	1e63      	subs	r3, r4, #1
 80024b2:	419c      	sbcs	r4, r3
 80024b4:	4643      	mov	r3, r8
 80024b6:	4323      	orrs	r3, r4
 80024b8:	e773      	b.n	80023a2 <__aeabi_dsub+0x47e>
 80024ba:	4662      	mov	r2, ip
 80024bc:	431a      	orrs	r2, r3
 80024be:	d023      	beq.n	8002508 <__aeabi_dsub+0x5e4>
 80024c0:	000a      	movs	r2, r1
 80024c2:	433a      	orrs	r2, r7
 80024c4:	d000      	beq.n	80024c8 <__aeabi_dsub+0x5a4>
 80024c6:	e0a0      	b.n	800260a <__aeabi_dsub+0x6e6>
 80024c8:	4662      	mov	r2, ip
 80024ca:	08db      	lsrs	r3, r3, #3
 80024cc:	0752      	lsls	r2, r2, #29
 80024ce:	4313      	orrs	r3, r2
 80024d0:	4662      	mov	r2, ip
 80024d2:	08d4      	lsrs	r4, r2, #3
 80024d4:	e6b0      	b.n	8002238 <__aeabi_dsub+0x314>
 80024d6:	000b      	movs	r3, r1
 80024d8:	433b      	orrs	r3, r7
 80024da:	d100      	bne.n	80024de <__aeabi_dsub+0x5ba>
 80024dc:	e728      	b.n	8002330 <__aeabi_dsub+0x40c>
 80024de:	08ff      	lsrs	r7, r7, #3
 80024e0:	074b      	lsls	r3, r1, #29
 80024e2:	465d      	mov	r5, fp
 80024e4:	433b      	orrs	r3, r7
 80024e6:	08cc      	lsrs	r4, r1, #3
 80024e8:	e697      	b.n	800221a <__aeabi_dsub+0x2f6>
 80024ea:	2302      	movs	r3, #2
 80024ec:	4698      	mov	r8, r3
 80024ee:	e736      	b.n	800235e <__aeabi_dsub+0x43a>
 80024f0:	1afc      	subs	r4, r7, r3
 80024f2:	42a7      	cmp	r7, r4
 80024f4:	41bf      	sbcs	r7, r7
 80024f6:	4663      	mov	r3, ip
 80024f8:	427f      	negs	r7, r7
 80024fa:	1ac9      	subs	r1, r1, r3
 80024fc:	1bcb      	subs	r3, r1, r7
 80024fe:	4699      	mov	r9, r3
 8002500:	2301      	movs	r3, #1
 8002502:	465d      	mov	r5, fp
 8002504:	4698      	mov	r8, r3
 8002506:	e55e      	b.n	8001fc6 <__aeabi_dsub+0xa2>
 8002508:	074b      	lsls	r3, r1, #29
 800250a:	08ff      	lsrs	r7, r7, #3
 800250c:	433b      	orrs	r3, r7
 800250e:	08cc      	lsrs	r4, r1, #3
 8002510:	e692      	b.n	8002238 <__aeabi_dsub+0x314>
 8002512:	1bdc      	subs	r4, r3, r7
 8002514:	4660      	mov	r0, ip
 8002516:	42a3      	cmp	r3, r4
 8002518:	41b6      	sbcs	r6, r6
 800251a:	1a40      	subs	r0, r0, r1
 800251c:	4276      	negs	r6, r6
 800251e:	1b80      	subs	r0, r0, r6
 8002520:	4681      	mov	r9, r0
 8002522:	0200      	lsls	r0, r0, #8
 8002524:	d560      	bpl.n	80025e8 <__aeabi_dsub+0x6c4>
 8002526:	1afc      	subs	r4, r7, r3
 8002528:	42a7      	cmp	r7, r4
 800252a:	41bf      	sbcs	r7, r7
 800252c:	4663      	mov	r3, ip
 800252e:	427f      	negs	r7, r7
 8002530:	1ac9      	subs	r1, r1, r3
 8002532:	1bcb      	subs	r3, r1, r7
 8002534:	4699      	mov	r9, r3
 8002536:	465d      	mov	r5, fp
 8002538:	e576      	b.n	8002028 <__aeabi_dsub+0x104>
 800253a:	08ff      	lsrs	r7, r7, #3
 800253c:	074b      	lsls	r3, r1, #29
 800253e:	433b      	orrs	r3, r7
 8002540:	08cc      	lsrs	r4, r1, #3
 8002542:	e667      	b.n	8002214 <__aeabi_dsub+0x2f0>
 8002544:	000a      	movs	r2, r1
 8002546:	08db      	lsrs	r3, r3, #3
 8002548:	433a      	orrs	r2, r7
 800254a:	d100      	bne.n	800254e <__aeabi_dsub+0x62a>
 800254c:	e66f      	b.n	800222e <__aeabi_dsub+0x30a>
 800254e:	4662      	mov	r2, ip
 8002550:	0752      	lsls	r2, r2, #29
 8002552:	4313      	orrs	r3, r2
 8002554:	4662      	mov	r2, ip
 8002556:	08d4      	lsrs	r4, r2, #3
 8002558:	2280      	movs	r2, #128	; 0x80
 800255a:	0312      	lsls	r2, r2, #12
 800255c:	4214      	tst	r4, r2
 800255e:	d007      	beq.n	8002570 <__aeabi_dsub+0x64c>
 8002560:	08c8      	lsrs	r0, r1, #3
 8002562:	4210      	tst	r0, r2
 8002564:	d104      	bne.n	8002570 <__aeabi_dsub+0x64c>
 8002566:	465d      	mov	r5, fp
 8002568:	0004      	movs	r4, r0
 800256a:	08fb      	lsrs	r3, r7, #3
 800256c:	0749      	lsls	r1, r1, #29
 800256e:	430b      	orrs	r3, r1
 8002570:	0f5a      	lsrs	r2, r3, #29
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	08db      	lsrs	r3, r3, #3
 8002576:	0752      	lsls	r2, r2, #29
 8002578:	4313      	orrs	r3, r2
 800257a:	e65d      	b.n	8002238 <__aeabi_dsub+0x314>
 800257c:	074b      	lsls	r3, r1, #29
 800257e:	08ff      	lsrs	r7, r7, #3
 8002580:	433b      	orrs	r3, r7
 8002582:	08cc      	lsrs	r4, r1, #3
 8002584:	e649      	b.n	800221a <__aeabi_dsub+0x2f6>
 8002586:	19dc      	adds	r4, r3, r7
 8002588:	429c      	cmp	r4, r3
 800258a:	419b      	sbcs	r3, r3
 800258c:	4461      	add	r1, ip
 800258e:	4689      	mov	r9, r1
 8002590:	425b      	negs	r3, r3
 8002592:	4499      	add	r9, r3
 8002594:	464b      	mov	r3, r9
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	d400      	bmi.n	800259c <__aeabi_dsub+0x678>
 800259a:	e631      	b.n	8002200 <__aeabi_dsub+0x2dc>
 800259c:	464a      	mov	r2, r9
 800259e:	4b17      	ldr	r3, [pc, #92]	; (80025fc <__aeabi_dsub+0x6d8>)
 80025a0:	401a      	ands	r2, r3
 80025a2:	2301      	movs	r3, #1
 80025a4:	4691      	mov	r9, r2
 80025a6:	4698      	mov	r8, r3
 80025a8:	e62a      	b.n	8002200 <__aeabi_dsub+0x2dc>
 80025aa:	0016      	movs	r6, r2
 80025ac:	4664      	mov	r4, ip
 80025ae:	3e20      	subs	r6, #32
 80025b0:	40f4      	lsrs	r4, r6
 80025b2:	46a0      	mov	r8, r4
 80025b4:	2a20      	cmp	r2, #32
 80025b6:	d005      	beq.n	80025c4 <__aeabi_dsub+0x6a0>
 80025b8:	2640      	movs	r6, #64	; 0x40
 80025ba:	4664      	mov	r4, ip
 80025bc:	1ab2      	subs	r2, r6, r2
 80025be:	4094      	lsls	r4, r2
 80025c0:	4323      	orrs	r3, r4
 80025c2:	469a      	mov	sl, r3
 80025c4:	4654      	mov	r4, sl
 80025c6:	1e63      	subs	r3, r4, #1
 80025c8:	419c      	sbcs	r4, r3
 80025ca:	4643      	mov	r3, r8
 80025cc:	431c      	orrs	r4, r3
 80025ce:	e5db      	b.n	8002188 <__aeabi_dsub+0x264>
 80025d0:	0002      	movs	r2, r0
 80025d2:	2400      	movs	r4, #0
 80025d4:	2300      	movs	r3, #0
 80025d6:	e548      	b.n	800206a <__aeabi_dsub+0x146>
 80025d8:	19dc      	adds	r4, r3, r7
 80025da:	42bc      	cmp	r4, r7
 80025dc:	41bf      	sbcs	r7, r7
 80025de:	4461      	add	r1, ip
 80025e0:	4689      	mov	r9, r1
 80025e2:	427f      	negs	r7, r7
 80025e4:	44b9      	add	r9, r7
 80025e6:	e738      	b.n	800245a <__aeabi_dsub+0x536>
 80025e8:	464b      	mov	r3, r9
 80025ea:	4323      	orrs	r3, r4
 80025ec:	d100      	bne.n	80025f0 <__aeabi_dsub+0x6cc>
 80025ee:	e69f      	b.n	8002330 <__aeabi_dsub+0x40c>
 80025f0:	e606      	b.n	8002200 <__aeabi_dsub+0x2dc>
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	000007fe 	.word	0x000007fe
 80025f8:	000007ff 	.word	0x000007ff
 80025fc:	ff7fffff 	.word	0xff7fffff
 8002600:	08ff      	lsrs	r7, r7, #3
 8002602:	074b      	lsls	r3, r1, #29
 8002604:	433b      	orrs	r3, r7
 8002606:	08cc      	lsrs	r4, r1, #3
 8002608:	e616      	b.n	8002238 <__aeabi_dsub+0x314>
 800260a:	4662      	mov	r2, ip
 800260c:	08db      	lsrs	r3, r3, #3
 800260e:	0752      	lsls	r2, r2, #29
 8002610:	4313      	orrs	r3, r2
 8002612:	4662      	mov	r2, ip
 8002614:	08d4      	lsrs	r4, r2, #3
 8002616:	2280      	movs	r2, #128	; 0x80
 8002618:	0312      	lsls	r2, r2, #12
 800261a:	4214      	tst	r4, r2
 800261c:	d007      	beq.n	800262e <__aeabi_dsub+0x70a>
 800261e:	08c8      	lsrs	r0, r1, #3
 8002620:	4210      	tst	r0, r2
 8002622:	d104      	bne.n	800262e <__aeabi_dsub+0x70a>
 8002624:	465d      	mov	r5, fp
 8002626:	0004      	movs	r4, r0
 8002628:	08fb      	lsrs	r3, r7, #3
 800262a:	0749      	lsls	r1, r1, #29
 800262c:	430b      	orrs	r3, r1
 800262e:	0f5a      	lsrs	r2, r3, #29
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	0752      	lsls	r2, r2, #29
 8002634:	08db      	lsrs	r3, r3, #3
 8002636:	4313      	orrs	r3, r2
 8002638:	e5fe      	b.n	8002238 <__aeabi_dsub+0x314>
 800263a:	2300      	movs	r3, #0
 800263c:	4a01      	ldr	r2, [pc, #4]	; (8002644 <__aeabi_dsub+0x720>)
 800263e:	001c      	movs	r4, r3
 8002640:	e513      	b.n	800206a <__aeabi_dsub+0x146>
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	000007ff 	.word	0x000007ff

08002648 <__aeabi_dcmpun>:
 8002648:	b570      	push	{r4, r5, r6, lr}
 800264a:	0005      	movs	r5, r0
 800264c:	480c      	ldr	r0, [pc, #48]	; (8002680 <__aeabi_dcmpun+0x38>)
 800264e:	031c      	lsls	r4, r3, #12
 8002650:	0016      	movs	r6, r2
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	030a      	lsls	r2, r1, #12
 8002656:	0049      	lsls	r1, r1, #1
 8002658:	0b12      	lsrs	r2, r2, #12
 800265a:	0d49      	lsrs	r1, r1, #21
 800265c:	0b24      	lsrs	r4, r4, #12
 800265e:	0d5b      	lsrs	r3, r3, #21
 8002660:	4281      	cmp	r1, r0
 8002662:	d008      	beq.n	8002676 <__aeabi_dcmpun+0x2e>
 8002664:	4a06      	ldr	r2, [pc, #24]	; (8002680 <__aeabi_dcmpun+0x38>)
 8002666:	2000      	movs	r0, #0
 8002668:	4293      	cmp	r3, r2
 800266a:	d103      	bne.n	8002674 <__aeabi_dcmpun+0x2c>
 800266c:	0020      	movs	r0, r4
 800266e:	4330      	orrs	r0, r6
 8002670:	1e43      	subs	r3, r0, #1
 8002672:	4198      	sbcs	r0, r3
 8002674:	bd70      	pop	{r4, r5, r6, pc}
 8002676:	2001      	movs	r0, #1
 8002678:	432a      	orrs	r2, r5
 800267a:	d1fb      	bne.n	8002674 <__aeabi_dcmpun+0x2c>
 800267c:	e7f2      	b.n	8002664 <__aeabi_dcmpun+0x1c>
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	000007ff 	.word	0x000007ff

08002684 <__aeabi_d2iz>:
 8002684:	000a      	movs	r2, r1
 8002686:	b530      	push	{r4, r5, lr}
 8002688:	4c13      	ldr	r4, [pc, #76]	; (80026d8 <__aeabi_d2iz+0x54>)
 800268a:	0053      	lsls	r3, r2, #1
 800268c:	0309      	lsls	r1, r1, #12
 800268e:	0005      	movs	r5, r0
 8002690:	0b09      	lsrs	r1, r1, #12
 8002692:	2000      	movs	r0, #0
 8002694:	0d5b      	lsrs	r3, r3, #21
 8002696:	0fd2      	lsrs	r2, r2, #31
 8002698:	42a3      	cmp	r3, r4
 800269a:	dd04      	ble.n	80026a6 <__aeabi_d2iz+0x22>
 800269c:	480f      	ldr	r0, [pc, #60]	; (80026dc <__aeabi_d2iz+0x58>)
 800269e:	4283      	cmp	r3, r0
 80026a0:	dd02      	ble.n	80026a8 <__aeabi_d2iz+0x24>
 80026a2:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <__aeabi_d2iz+0x5c>)
 80026a4:	18d0      	adds	r0, r2, r3
 80026a6:	bd30      	pop	{r4, r5, pc}
 80026a8:	2080      	movs	r0, #128	; 0x80
 80026aa:	0340      	lsls	r0, r0, #13
 80026ac:	4301      	orrs	r1, r0
 80026ae:	480d      	ldr	r0, [pc, #52]	; (80026e4 <__aeabi_d2iz+0x60>)
 80026b0:	1ac0      	subs	r0, r0, r3
 80026b2:	281f      	cmp	r0, #31
 80026b4:	dd08      	ble.n	80026c8 <__aeabi_d2iz+0x44>
 80026b6:	480c      	ldr	r0, [pc, #48]	; (80026e8 <__aeabi_d2iz+0x64>)
 80026b8:	1ac3      	subs	r3, r0, r3
 80026ba:	40d9      	lsrs	r1, r3
 80026bc:	000b      	movs	r3, r1
 80026be:	4258      	negs	r0, r3
 80026c0:	2a00      	cmp	r2, #0
 80026c2:	d1f0      	bne.n	80026a6 <__aeabi_d2iz+0x22>
 80026c4:	0018      	movs	r0, r3
 80026c6:	e7ee      	b.n	80026a6 <__aeabi_d2iz+0x22>
 80026c8:	4c08      	ldr	r4, [pc, #32]	; (80026ec <__aeabi_d2iz+0x68>)
 80026ca:	40c5      	lsrs	r5, r0
 80026cc:	46a4      	mov	ip, r4
 80026ce:	4463      	add	r3, ip
 80026d0:	4099      	lsls	r1, r3
 80026d2:	000b      	movs	r3, r1
 80026d4:	432b      	orrs	r3, r5
 80026d6:	e7f2      	b.n	80026be <__aeabi_d2iz+0x3a>
 80026d8:	000003fe 	.word	0x000003fe
 80026dc:	0000041d 	.word	0x0000041d
 80026e0:	7fffffff 	.word	0x7fffffff
 80026e4:	00000433 	.word	0x00000433
 80026e8:	00000413 	.word	0x00000413
 80026ec:	fffffbed 	.word	0xfffffbed

080026f0 <__aeabi_i2d>:
 80026f0:	b570      	push	{r4, r5, r6, lr}
 80026f2:	2800      	cmp	r0, #0
 80026f4:	d016      	beq.n	8002724 <__aeabi_i2d+0x34>
 80026f6:	17c3      	asrs	r3, r0, #31
 80026f8:	18c5      	adds	r5, r0, r3
 80026fa:	405d      	eors	r5, r3
 80026fc:	0fc4      	lsrs	r4, r0, #31
 80026fe:	0028      	movs	r0, r5
 8002700:	f000 f91c 	bl	800293c <__clzsi2>
 8002704:	4a11      	ldr	r2, [pc, #68]	; (800274c <__aeabi_i2d+0x5c>)
 8002706:	1a12      	subs	r2, r2, r0
 8002708:	280a      	cmp	r0, #10
 800270a:	dc16      	bgt.n	800273a <__aeabi_i2d+0x4a>
 800270c:	0003      	movs	r3, r0
 800270e:	002e      	movs	r6, r5
 8002710:	3315      	adds	r3, #21
 8002712:	409e      	lsls	r6, r3
 8002714:	230b      	movs	r3, #11
 8002716:	1a18      	subs	r0, r3, r0
 8002718:	40c5      	lsrs	r5, r0
 800271a:	0552      	lsls	r2, r2, #21
 800271c:	032d      	lsls	r5, r5, #12
 800271e:	0b2d      	lsrs	r5, r5, #12
 8002720:	0d53      	lsrs	r3, r2, #21
 8002722:	e003      	b.n	800272c <__aeabi_i2d+0x3c>
 8002724:	2400      	movs	r4, #0
 8002726:	2300      	movs	r3, #0
 8002728:	2500      	movs	r5, #0
 800272a:	2600      	movs	r6, #0
 800272c:	051b      	lsls	r3, r3, #20
 800272e:	432b      	orrs	r3, r5
 8002730:	07e4      	lsls	r4, r4, #31
 8002732:	4323      	orrs	r3, r4
 8002734:	0030      	movs	r0, r6
 8002736:	0019      	movs	r1, r3
 8002738:	bd70      	pop	{r4, r5, r6, pc}
 800273a:	380b      	subs	r0, #11
 800273c:	4085      	lsls	r5, r0
 800273e:	0552      	lsls	r2, r2, #21
 8002740:	032d      	lsls	r5, r5, #12
 8002742:	2600      	movs	r6, #0
 8002744:	0b2d      	lsrs	r5, r5, #12
 8002746:	0d53      	lsrs	r3, r2, #21
 8002748:	e7f0      	b.n	800272c <__aeabi_i2d+0x3c>
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	0000041e 	.word	0x0000041e

08002750 <__aeabi_ui2d>:
 8002750:	b510      	push	{r4, lr}
 8002752:	1e04      	subs	r4, r0, #0
 8002754:	d010      	beq.n	8002778 <__aeabi_ui2d+0x28>
 8002756:	f000 f8f1 	bl	800293c <__clzsi2>
 800275a:	4b0f      	ldr	r3, [pc, #60]	; (8002798 <__aeabi_ui2d+0x48>)
 800275c:	1a1b      	subs	r3, r3, r0
 800275e:	280a      	cmp	r0, #10
 8002760:	dc11      	bgt.n	8002786 <__aeabi_ui2d+0x36>
 8002762:	220b      	movs	r2, #11
 8002764:	0021      	movs	r1, r4
 8002766:	1a12      	subs	r2, r2, r0
 8002768:	40d1      	lsrs	r1, r2
 800276a:	3015      	adds	r0, #21
 800276c:	030a      	lsls	r2, r1, #12
 800276e:	055b      	lsls	r3, r3, #21
 8002770:	4084      	lsls	r4, r0
 8002772:	0b12      	lsrs	r2, r2, #12
 8002774:	0d5b      	lsrs	r3, r3, #21
 8002776:	e001      	b.n	800277c <__aeabi_ui2d+0x2c>
 8002778:	2300      	movs	r3, #0
 800277a:	2200      	movs	r2, #0
 800277c:	051b      	lsls	r3, r3, #20
 800277e:	4313      	orrs	r3, r2
 8002780:	0020      	movs	r0, r4
 8002782:	0019      	movs	r1, r3
 8002784:	bd10      	pop	{r4, pc}
 8002786:	0022      	movs	r2, r4
 8002788:	380b      	subs	r0, #11
 800278a:	4082      	lsls	r2, r0
 800278c:	055b      	lsls	r3, r3, #21
 800278e:	0312      	lsls	r2, r2, #12
 8002790:	2400      	movs	r4, #0
 8002792:	0b12      	lsrs	r2, r2, #12
 8002794:	0d5b      	lsrs	r3, r3, #21
 8002796:	e7f1      	b.n	800277c <__aeabi_ui2d+0x2c>
 8002798:	0000041e 	.word	0x0000041e

0800279c <__aeabi_f2d>:
 800279c:	b570      	push	{r4, r5, r6, lr}
 800279e:	0043      	lsls	r3, r0, #1
 80027a0:	0246      	lsls	r6, r0, #9
 80027a2:	0fc4      	lsrs	r4, r0, #31
 80027a4:	20fe      	movs	r0, #254	; 0xfe
 80027a6:	0e1b      	lsrs	r3, r3, #24
 80027a8:	1c59      	adds	r1, r3, #1
 80027aa:	0a75      	lsrs	r5, r6, #9
 80027ac:	4208      	tst	r0, r1
 80027ae:	d00c      	beq.n	80027ca <__aeabi_f2d+0x2e>
 80027b0:	22e0      	movs	r2, #224	; 0xe0
 80027b2:	0092      	lsls	r2, r2, #2
 80027b4:	4694      	mov	ip, r2
 80027b6:	076d      	lsls	r5, r5, #29
 80027b8:	0b36      	lsrs	r6, r6, #12
 80027ba:	4463      	add	r3, ip
 80027bc:	051b      	lsls	r3, r3, #20
 80027be:	4333      	orrs	r3, r6
 80027c0:	07e4      	lsls	r4, r4, #31
 80027c2:	4323      	orrs	r3, r4
 80027c4:	0028      	movs	r0, r5
 80027c6:	0019      	movs	r1, r3
 80027c8:	bd70      	pop	{r4, r5, r6, pc}
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d114      	bne.n	80027f8 <__aeabi_f2d+0x5c>
 80027ce:	2d00      	cmp	r5, #0
 80027d0:	d01b      	beq.n	800280a <__aeabi_f2d+0x6e>
 80027d2:	0028      	movs	r0, r5
 80027d4:	f000 f8b2 	bl	800293c <__clzsi2>
 80027d8:	280a      	cmp	r0, #10
 80027da:	dc1c      	bgt.n	8002816 <__aeabi_f2d+0x7a>
 80027dc:	230b      	movs	r3, #11
 80027de:	002e      	movs	r6, r5
 80027e0:	1a1b      	subs	r3, r3, r0
 80027e2:	40de      	lsrs	r6, r3
 80027e4:	0003      	movs	r3, r0
 80027e6:	3315      	adds	r3, #21
 80027e8:	409d      	lsls	r5, r3
 80027ea:	4a0e      	ldr	r2, [pc, #56]	; (8002824 <__aeabi_f2d+0x88>)
 80027ec:	0336      	lsls	r6, r6, #12
 80027ee:	1a12      	subs	r2, r2, r0
 80027f0:	0552      	lsls	r2, r2, #21
 80027f2:	0b36      	lsrs	r6, r6, #12
 80027f4:	0d53      	lsrs	r3, r2, #21
 80027f6:	e7e1      	b.n	80027bc <__aeabi_f2d+0x20>
 80027f8:	2d00      	cmp	r5, #0
 80027fa:	d009      	beq.n	8002810 <__aeabi_f2d+0x74>
 80027fc:	2280      	movs	r2, #128	; 0x80
 80027fe:	0b36      	lsrs	r6, r6, #12
 8002800:	0312      	lsls	r2, r2, #12
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <__aeabi_f2d+0x8c>)
 8002804:	076d      	lsls	r5, r5, #29
 8002806:	4316      	orrs	r6, r2
 8002808:	e7d8      	b.n	80027bc <__aeabi_f2d+0x20>
 800280a:	2300      	movs	r3, #0
 800280c:	2600      	movs	r6, #0
 800280e:	e7d5      	b.n	80027bc <__aeabi_f2d+0x20>
 8002810:	2600      	movs	r6, #0
 8002812:	4b05      	ldr	r3, [pc, #20]	; (8002828 <__aeabi_f2d+0x8c>)
 8002814:	e7d2      	b.n	80027bc <__aeabi_f2d+0x20>
 8002816:	0003      	movs	r3, r0
 8002818:	3b0b      	subs	r3, #11
 800281a:	409d      	lsls	r5, r3
 800281c:	002e      	movs	r6, r5
 800281e:	2500      	movs	r5, #0
 8002820:	e7e3      	b.n	80027ea <__aeabi_f2d+0x4e>
 8002822:	46c0      	nop			; (mov r8, r8)
 8002824:	00000389 	.word	0x00000389
 8002828:	000007ff 	.word	0x000007ff

0800282c <__aeabi_d2f>:
 800282c:	0002      	movs	r2, r0
 800282e:	004b      	lsls	r3, r1, #1
 8002830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002832:	0d5b      	lsrs	r3, r3, #21
 8002834:	030c      	lsls	r4, r1, #12
 8002836:	4e3d      	ldr	r6, [pc, #244]	; (800292c <__aeabi_d2f+0x100>)
 8002838:	0a64      	lsrs	r4, r4, #9
 800283a:	0f40      	lsrs	r0, r0, #29
 800283c:	1c5f      	adds	r7, r3, #1
 800283e:	0fc9      	lsrs	r1, r1, #31
 8002840:	4304      	orrs	r4, r0
 8002842:	00d5      	lsls	r5, r2, #3
 8002844:	4237      	tst	r7, r6
 8002846:	d00a      	beq.n	800285e <__aeabi_d2f+0x32>
 8002848:	4839      	ldr	r0, [pc, #228]	; (8002930 <__aeabi_d2f+0x104>)
 800284a:	181e      	adds	r6, r3, r0
 800284c:	2efe      	cmp	r6, #254	; 0xfe
 800284e:	dd16      	ble.n	800287e <__aeabi_d2f+0x52>
 8002850:	20ff      	movs	r0, #255	; 0xff
 8002852:	2400      	movs	r4, #0
 8002854:	05c0      	lsls	r0, r0, #23
 8002856:	4320      	orrs	r0, r4
 8002858:	07c9      	lsls	r1, r1, #31
 800285a:	4308      	orrs	r0, r1
 800285c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800285e:	2b00      	cmp	r3, #0
 8002860:	d106      	bne.n	8002870 <__aeabi_d2f+0x44>
 8002862:	432c      	orrs	r4, r5
 8002864:	d026      	beq.n	80028b4 <__aeabi_d2f+0x88>
 8002866:	2205      	movs	r2, #5
 8002868:	0192      	lsls	r2, r2, #6
 800286a:	0a54      	lsrs	r4, r2, #9
 800286c:	b2d8      	uxtb	r0, r3
 800286e:	e7f1      	b.n	8002854 <__aeabi_d2f+0x28>
 8002870:	4325      	orrs	r5, r4
 8002872:	d0ed      	beq.n	8002850 <__aeabi_d2f+0x24>
 8002874:	2080      	movs	r0, #128	; 0x80
 8002876:	03c0      	lsls	r0, r0, #15
 8002878:	4304      	orrs	r4, r0
 800287a:	20ff      	movs	r0, #255	; 0xff
 800287c:	e7ea      	b.n	8002854 <__aeabi_d2f+0x28>
 800287e:	2e00      	cmp	r6, #0
 8002880:	dd1b      	ble.n	80028ba <__aeabi_d2f+0x8e>
 8002882:	0192      	lsls	r2, r2, #6
 8002884:	1e53      	subs	r3, r2, #1
 8002886:	419a      	sbcs	r2, r3
 8002888:	00e4      	lsls	r4, r4, #3
 800288a:	0f6d      	lsrs	r5, r5, #29
 800288c:	4322      	orrs	r2, r4
 800288e:	432a      	orrs	r2, r5
 8002890:	0753      	lsls	r3, r2, #29
 8002892:	d048      	beq.n	8002926 <__aeabi_d2f+0xfa>
 8002894:	230f      	movs	r3, #15
 8002896:	4013      	ands	r3, r2
 8002898:	2b04      	cmp	r3, #4
 800289a:	d000      	beq.n	800289e <__aeabi_d2f+0x72>
 800289c:	3204      	adds	r2, #4
 800289e:	2380      	movs	r3, #128	; 0x80
 80028a0:	04db      	lsls	r3, r3, #19
 80028a2:	4013      	ands	r3, r2
 80028a4:	d03f      	beq.n	8002926 <__aeabi_d2f+0xfa>
 80028a6:	1c70      	adds	r0, r6, #1
 80028a8:	2efe      	cmp	r6, #254	; 0xfe
 80028aa:	d0d1      	beq.n	8002850 <__aeabi_d2f+0x24>
 80028ac:	0192      	lsls	r2, r2, #6
 80028ae:	0a54      	lsrs	r4, r2, #9
 80028b0:	b2c0      	uxtb	r0, r0
 80028b2:	e7cf      	b.n	8002854 <__aeabi_d2f+0x28>
 80028b4:	2000      	movs	r0, #0
 80028b6:	2400      	movs	r4, #0
 80028b8:	e7cc      	b.n	8002854 <__aeabi_d2f+0x28>
 80028ba:	0032      	movs	r2, r6
 80028bc:	3217      	adds	r2, #23
 80028be:	db22      	blt.n	8002906 <__aeabi_d2f+0xda>
 80028c0:	2080      	movs	r0, #128	; 0x80
 80028c2:	0400      	lsls	r0, r0, #16
 80028c4:	4320      	orrs	r0, r4
 80028c6:	241e      	movs	r4, #30
 80028c8:	1ba4      	subs	r4, r4, r6
 80028ca:	2c1f      	cmp	r4, #31
 80028cc:	dd1d      	ble.n	800290a <__aeabi_d2f+0xde>
 80028ce:	2202      	movs	r2, #2
 80028d0:	4252      	negs	r2, r2
 80028d2:	1b96      	subs	r6, r2, r6
 80028d4:	0002      	movs	r2, r0
 80028d6:	40f2      	lsrs	r2, r6
 80028d8:	0016      	movs	r6, r2
 80028da:	2c20      	cmp	r4, #32
 80028dc:	d004      	beq.n	80028e8 <__aeabi_d2f+0xbc>
 80028de:	4a15      	ldr	r2, [pc, #84]	; (8002934 <__aeabi_d2f+0x108>)
 80028e0:	4694      	mov	ip, r2
 80028e2:	4463      	add	r3, ip
 80028e4:	4098      	lsls	r0, r3
 80028e6:	4305      	orrs	r5, r0
 80028e8:	002a      	movs	r2, r5
 80028ea:	1e53      	subs	r3, r2, #1
 80028ec:	419a      	sbcs	r2, r3
 80028ee:	4332      	orrs	r2, r6
 80028f0:	2600      	movs	r6, #0
 80028f2:	0753      	lsls	r3, r2, #29
 80028f4:	d1ce      	bne.n	8002894 <__aeabi_d2f+0x68>
 80028f6:	2480      	movs	r4, #128	; 0x80
 80028f8:	0013      	movs	r3, r2
 80028fa:	04e4      	lsls	r4, r4, #19
 80028fc:	2001      	movs	r0, #1
 80028fe:	4023      	ands	r3, r4
 8002900:	4222      	tst	r2, r4
 8002902:	d1d3      	bne.n	80028ac <__aeabi_d2f+0x80>
 8002904:	e7b0      	b.n	8002868 <__aeabi_d2f+0x3c>
 8002906:	2300      	movs	r3, #0
 8002908:	e7ad      	b.n	8002866 <__aeabi_d2f+0x3a>
 800290a:	4a0b      	ldr	r2, [pc, #44]	; (8002938 <__aeabi_d2f+0x10c>)
 800290c:	4694      	mov	ip, r2
 800290e:	002a      	movs	r2, r5
 8002910:	40e2      	lsrs	r2, r4
 8002912:	0014      	movs	r4, r2
 8002914:	002a      	movs	r2, r5
 8002916:	4463      	add	r3, ip
 8002918:	409a      	lsls	r2, r3
 800291a:	4098      	lsls	r0, r3
 800291c:	1e55      	subs	r5, r2, #1
 800291e:	41aa      	sbcs	r2, r5
 8002920:	4302      	orrs	r2, r0
 8002922:	4322      	orrs	r2, r4
 8002924:	e7e4      	b.n	80028f0 <__aeabi_d2f+0xc4>
 8002926:	0033      	movs	r3, r6
 8002928:	e79e      	b.n	8002868 <__aeabi_d2f+0x3c>
 800292a:	46c0      	nop			; (mov r8, r8)
 800292c:	000007fe 	.word	0x000007fe
 8002930:	fffffc80 	.word	0xfffffc80
 8002934:	fffffca2 	.word	0xfffffca2
 8002938:	fffffc82 	.word	0xfffffc82

0800293c <__clzsi2>:
 800293c:	211c      	movs	r1, #28
 800293e:	2301      	movs	r3, #1
 8002940:	041b      	lsls	r3, r3, #16
 8002942:	4298      	cmp	r0, r3
 8002944:	d301      	bcc.n	800294a <__clzsi2+0xe>
 8002946:	0c00      	lsrs	r0, r0, #16
 8002948:	3910      	subs	r1, #16
 800294a:	0a1b      	lsrs	r3, r3, #8
 800294c:	4298      	cmp	r0, r3
 800294e:	d301      	bcc.n	8002954 <__clzsi2+0x18>
 8002950:	0a00      	lsrs	r0, r0, #8
 8002952:	3908      	subs	r1, #8
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	4298      	cmp	r0, r3
 8002958:	d301      	bcc.n	800295e <__clzsi2+0x22>
 800295a:	0900      	lsrs	r0, r0, #4
 800295c:	3904      	subs	r1, #4
 800295e:	a202      	add	r2, pc, #8	; (adr r2, 8002968 <__clzsi2+0x2c>)
 8002960:	5c10      	ldrb	r0, [r2, r0]
 8002962:	1840      	adds	r0, r0, r1
 8002964:	4770      	bx	lr
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	02020304 	.word	0x02020304
 800296c:	01010101 	.word	0x01010101
	...

08002978 <debugPrintln>:
	over the UART and to automatically send a new line
	character after it.
*/
void debugPrintln(UART_HandleTypeDef *uart_handle,
				  char _out[])
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(uart_handle, (uint8_t *)_out,
					  strlen(_out), 60);
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	0018      	movs	r0, r3
 8002986:	f7fd fbbf 	bl	8000108 <strlen>
 800298a:	0003      	movs	r3, r0
	HAL_UART_Transmit(uart_handle, (uint8_t *)_out,
 800298c:	b29a      	uxth	r2, r3
 800298e:	6839      	ldr	r1, [r7, #0]
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	233c      	movs	r3, #60	; 0x3c
 8002994:	f003 fc30 	bl	80061f8 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8002998:	210c      	movs	r1, #12
 800299a:	187b      	adds	r3, r7, r1
 800299c:	4a05      	ldr	r2, [pc, #20]	; (80029b4 <debugPrintln+0x3c>)
 800299e:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(uart_handle, (uint8_t *)newline, 2, 10);
 80029a0:	1879      	adds	r1, r7, r1
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	230a      	movs	r3, #10
 80029a6:	2202      	movs	r2, #2
 80029a8:	f003 fc26 	bl	80061f8 <HAL_UART_Transmit>
}
 80029ac:	46c0      	nop			; (mov r8, r8)
 80029ae:	46bd      	mov	sp, r7
 80029b0:	b004      	add	sp, #16
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	00000a0d 	.word	0x00000a0d

080029b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ba:	4c90      	ldr	r4, [pc, #576]	; (8002bfc <main+0x244>)
 80029bc:	44a5      	add	sp, r4
 80029be:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029c0:	f001 fb82 	bl	80040c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029c4:	f000 f93a 	bl	8002c3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029c8:	f000 fa3e 	bl	8002e48 <MX_GPIO_Init>
  MX_I2C2_Init();
 80029cc:	f000 f98e 	bl	8002cec <MX_I2C2_Init>
  MX_SPI2_Init();
 80029d0:	f000 f9cc 	bl	8002d6c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80029d4:	f000 fa08 	bl	8002de8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


	icm20948_init();
 80029d8:	f000 fab8 	bl	8002f4c <icm20948_init>

	 ak09916_init();
 80029dc:	f000 fae6 	bl	8002fac <ak09916_init>
		char buf101[256];
		char buf102[256];
		char buff2[512];
		char buffer[512];

		icm20948_gyro_read_dps(&my_gyro);
 80029e0:	4b87      	ldr	r3, [pc, #540]	; (8002c00 <main+0x248>)
 80029e2:	0018      	movs	r0, r3
 80029e4:	f000 fb80 	bl	80030e8 <icm20948_gyro_read_dps>
		icm20948_accel_read_g(&my_accel);
 80029e8:	4b86      	ldr	r3, [pc, #536]	; (8002c04 <main+0x24c>)
 80029ea:	0018      	movs	r0, r3
 80029ec:	f000 fbae 	bl	800314c <icm20948_accel_read_g>

		debugPrintln(&huart1,"-------------------------------IMU Data-----------------------------");
 80029f0:	4a85      	ldr	r2, [pc, #532]	; (8002c08 <main+0x250>)
 80029f2:	4b86      	ldr	r3, [pc, #536]	; (8002c0c <main+0x254>)
 80029f4:	0011      	movs	r1, r2
 80029f6:	0018      	movs	r0, r3
 80029f8:	f7ff ffbe 	bl	8002978 <debugPrintln>

		sprintf(buff2,"\r\n Accelerometer Reading : X:%f Y:%f Z:%f\n",my_accel.x,my_accel.y,my_accel.z);
 80029fc:	4b81      	ldr	r3, [pc, #516]	; (8002c04 <main+0x24c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	1c18      	adds	r0, r3, #0
 8002a02:	f7ff fecb 	bl	800279c <__aeabi_f2d>
 8002a06:	6038      	str	r0, [r7, #0]
 8002a08:	6079      	str	r1, [r7, #4]
 8002a0a:	4b7e      	ldr	r3, [pc, #504]	; (8002c04 <main+0x24c>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	1c18      	adds	r0, r3, #0
 8002a10:	f7ff fec4 	bl	800279c <__aeabi_f2d>
 8002a14:	0004      	movs	r4, r0
 8002a16:	000d      	movs	r5, r1
 8002a18:	4b7a      	ldr	r3, [pc, #488]	; (8002c04 <main+0x24c>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	1c18      	adds	r0, r3, #0
 8002a1e:	f7ff febd 	bl	800279c <__aeabi_f2d>
 8002a22:	0002      	movs	r2, r0
 8002a24:	000b      	movs	r3, r1
 8002a26:	497a      	ldr	r1, [pc, #488]	; (8002c10 <main+0x258>)
 8002a28:	2686      	movs	r6, #134	; 0x86
 8002a2a:	0076      	lsls	r6, r6, #1
 8002a2c:	19b8      	adds	r0, r7, r6
 8002a2e:	9202      	str	r2, [sp, #8]
 8002a30:	9303      	str	r3, [sp, #12]
 8002a32:	9400      	str	r4, [sp, #0]
 8002a34:	9501      	str	r5, [sp, #4]
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f004 fe33 	bl	80076a4 <siprintf>
		sprintf(buf101,"\r\n Gyroscope Reading     : X:%f Y:%f Z:%f\n",my_gyro.x,my_gyro.y,my_gyro.z);
 8002a3e:	4b70      	ldr	r3, [pc, #448]	; (8002c00 <main+0x248>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	1c18      	adds	r0, r3, #0
 8002a44:	f7ff feaa 	bl	800279c <__aeabi_f2d>
 8002a48:	6038      	str	r0, [r7, #0]
 8002a4a:	6079      	str	r1, [r7, #4]
 8002a4c:	4b6c      	ldr	r3, [pc, #432]	; (8002c00 <main+0x248>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	1c18      	adds	r0, r3, #0
 8002a52:	f7ff fea3 	bl	800279c <__aeabi_f2d>
 8002a56:	0004      	movs	r4, r0
 8002a58:	000d      	movs	r5, r1
 8002a5a:	4b69      	ldr	r3, [pc, #420]	; (8002c00 <main+0x248>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	1c18      	adds	r0, r3, #0
 8002a60:	f7ff fe9c 	bl	800279c <__aeabi_f2d>
 8002a64:	0002      	movs	r2, r0
 8002a66:	000b      	movs	r3, r1
 8002a68:	496a      	ldr	r1, [pc, #424]	; (8002c14 <main+0x25c>)
 8002a6a:	200c      	movs	r0, #12
 8002a6c:	1838      	adds	r0, r7, r0
 8002a6e:	9202      	str	r2, [sp, #8]
 8002a70:	9303      	str	r3, [sp, #12]
 8002a72:	9400      	str	r4, [sp, #0]
 8002a74:	9501      	str	r5, [sp, #4]
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f004 fe13 	bl	80076a4 <siprintf>
		strcat(buff2,buf101);
 8002a7e:	230c      	movs	r3, #12
 8002a80:	18fa      	adds	r2, r7, r3
 8002a82:	19bb      	adds	r3, r7, r6
 8002a84:	0011      	movs	r1, r2
 8002a86:	0018      	movs	r0, r3
 8002a88:	f004 fe2c 	bl	80076e4 <strcat>
		debugPrintln(&huart1,(char *)buff2);
 8002a8c:	19ba      	adds	r2, r7, r6
 8002a8e:	4b5f      	ldr	r3, [pc, #380]	; (8002c0c <main+0x254>)
 8002a90:	0011      	movs	r1, r2
 8002a92:	0018      	movs	r0, r3
 8002a94:	f7ff ff70 	bl	8002978 <debugPrintln>
		debugPrintln(&huart1,"-------------------------------------------------------------------");
 8002a98:	4a5f      	ldr	r2, [pc, #380]	; (8002c18 <main+0x260>)
 8002a9a:	4b5c      	ldr	r3, [pc, #368]	; (8002c0c <main+0x254>)
 8002a9c:	0011      	movs	r1, r2
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f7ff ff6a 	bl	8002978 <debugPrintln>
		debugPrintln(&huart1,"-------------------------------Encryption -------------------------");
 8002aa4:	4a5d      	ldr	r2, [pc, #372]	; (8002c1c <main+0x264>)
 8002aa6:	4b59      	ldr	r3, [pc, #356]	; (8002c0c <main+0x254>)
 8002aa8:	0011      	movs	r1, r2
 8002aaa:	0018      	movs	r0, r3
 8002aac:	f7ff ff64 	bl	8002978 <debugPrintln>
		//call the encryption function, input vuyisa's compressed data
	    char xorKey = 'A';
 8002ab0:	4b5b      	ldr	r3, [pc, #364]	; (8002c20 <main+0x268>)
 8002ab2:	2408      	movs	r4, #8
 8002ab4:	191b      	adds	r3, r3, r4
 8002ab6:	19db      	adds	r3, r3, r7
 8002ab8:	2241      	movs	r2, #65	; 0x41
 8002aba:	701a      	strb	r2, [r3, #0]

	    int len = strlen(buff2);
 8002abc:	19bb      	adds	r3, r7, r6
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f7fd fb22 	bl	8000108 <strlen>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	22a1      	movs	r2, #161	; 0xa1
 8002ac8:	00d2      	lsls	r2, r2, #3
 8002aca:	1912      	adds	r2, r2, r4
 8002acc:	19d2      	adds	r2, r2, r7
 8002ace:	6013      	str	r3, [r2, #0]

	    for(int i = 0; i< len; i++){
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	4a54      	ldr	r2, [pc, #336]	; (8002c24 <main+0x26c>)
 8002ad4:	1912      	adds	r2, r2, r4
 8002ad6:	19d2      	adds	r2, r2, r7
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	e023      	b.n	8002b24 <main+0x16c>
	        buffer[i] = buff2[i] ^ xorKey;
 8002adc:	4b52      	ldr	r3, [pc, #328]	; (8002c28 <main+0x270>)
 8002ade:	24a3      	movs	r4, #163	; 0xa3
 8002ae0:	00e4      	lsls	r4, r4, #3
 8002ae2:	191b      	adds	r3, r3, r4
 8002ae4:	2508      	movs	r5, #8
 8002ae6:	197a      	adds	r2, r7, r5
 8002ae8:	189a      	adds	r2, r3, r2
 8002aea:	484e      	ldr	r0, [pc, #312]	; (8002c24 <main+0x26c>)
 8002aec:	1943      	adds	r3, r0, r5
 8002aee:	19db      	adds	r3, r3, r7
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	18d3      	adds	r3, r2, r3
 8002af4:	781a      	ldrb	r2, [r3, #0]
 8002af6:	4b4a      	ldr	r3, [pc, #296]	; (8002c20 <main+0x268>)
 8002af8:	195b      	adds	r3, r3, r5
 8002afa:	19db      	adds	r3, r3, r7
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	4053      	eors	r3, r2
 8002b00:	b2d9      	uxtb	r1, r3
 8002b02:	4b4a      	ldr	r3, [pc, #296]	; (8002c2c <main+0x274>)
 8002b04:	191b      	adds	r3, r3, r4
 8002b06:	197a      	adds	r2, r7, r5
 8002b08:	189a      	adds	r2, r3, r2
 8002b0a:	1943      	adds	r3, r0, r5
 8002b0c:	19db      	adds	r3, r3, r7
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	18d3      	adds	r3, r2, r3
 8002b12:	1c0a      	adds	r2, r1, #0
 8002b14:	701a      	strb	r2, [r3, #0]
	    for(int i = 0; i< len; i++){
 8002b16:	1943      	adds	r3, r0, r5
 8002b18:	19db      	adds	r3, r3, r7
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	1942      	adds	r2, r0, r5
 8002b20:	19d2      	adds	r2, r2, r7
 8002b22:	6013      	str	r3, [r2, #0]
 8002b24:	4b3f      	ldr	r3, [pc, #252]	; (8002c24 <main+0x26c>)
 8002b26:	2508      	movs	r5, #8
 8002b28:	195b      	adds	r3, r3, r5
 8002b2a:	19db      	adds	r3, r3, r7
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	23a1      	movs	r3, #161	; 0xa1
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	195b      	adds	r3, r3, r5
 8002b34:	19db      	adds	r3, r3, r7
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	dbcf      	blt.n	8002adc <main+0x124>

	    }
	    debugPrintln(&huart1,buffer);
 8002b3c:	24c1      	movs	r4, #193	; 0xc1
 8002b3e:	00a4      	lsls	r4, r4, #2
 8002b40:	1963      	adds	r3, r4, r5
 8002b42:	19da      	adds	r2, r3, r7
 8002b44:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <main+0x254>)
 8002b46:	0011      	movs	r1, r2
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f7ff ff15 	bl	8002978 <debugPrintln>

		debugPrintln(&huart1,"-------------------------------Decryption -------------------------");
 8002b4e:	4a38      	ldr	r2, [pc, #224]	; (8002c30 <main+0x278>)
 8002b50:	4b2e      	ldr	r3, [pc, #184]	; (8002c0c <main+0x254>)
 8002b52:	0011      	movs	r1, r2
 8002b54:	0018      	movs	r0, r3
 8002b56:	f7ff ff0f 	bl	8002978 <debugPrintln>
		//call the Decryption function, input vuyisa's compressed data

	    int len2 = strlen(buffer);
 8002b5a:	1963      	adds	r3, r4, r5
 8002b5c:	19db      	adds	r3, r3, r7
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f7fd fad2 	bl	8000108 <strlen>
 8002b64:	0003      	movs	r3, r0
 8002b66:	4a33      	ldr	r2, [pc, #204]	; (8002c34 <main+0x27c>)
 8002b68:	1952      	adds	r2, r2, r5
 8002b6a:	19d2      	adds	r2, r2, r7
 8002b6c:	6013      	str	r3, [r2, #0]

	    for(int i = 0; i< len2; i++){
 8002b6e:	2300      	movs	r3, #0
 8002b70:	22a2      	movs	r2, #162	; 0xa2
 8002b72:	00d2      	lsls	r2, r2, #3
 8002b74:	1952      	adds	r2, r2, r5
 8002b76:	19d2      	adds	r2, r2, r7
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	e024      	b.n	8002bc6 <main+0x20e>
	        buffer[i] = buffer[i] ^ xorKey;
 8002b7c:	4b2b      	ldr	r3, [pc, #172]	; (8002c2c <main+0x274>)
 8002b7e:	24a3      	movs	r4, #163	; 0xa3
 8002b80:	00e4      	lsls	r4, r4, #3
 8002b82:	191b      	adds	r3, r3, r4
 8002b84:	2508      	movs	r5, #8
 8002b86:	197a      	adds	r2, r7, r5
 8002b88:	189a      	adds	r2, r3, r2
 8002b8a:	20a2      	movs	r0, #162	; 0xa2
 8002b8c:	00c0      	lsls	r0, r0, #3
 8002b8e:	1943      	adds	r3, r0, r5
 8002b90:	19db      	adds	r3, r3, r7
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	18d3      	adds	r3, r2, r3
 8002b96:	781a      	ldrb	r2, [r3, #0]
 8002b98:	4b21      	ldr	r3, [pc, #132]	; (8002c20 <main+0x268>)
 8002b9a:	195b      	adds	r3, r3, r5
 8002b9c:	19db      	adds	r3, r3, r7
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	4053      	eors	r3, r2
 8002ba2:	b2d9      	uxtb	r1, r3
 8002ba4:	4b21      	ldr	r3, [pc, #132]	; (8002c2c <main+0x274>)
 8002ba6:	191b      	adds	r3, r3, r4
 8002ba8:	197a      	adds	r2, r7, r5
 8002baa:	189a      	adds	r2, r3, r2
 8002bac:	1943      	adds	r3, r0, r5
 8002bae:	19db      	adds	r3, r3, r7
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	18d3      	adds	r3, r2, r3
 8002bb4:	1c0a      	adds	r2, r1, #0
 8002bb6:	701a      	strb	r2, [r3, #0]
	    for(int i = 0; i< len2; i++){
 8002bb8:	1943      	adds	r3, r0, r5
 8002bba:	19db      	adds	r3, r3, r7
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	1942      	adds	r2, r0, r5
 8002bc2:	19d2      	adds	r2, r2, r7
 8002bc4:	6013      	str	r3, [r2, #0]
 8002bc6:	23a2      	movs	r3, #162	; 0xa2
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	2108      	movs	r1, #8
 8002bcc:	185b      	adds	r3, r3, r1
 8002bce:	19db      	adds	r3, r3, r7
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	4b18      	ldr	r3, [pc, #96]	; (8002c34 <main+0x27c>)
 8002bd4:	185b      	adds	r3, r3, r1
 8002bd6:	19db      	adds	r3, r3, r7
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	dbce      	blt.n	8002b7c <main+0x1c4>

	    }
	    debugPrintln(&huart1,buffer);
 8002bde:	23c1      	movs	r3, #193	; 0xc1
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	185b      	adds	r3, r3, r1
 8002be4:	19da      	adds	r2, r3, r7
 8002be6:	4b09      	ldr	r3, [pc, #36]	; (8002c0c <main+0x254>)
 8002be8:	0011      	movs	r1, r2
 8002bea:	0018      	movs	r0, r3
 8002bec:	f7ff fec4 	bl	8002978 <debugPrintln>
	    HAL_Delay(5000);
 8002bf0:	4b11      	ldr	r3, [pc, #68]	; (8002c38 <main+0x280>)
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f001 facc 	bl	8004190 <HAL_Delay>
	{
 8002bf8:	e6f2      	b.n	80029e0 <main+0x28>
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	fffffacc 	.word	0xfffffacc
 8002c00:	200001fc 	.word	0x200001fc
 8002c04:	20000208 	.word	0x20000208
 8002c08:	0800b430 	.word	0x0800b430
 8002c0c:	200002c4 	.word	0x200002c4
 8002c10:	0800b478 	.word	0x0800b478
 8002c14:	0800b4a4 	.word	0x0800b4a4
 8002c18:	0800b4d0 	.word	0x0800b4d0
 8002c1c:	0800b514 	.word	0x0800b514
 8002c20:	0000050f 	.word	0x0000050f
 8002c24:	00000514 	.word	0x00000514
 8002c28:	fffffbec 	.word	0xfffffbec
 8002c2c:	fffffdec 	.word	0xfffffdec
 8002c30:	0800b558 	.word	0x0800b558
 8002c34:	00000504 	.word	0x00000504
 8002c38:	00001388 	.word	0x00001388

08002c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c3c:	b590      	push	{r4, r7, lr}
 8002c3e:	b097      	sub	sp, #92	; 0x5c
 8002c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c42:	2428      	movs	r4, #40	; 0x28
 8002c44:	193b      	adds	r3, r7, r4
 8002c46:	0018      	movs	r0, r3
 8002c48:	2330      	movs	r3, #48	; 0x30
 8002c4a:	001a      	movs	r2, r3
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	f003 fea7 	bl	80069a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c52:	2318      	movs	r3, #24
 8002c54:	18fb      	adds	r3, r7, r3
 8002c56:	0018      	movs	r0, r3
 8002c58:	2310      	movs	r3, #16
 8002c5a:	001a      	movs	r2, r3
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	f003 fe9f 	bl	80069a0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	0018      	movs	r0, r3
 8002c66:	2314      	movs	r3, #20
 8002c68:	001a      	movs	r2, r3
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	f003 fe98 	bl	80069a0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c70:	0021      	movs	r1, r4
 8002c72:	187b      	adds	r3, r7, r1
 8002c74:	2202      	movs	r2, #2
 8002c76:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c78:	187b      	adds	r3, r7, r1
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c7e:	187b      	adds	r3, r7, r1
 8002c80:	2210      	movs	r2, #16
 8002c82:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002c84:	187b      	adds	r3, r7, r1
 8002c86:	2200      	movs	r2, #0
 8002c88:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c8a:	187b      	adds	r3, r7, r1
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f001 fe13 	bl	80048b8 <HAL_RCC_OscConfig>
 8002c92:	1e03      	subs	r3, r0, #0
 8002c94:	d001      	beq.n	8002c9a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002c96:	f001 f804 	bl	8003ca2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c9a:	2118      	movs	r1, #24
 8002c9c:	187b      	adds	r3, r7, r1
 8002c9e:	2207      	movs	r2, #7
 8002ca0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002ca2:	187b      	adds	r3, r7, r1
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ca8:	187b      	adds	r3, r7, r1
 8002caa:	2200      	movs	r2, #0
 8002cac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cae:	187b      	adds	r3, r7, r1
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002cb4:	187b      	adds	r3, r7, r1
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f002 f917 	bl	8004eec <HAL_RCC_ClockConfig>
 8002cbe:	1e03      	subs	r3, r0, #0
 8002cc0:	d001      	beq.n	8002cc6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002cc2:	f000 ffee 	bl	8003ca2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002cc6:	1d3b      	adds	r3, r7, #4
 8002cc8:	2201      	movs	r2, #1
 8002cca:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002ccc:	1d3b      	adds	r3, r7, #4
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cd2:	1d3b      	adds	r3, r7, #4
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f002 fa5b 	bl	8005190 <HAL_RCCEx_PeriphCLKConfig>
 8002cda:	1e03      	subs	r3, r0, #0
 8002cdc:	d001      	beq.n	8002ce2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002cde:	f000 ffe0 	bl	8003ca2 <Error_Handler>
  }
}
 8002ce2:	46c0      	nop			; (mov r8, r8)
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	b017      	add	sp, #92	; 0x5c
 8002ce8:	bd90      	pop	{r4, r7, pc}
	...

08002cec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002cf0:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002cf2:	4a1c      	ldr	r2, [pc, #112]	; (8002d64 <MX_I2C2_Init+0x78>)
 8002cf4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 8002cf6:	4b1a      	ldr	r3, [pc, #104]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002cf8:	4a1b      	ldr	r2, [pc, #108]	; (8002d68 <MX_I2C2_Init+0x7c>)
 8002cfa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002cfc:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d02:	4b17      	ldr	r3, [pc, #92]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d08:	4b15      	ldr	r3, [pc, #84]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002d0e:	4b14      	ldr	r3, [pc, #80]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d14:	4b12      	ldr	r3, [pc, #72]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d1a:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d20:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002d26:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f001 fc97 	bl	800465c <HAL_I2C_Init>
 8002d2e:	1e03      	subs	r3, r0, #0
 8002d30:	d001      	beq.n	8002d36 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002d32:	f000 ffb6 	bl	8003ca2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d36:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d38:	2100      	movs	r1, #0
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f001 fd24 	bl	8004788 <HAL_I2CEx_ConfigAnalogFilter>
 8002d40:	1e03      	subs	r3, r0, #0
 8002d42:	d001      	beq.n	8002d48 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002d44:	f000 ffad 	bl	8003ca2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002d48:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <MX_I2C2_Init+0x74>)
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f001 fd67 	bl	8004820 <HAL_I2CEx_ConfigDigitalFilter>
 8002d52:	1e03      	subs	r3, r0, #0
 8002d54:	d001      	beq.n	8002d5a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002d56:	f000 ffa4 	bl	8003ca2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000214 	.word	0x20000214
 8002d64:	40005800 	.word	0x40005800
 8002d68:	2000090e 	.word	0x2000090e

08002d6c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002d70:	4b1b      	ldr	r3, [pc, #108]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002d72:	4a1c      	ldr	r2, [pc, #112]	; (8002de4 <MX_SPI2_Init+0x78>)
 8002d74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002d76:	4b1a      	ldr	r3, [pc, #104]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002d78:	2282      	movs	r2, #130	; 0x82
 8002d7a:	0052      	lsls	r2, r2, #1
 8002d7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002d7e:	4b18      	ldr	r3, [pc, #96]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d84:	4b16      	ldr	r3, [pc, #88]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002d86:	22e0      	movs	r2, #224	; 0xe0
 8002d88:	00d2      	lsls	r2, r2, #3
 8002d8a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d8c:	4b14      	ldr	r3, [pc, #80]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d92:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002d98:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002d9a:	2280      	movs	r2, #128	; 0x80
 8002d9c:	0092      	lsls	r2, r2, #2
 8002d9e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002da0:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002da6:	4b0e      	ldr	r3, [pc, #56]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dac:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002db2:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002db8:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002dba:	2207      	movs	r2, #7
 8002dbc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002dbe:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002dc4:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002dc6:	2208      	movs	r2, #8
 8002dc8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002dca:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <MX_SPI2_Init+0x74>)
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f002 fabd 	bl	800534c <HAL_SPI_Init>
 8002dd2:	1e03      	subs	r3, r0, #0
 8002dd4:	d001      	beq.n	8002dda <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002dd6:	f000 ff64 	bl	8003ca2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	20000260 	.word	0x20000260
 8002de4:	40003800 	.word	0x40003800

08002de8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002dee:	4a15      	ldr	r2, [pc, #84]	; (8002e44 <MX_USART1_UART_Init+0x5c>)
 8002df0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8002df2:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002df4:	2296      	movs	r2, #150	; 0x96
 8002df6:	0212      	lsls	r2, r2, #8
 8002df8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002dfa:	4b11      	ldr	r3, [pc, #68]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e00:	4b0f      	ldr	r3, [pc, #60]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e06:	4b0e      	ldr	r3, [pc, #56]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e0c:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e0e:	220c      	movs	r2, #12
 8002e10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e12:	4b0b      	ldr	r3, [pc, #44]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e18:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e1e:	4b08      	ldr	r3, [pc, #32]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e24:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <MX_USART1_UART_Init+0x58>)
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f003 f98f 	bl	8006150 <HAL_UART_Init>
 8002e32:	1e03      	subs	r3, r0, #0
 8002e34:	d001      	beq.n	8002e3a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002e36:	f000 ff34 	bl	8003ca2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e3a:	46c0      	nop			; (mov r8, r8)
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	200002c4 	.word	0x200002c4
 8002e44:	40013800 	.word	0x40013800

08002e48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e48:	b590      	push	{r4, r7, lr}
 8002e4a:	b08b      	sub	sp, #44	; 0x2c
 8002e4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4e:	2414      	movs	r4, #20
 8002e50:	193b      	adds	r3, r7, r4
 8002e52:	0018      	movs	r0, r3
 8002e54:	2314      	movs	r3, #20
 8002e56:	001a      	movs	r2, r3
 8002e58:	2100      	movs	r1, #0
 8002e5a:	f003 fda1 	bl	80069a0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5e:	4b38      	ldr	r3, [pc, #224]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e60:	695a      	ldr	r2, [r3, #20]
 8002e62:	4b37      	ldr	r3, [pc, #220]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e64:	2180      	movs	r1, #128	; 0x80
 8002e66:	02c9      	lsls	r1, r1, #11
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	615a      	str	r2, [r3, #20]
 8002e6c:	4b34      	ldr	r3, [pc, #208]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	02db      	lsls	r3, r3, #11
 8002e74:	4013      	ands	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
 8002e78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e7a:	4b31      	ldr	r3, [pc, #196]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	4b30      	ldr	r3, [pc, #192]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e80:	2180      	movs	r1, #128	; 0x80
 8002e82:	0309      	lsls	r1, r1, #12
 8002e84:	430a      	orrs	r2, r1
 8002e86:	615a      	str	r2, [r3, #20]
 8002e88:	4b2d      	ldr	r3, [pc, #180]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e8a:	695a      	ldr	r2, [r3, #20]
 8002e8c:	2380      	movs	r3, #128	; 0x80
 8002e8e:	031b      	lsls	r3, r3, #12
 8002e90:	4013      	ands	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e96:	4b2a      	ldr	r3, [pc, #168]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e98:	695a      	ldr	r2, [r3, #20]
 8002e9a:	4b29      	ldr	r3, [pc, #164]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002e9c:	2180      	movs	r1, #128	; 0x80
 8002e9e:	0289      	lsls	r1, r1, #10
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	615a      	str	r2, [r3, #20]
 8002ea4:	4b26      	ldr	r3, [pc, #152]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002ea6:	695a      	ldr	r2, [r3, #20]
 8002ea8:	2380      	movs	r3, #128	; 0x80
 8002eaa:	029b      	lsls	r3, r3, #10
 8002eac:	4013      	ands	r3, r2
 8002eae:	60bb      	str	r3, [r7, #8]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002eb2:	4b23      	ldr	r3, [pc, #140]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	4b22      	ldr	r3, [pc, #136]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002eb8:	2180      	movs	r1, #128	; 0x80
 8002eba:	03c9      	lsls	r1, r1, #15
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	615a      	str	r2, [r3, #20]
 8002ec0:	4b1f      	ldr	r3, [pc, #124]	; (8002f40 <MX_GPIO_Init+0xf8>)
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	2380      	movs	r3, #128	; 0x80
 8002ec6:	03db      	lsls	r3, r3, #15
 8002ec8:	4013      	ands	r3, r2
 8002eca:	607b      	str	r3, [r7, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8002ece:	2380      	movs	r3, #128	; 0x80
 8002ed0:	015b      	lsls	r3, r3, #5
 8002ed2:	481c      	ldr	r0, [pc, #112]	; (8002f44 <MX_GPIO_Init+0xfc>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	0019      	movs	r1, r3
 8002ed8:	f001 fba2 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 8002edc:	23c0      	movs	r3, #192	; 0xc0
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4819      	ldr	r0, [pc, #100]	; (8002f48 <MX_GPIO_Init+0x100>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	0019      	movs	r1, r3
 8002ee6:	f001 fb9b 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8002eea:	193b      	adds	r3, r7, r4
 8002eec:	2280      	movs	r2, #128	; 0x80
 8002eee:	0152      	lsls	r2, r2, #5
 8002ef0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef2:	193b      	adds	r3, r7, r4
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef8:	193b      	adds	r3, r7, r4
 8002efa:	2200      	movs	r2, #0
 8002efc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efe:	193b      	adds	r3, r7, r4
 8002f00:	2200      	movs	r2, #0
 8002f02:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8002f04:	193b      	adds	r3, r7, r4
 8002f06:	4a0f      	ldr	r2, [pc, #60]	; (8002f44 <MX_GPIO_Init+0xfc>)
 8002f08:	0019      	movs	r1, r3
 8002f0a:	0010      	movs	r0, r2
 8002f0c:	f001 fa18 	bl	8004340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f10:	0021      	movs	r1, r4
 8002f12:	187b      	adds	r3, r7, r1
 8002f14:	22c0      	movs	r2, #192	; 0xc0
 8002f16:	0092      	lsls	r2, r2, #2
 8002f18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f1a:	187b      	adds	r3, r7, r1
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f20:	187b      	adds	r3, r7, r1
 8002f22:	2200      	movs	r2, #0
 8002f24:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f26:	187b      	adds	r3, r7, r1
 8002f28:	2200      	movs	r2, #0
 8002f2a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f2c:	187b      	adds	r3, r7, r1
 8002f2e:	4a06      	ldr	r2, [pc, #24]	; (8002f48 <MX_GPIO_Init+0x100>)
 8002f30:	0019      	movs	r1, r3
 8002f32:	0010      	movs	r0, r2
 8002f34:	f001 fa04 	bl	8004340 <HAL_GPIO_Init>

}
 8002f38:	46c0      	nop			; (mov r8, r8)
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b00b      	add	sp, #44	; 0x2c
 8002f3e:	bd90      	pop	{r4, r7, pc}
 8002f40:	40021000 	.word	0x40021000
 8002f44:	48000400 	.word	0x48000400
 8002f48:	48000800 	.word	0x48000800

08002f4c <icm20948_init>:
/* Static Functions */


/* Main Functions */
void icm20948_init()
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
	while (!icm20948_who_am_i());
 8002f50:	46c0      	nop			; (mov r8, r8)
 8002f52:	f000 f92d 	bl	80031b0 <icm20948_who_am_i>
 8002f56:	0003      	movs	r3, r0
 8002f58:	001a      	movs	r2, r3
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	4053      	eors	r3, r2
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1f6      	bne.n	8002f52 <icm20948_init+0x6>

	icm20948_device_reset();
 8002f64:	f000 f939 	bl	80031da <icm20948_device_reset>
	icm20948_wakeup();
 8002f68:	f000 f950 	bl	800320c <icm20948_wakeup>

	icm20948_clock_source(1);
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	f000 f9e0 	bl	8003332 <icm20948_clock_source>
	icm20948_odr_align_enable();
 8002f72:	f000 f9ff 	bl	8003374 <icm20948_odr_align_enable>

	icm20948_spi_slave_enable();
 8002f76:	f000 f967 	bl	8003248 <icm20948_spi_slave_enable>

	icm20948_gyro_low_pass_filter(0);
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f000 fa04 	bl	8003388 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 8002f80:	2000      	movs	r0, #0
 8002f82:	f000 fa25 	bl	80033d0 <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 8002f86:	2000      	movs	r0, #0
 8002f88:	f000 fa46 	bl	8003418 <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 8002f8c:	2000      	movs	r0, #0
 8002f8e:	f000 fa54 	bl	800343a <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 8002f92:	f000 fa8c 	bl	80034ae <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 8002f96:	f000 fb4f 	bl	8003638 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 8002f9a:	2003      	movs	r0, #3
 8002f9c:	f000 fca0 	bl	80038e0 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 8002fa0:	2003      	movs	r0, #3
 8002fa2:	f000 fcf9 	bl	8003998 <icm20948_accel_full_scale_select>
}
 8002fa6:	46c0      	nop			; (mov r8, r8)
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <ak09916_init>:
{
	aXor(buffer,compressedData);
}
*/
void ak09916_init()
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 8002fb0:	f000 f965 	bl	800327e <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 8002fb4:	f000 f97e 	bl	80032b4 <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 8002fb8:	2007      	movs	r0, #7
 8002fba:	f000 f999 	bl	80032f0 <icm20948_i2c_master_clk_frq>

//	while (!ak09916_who_am_i())
//		;

	ak09916_soft_reset();
 8002fbe:	f000 f919 	bl	80031f4 <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 8002fc2:	2008      	movs	r0, #8
 8002fc4:	f000 fa60 	bl	8003488 <ak09916_operation_mode_setting>
}
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <icm20948_gyro_read>:

void icm20948_gyro_read(axises *data)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
	uint8_t *temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8002fd6:	2206      	movs	r2, #6
 8002fd8:	2133      	movs	r1, #51	; 0x33
 8002fda:	2000      	movs	r0, #0
 8002fdc:	f000 fdce 	bl	8003b7c <read_multiple_icm20948_reg>
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	60fb      	str	r3, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	021b      	lsls	r3, r3, #8
 8002fea:	b21a      	sxth	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	b21b      	sxth	r3, r3
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	b21b      	sxth	r3, r3
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f7fd fd9b 	bl	8000b34 <__aeabi_i2f>
 8002ffe:	1c02      	adds	r2, r0, #0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	3302      	adds	r3, #2
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	021b      	lsls	r3, r3, #8
 800300c:	b21a      	sxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	3303      	adds	r3, #3
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	b21b      	sxth	r3, r3
 8003016:	4313      	orrs	r3, r2
 8003018:	b21b      	sxth	r3, r3
 800301a:	0018      	movs	r0, r3
 800301c:	f7fd fd8a 	bl	8000b34 <__aeabi_i2f>
 8003020:	1c02      	adds	r2, r0, #0
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	3304      	adds	r3, #4
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	021b      	lsls	r3, r3, #8
 800302e:	b21a      	sxth	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	3305      	adds	r3, #5
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	b21b      	sxth	r3, r3
 8003038:	4313      	orrs	r3, r2
 800303a:	b21b      	sxth	r3, r3
 800303c:	0018      	movs	r0, r3
 800303e:	f7fd fd79 	bl	8000b34 <__aeabi_i2f>
 8003042:	1c02      	adds	r2, r0, #0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	609a      	str	r2, [r3, #8]
}
 8003048:	46c0      	nop			; (mov r8, r8)
 800304a:	46bd      	mov	sp, r7
 800304c:	b004      	add	sp, #16
 800304e:	bd80      	pop	{r7, pc}

08003050 <icm20948_accel_read>:

void icm20948_accel_read(axises *data)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
	uint8_t *temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8003058:	2206      	movs	r2, #6
 800305a:	212d      	movs	r1, #45	; 0x2d
 800305c:	2000      	movs	r0, #0
 800305e:	f000 fd8d 	bl	8003b7c <read_multiple_icm20948_reg>
 8003062:	0003      	movs	r3, r0
 8003064:	60fb      	str	r3, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	021b      	lsls	r3, r3, #8
 800306c:	b21a      	sxth	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3301      	adds	r3, #1
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	b21b      	sxth	r3, r3
 8003076:	4313      	orrs	r3, r2
 8003078:	b21b      	sxth	r3, r3
 800307a:	0018      	movs	r0, r3
 800307c:	f7fd fd5a 	bl	8000b34 <__aeabi_i2f>
 8003080:	1c02      	adds	r2, r0, #0
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	3302      	adds	r3, #2
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	021b      	lsls	r3, r3, #8
 800308e:	b21a      	sxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	3303      	adds	r3, #3
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	b21b      	sxth	r3, r3
 8003098:	4313      	orrs	r3, r2
 800309a:	b21b      	sxth	r3, r3
 800309c:	0018      	movs	r0, r3
 800309e:	f7fd fd49 	bl	8000b34 <__aeabi_i2f>
 80030a2:	1c02      	adds	r2, r0, #0
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3304      	adds	r3, #4
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	021b      	lsls	r3, r3, #8
 80030b0:	b21a      	sxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	3305      	adds	r3, #5
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	b21b      	sxth	r3, r3
 80030ba:	4313      	orrs	r3, r2
 80030bc:	b21b      	sxth	r3, r3
 80030be:	0018      	movs	r0, r3
 80030c0:	f7fd fd38 	bl	8000b34 <__aeabi_i2f>
 80030c4:	1c02      	adds	r2, r0, #0
 80030c6:	4b07      	ldr	r3, [pc, #28]	; (80030e4 <icm20948_accel_read+0x94>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	1c19      	adds	r1, r3, #0
 80030cc:	1c10      	adds	r0, r2, #0
 80030ce:	f7fd fa5b 	bl	8000588 <__aeabi_fadd>
 80030d2:	1c03      	adds	r3, r0, #0
 80030d4:	1c1a      	adds	r2, r3, #0
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	609a      	str	r2, [r3, #8]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	46bd      	mov	sp, r7
 80030de:	b004      	add	sp, #16
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	2000034c 	.word	0x2000034c

080030e8 <icm20948_gyro_read_dps>:

	return true;
}

void icm20948_gyro_read_dps(axises *data)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
	icm20948_gyro_read(data);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	0018      	movs	r0, r3
 80030f4:	f7ff ff6b 	bl	8002fce <icm20948_gyro_read>

	data->x /= gyro_scale_factor;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	4b12      	ldr	r3, [pc, #72]	; (8003148 <icm20948_gyro_read_dps+0x60>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	1c19      	adds	r1, r3, #0
 8003102:	1c10      	adds	r0, r2, #0
 8003104:	f7fd fbde 	bl	80008c4 <__aeabi_fdiv>
 8003108:	1c03      	adds	r3, r0, #0
 800310a:	1c1a      	adds	r2, r3, #0
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	601a      	str	r2, [r3, #0]
	data->y /= gyro_scale_factor;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <icm20948_gyro_read_dps+0x60>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	1c19      	adds	r1, r3, #0
 800311a:	1c10      	adds	r0, r2, #0
 800311c:	f7fd fbd2 	bl	80008c4 <__aeabi_fdiv>
 8003120:	1c03      	adds	r3, r0, #0
 8003122:	1c1a      	adds	r2, r3, #0
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	605a      	str	r2, [r3, #4]
	data->z /= gyro_scale_factor;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	4b06      	ldr	r3, [pc, #24]	; (8003148 <icm20948_gyro_read_dps+0x60>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	1c19      	adds	r1, r3, #0
 8003132:	1c10      	adds	r0, r2, #0
 8003134:	f7fd fbc6 	bl	80008c4 <__aeabi_fdiv>
 8003138:	1c03      	adds	r3, r0, #0
 800313a:	1c1a      	adds	r2, r3, #0
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	609a      	str	r2, [r3, #8]
}
 8003140:	46c0      	nop			; (mov r8, r8)
 8003142:	46bd      	mov	sp, r7
 8003144:	b002      	add	sp, #8
 8003146:	bd80      	pop	{r7, pc}
 8003148:	20000348 	.word	0x20000348

0800314c <icm20948_accel_read_g>:

void icm20948_accel_read_g(axises *data)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
	icm20948_accel_read(data);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	0018      	movs	r0, r3
 8003158:	f7ff ff7a 	bl	8003050 <icm20948_accel_read>

	data->x /= accel_scale_factor;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	4b12      	ldr	r3, [pc, #72]	; (80031ac <icm20948_accel_read_g+0x60>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	1c19      	adds	r1, r3, #0
 8003166:	1c10      	adds	r0, r2, #0
 8003168:	f7fd fbac 	bl	80008c4 <__aeabi_fdiv>
 800316c:	1c03      	adds	r3, r0, #0
 800316e:	1c1a      	adds	r2, r3, #0
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	601a      	str	r2, [r3, #0]
	data->y /= accel_scale_factor;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <icm20948_accel_read_g+0x60>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	1c19      	adds	r1, r3, #0
 800317e:	1c10      	adds	r0, r2, #0
 8003180:	f7fd fba0 	bl	80008c4 <__aeabi_fdiv>
 8003184:	1c03      	adds	r3, r0, #0
 8003186:	1c1a      	adds	r2, r3, #0
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	605a      	str	r2, [r3, #4]
	data->z /= accel_scale_factor;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	4b06      	ldr	r3, [pc, #24]	; (80031ac <icm20948_accel_read_g+0x60>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	1c19      	adds	r1, r3, #0
 8003196:	1c10      	adds	r0, r2, #0
 8003198:	f7fd fb94 	bl	80008c4 <__aeabi_fdiv>
 800319c:	1c03      	adds	r3, r0, #0
 800319e:	1c1a      	adds	r2, r3, #0
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	609a      	str	r2, [r3, #8]
}
 80031a4:	46c0      	nop			; (mov r8, r8)
 80031a6:	46bd      	mov	sp, r7
 80031a8:	b002      	add	sp, #8
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	2000034c 	.word	0x2000034c

080031b0 <icm20948_who_am_i>:
	return true;
}

/* Sub Functions */
bool icm20948_who_am_i()
{
 80031b0:	b590      	push	{r4, r7, lr}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 80031b6:	1dfc      	adds	r4, r7, #7
 80031b8:	2100      	movs	r1, #0
 80031ba:	2000      	movs	r0, #0
 80031bc:	f000 fc7e 	bl	8003abc <read_single_icm20948_reg>
 80031c0:	0003      	movs	r3, r0
 80031c2:	7023      	strb	r3, [r4, #0]

	if (icm20948_id == ICM20948_ID)
 80031c4:	1dfb      	adds	r3, r7, #7
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	2bea      	cmp	r3, #234	; 0xea
 80031ca:	d101      	bne.n	80031d0 <icm20948_who_am_i+0x20>
		return true;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e000      	b.n	80031d2 <icm20948_who_am_i+0x22>
	else
		return false;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	0018      	movs	r0, r3
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b003      	add	sp, #12
 80031d8:	bd90      	pop	{r4, r7, pc}

080031da <icm20948_device_reset>:
	else
		return false;
}

void icm20948_device_reset()
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 80031de:	22c1      	movs	r2, #193	; 0xc1
 80031e0:	2106      	movs	r1, #6
 80031e2:	2000      	movs	r0, #0
 80031e4:	f000 fc9c 	bl	8003b20 <write_single_icm20948_reg>
	HAL_Delay(100);
 80031e8:	2064      	movs	r0, #100	; 0x64
 80031ea:	f000 ffd1 	bl	8004190 <HAL_Delay>
}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <ak09916_soft_reset>:

void ak09916_soft_reset()
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
 80031f8:	2101      	movs	r1, #1
 80031fa:	2032      	movs	r0, #50	; 0x32
 80031fc:	f000 fd2c 	bl	8003c58 <write_single_ak09916_reg>
	HAL_Delay(100);
 8003200:	2064      	movs	r0, #100	; 0x64
 8003202:	f000 ffc5 	bl	8004190 <HAL_Delay>
}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <icm20948_wakeup>:

void icm20948_wakeup()
{
 800320c:	b590      	push	{r4, r7, lr}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8003212:	1dfc      	adds	r4, r7, #7
 8003214:	2106      	movs	r1, #6
 8003216:	2000      	movs	r0, #0
 8003218:	f000 fc50 	bl	8003abc <read_single_icm20948_reg>
 800321c:	0003      	movs	r3, r0
 800321e:	7023      	strb	r3, [r4, #0]
	new_val &= 0xBF;
 8003220:	1dfb      	adds	r3, r7, #7
 8003222:	1dfa      	adds	r2, r7, #7
 8003224:	7812      	ldrb	r2, [r2, #0]
 8003226:	2140      	movs	r1, #64	; 0x40
 8003228:	438a      	bics	r2, r1
 800322a:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 800322c:	1dfb      	adds	r3, r7, #7
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	001a      	movs	r2, r3
 8003232:	2106      	movs	r1, #6
 8003234:	2000      	movs	r0, #0
 8003236:	f000 fc73 	bl	8003b20 <write_single_icm20948_reg>
	HAL_Delay(100);
 800323a:	2064      	movs	r0, #100	; 0x64
 800323c:	f000 ffa8 	bl	8004190 <HAL_Delay>
}
 8003240:	46c0      	nop			; (mov r8, r8)
 8003242:	46bd      	mov	sp, r7
 8003244:	b003      	add	sp, #12
 8003246:	bd90      	pop	{r4, r7, pc}

08003248 <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8003248:	b590      	push	{r4, r7, lr}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 800324e:	1dfc      	adds	r4, r7, #7
 8003250:	2103      	movs	r1, #3
 8003252:	2000      	movs	r0, #0
 8003254:	f000 fc32 	bl	8003abc <read_single_icm20948_reg>
 8003258:	0003      	movs	r3, r0
 800325a:	7023      	strb	r3, [r4, #0]
	new_val |= 0x10;
 800325c:	1dfb      	adds	r3, r7, #7
 800325e:	1dfa      	adds	r2, r7, #7
 8003260:	7812      	ldrb	r2, [r2, #0]
 8003262:	2110      	movs	r1, #16
 8003264:	430a      	orrs	r2, r1
 8003266:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8003268:	1dfb      	adds	r3, r7, #7
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	001a      	movs	r2, r3
 800326e:	2103      	movs	r1, #3
 8003270:	2000      	movs	r0, #0
 8003272:	f000 fc55 	bl	8003b20 <write_single_icm20948_reg>
}
 8003276:	46c0      	nop			; (mov r8, r8)
 8003278:	46bd      	mov	sp, r7
 800327a:	b003      	add	sp, #12
 800327c:	bd90      	pop	{r4, r7, pc}

0800327e <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 800327e:	b590      	push	{r4, r7, lr}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8003284:	1dfc      	adds	r4, r7, #7
 8003286:	2103      	movs	r1, #3
 8003288:	2000      	movs	r0, #0
 800328a:	f000 fc17 	bl	8003abc <read_single_icm20948_reg>
 800328e:	0003      	movs	r3, r0
 8003290:	7023      	strb	r3, [r4, #0]
	new_val |= 0x02;
 8003292:	1dfb      	adds	r3, r7, #7
 8003294:	1dfa      	adds	r2, r7, #7
 8003296:	7812      	ldrb	r2, [r2, #0]
 8003298:	2102      	movs	r1, #2
 800329a:	430a      	orrs	r2, r1
 800329c:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 800329e:	1dfb      	adds	r3, r7, #7
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	001a      	movs	r2, r3
 80032a4:	2103      	movs	r1, #3
 80032a6:	2000      	movs	r0, #0
 80032a8:	f000 fc3a 	bl	8003b20 <write_single_icm20948_reg>
}
 80032ac:	46c0      	nop			; (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b003      	add	sp, #12
 80032b2:	bd90      	pop	{r4, r7, pc}

080032b4 <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 80032b4:	b590      	push	{r4, r7, lr}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 80032ba:	1dfc      	adds	r4, r7, #7
 80032bc:	2103      	movs	r1, #3
 80032be:	2000      	movs	r0, #0
 80032c0:	f000 fbfc 	bl	8003abc <read_single_icm20948_reg>
 80032c4:	0003      	movs	r3, r0
 80032c6:	7023      	strb	r3, [r4, #0]
	new_val |= 0x20;
 80032c8:	1dfb      	adds	r3, r7, #7
 80032ca:	1dfa      	adds	r2, r7, #7
 80032cc:	7812      	ldrb	r2, [r2, #0]
 80032ce:	2120      	movs	r1, #32
 80032d0:	430a      	orrs	r2, r1
 80032d2:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 80032d4:	1dfb      	adds	r3, r7, #7
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	001a      	movs	r2, r3
 80032da:	2103      	movs	r1, #3
 80032dc:	2000      	movs	r0, #0
 80032de:	f000 fc1f 	bl	8003b20 <write_single_icm20948_reg>
	HAL_Delay(100);
 80032e2:	2064      	movs	r0, #100	; 0x64
 80032e4:	f000 ff54 	bl	8004190 <HAL_Delay>
}
 80032e8:	46c0      	nop			; (mov r8, r8)
 80032ea:	46bd      	mov	sp, r7
 80032ec:	b003      	add	sp, #12
 80032ee:	bd90      	pop	{r4, r7, pc}

080032f0 <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 80032f0:	b5b0      	push	{r4, r5, r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	0002      	movs	r2, r0
 80032f8:	1dfb      	adds	r3, r7, #7
 80032fa:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL);
 80032fc:	250f      	movs	r5, #15
 80032fe:	197c      	adds	r4, r7, r5
 8003300:	2101      	movs	r1, #1
 8003302:	2030      	movs	r0, #48	; 0x30
 8003304:	f000 fbda 	bl	8003abc <read_single_icm20948_reg>
 8003308:	0003      	movs	r3, r0
 800330a:	7023      	strb	r3, [r4, #0]
	new_val |= config;
 800330c:	0028      	movs	r0, r5
 800330e:	183b      	adds	r3, r7, r0
 8003310:	1839      	adds	r1, r7, r0
 8003312:	1dfa      	adds	r2, r7, #7
 8003314:	7809      	ldrb	r1, [r1, #0]
 8003316:	7812      	ldrb	r2, [r2, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);
 800331c:	183b      	adds	r3, r7, r0
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	001a      	movs	r2, r3
 8003322:	2101      	movs	r1, #1
 8003324:	2030      	movs	r0, #48	; 0x30
 8003326:	f000 fbfb 	bl	8003b20 <write_single_icm20948_reg>
}
 800332a:	46c0      	nop			; (mov r8, r8)
 800332c:	46bd      	mov	sp, r7
 800332e:	b004      	add	sp, #16
 8003330:	bdb0      	pop	{r4, r5, r7, pc}

08003332 <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 8003332:	b5b0      	push	{r4, r5, r7, lr}
 8003334:	b084      	sub	sp, #16
 8003336:	af00      	add	r7, sp, #0
 8003338:	0002      	movs	r2, r0
 800333a:	1dfb      	adds	r3, r7, #7
 800333c:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 800333e:	250f      	movs	r5, #15
 8003340:	197c      	adds	r4, r7, r5
 8003342:	2106      	movs	r1, #6
 8003344:	2000      	movs	r0, #0
 8003346:	f000 fbb9 	bl	8003abc <read_single_icm20948_reg>
 800334a:	0003      	movs	r3, r0
 800334c:	7023      	strb	r3, [r4, #0]
	new_val |= source;
 800334e:	0028      	movs	r0, r5
 8003350:	183b      	adds	r3, r7, r0
 8003352:	1839      	adds	r1, r7, r0
 8003354:	1dfa      	adds	r2, r7, #7
 8003356:	7809      	ldrb	r1, [r1, #0]
 8003358:	7812      	ldrb	r2, [r2, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 800335e:	183b      	adds	r3, r7, r0
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	001a      	movs	r2, r3
 8003364:	2106      	movs	r1, #6
 8003366:	2000      	movs	r0, #0
 8003368:	f000 fbda 	bl	8003b20 <write_single_icm20948_reg>
}
 800336c:	46c0      	nop			; (mov r8, r8)
 800336e:	46bd      	mov	sp, r7
 8003370:	b004      	add	sp, #16
 8003372:	bdb0      	pop	{r4, r5, r7, pc}

08003374 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8003378:	2201      	movs	r2, #1
 800337a:	2109      	movs	r1, #9
 800337c:	2020      	movs	r0, #32
 800337e:	f000 fbcf 	bl	8003b20 <write_single_icm20948_reg>
}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8003388:	b5b0      	push	{r4, r5, r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	0002      	movs	r2, r0
 8003390:	1dfb      	adds	r3, r7, #7
 8003392:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8003394:	250f      	movs	r5, #15
 8003396:	197c      	adds	r4, r7, r5
 8003398:	2101      	movs	r1, #1
 800339a:	2020      	movs	r0, #32
 800339c:	f000 fb8e 	bl	8003abc <read_single_icm20948_reg>
 80033a0:	0003      	movs	r3, r0
 80033a2:	7023      	strb	r3, [r4, #0]
	new_val |= config << 3;
 80033a4:	1dfb      	adds	r3, r7, #7
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	b25a      	sxtb	r2, r3
 80033ac:	197b      	adds	r3, r7, r5
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	b25b      	sxtb	r3, r3
 80033b2:	4313      	orrs	r3, r2
 80033b4:	b25a      	sxtb	r2, r3
 80033b6:	197b      	adds	r3, r7, r5
 80033b8:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 80033ba:	197b      	adds	r3, r7, r5
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	001a      	movs	r2, r3
 80033c0:	2101      	movs	r1, #1
 80033c2:	2020      	movs	r0, #32
 80033c4:	f000 fbac 	bl	8003b20 <write_single_icm20948_reg>
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b004      	add	sp, #16
 80033ce:	bdb0      	pop	{r4, r5, r7, pc}

080033d0 <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 80033d0:	b5b0      	push	{r4, r5, r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	0002      	movs	r2, r0
 80033d8:	1dfb      	adds	r3, r7, #7
 80033da:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80033dc:	250f      	movs	r5, #15
 80033de:	197c      	adds	r4, r7, r5
 80033e0:	2114      	movs	r1, #20
 80033e2:	2020      	movs	r0, #32
 80033e4:	f000 fb6a 	bl	8003abc <read_single_icm20948_reg>
 80033e8:	0003      	movs	r3, r0
 80033ea:	7023      	strb	r3, [r4, #0]
	new_val |= config << 3;
 80033ec:	1dfb      	adds	r3, r7, #7
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	b25a      	sxtb	r2, r3
 80033f4:	197b      	adds	r3, r7, r5
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	b25b      	sxtb	r3, r3
 80033fa:	4313      	orrs	r3, r2
 80033fc:	b25a      	sxtb	r2, r3
 80033fe:	197b      	adds	r3, r7, r5
 8003400:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8003402:	197b      	adds	r3, r7, r5
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	001a      	movs	r2, r3
 8003408:	2101      	movs	r1, #1
 800340a:	2020      	movs	r0, #32
 800340c:	f000 fb88 	bl	8003b20 <write_single_icm20948_reg>
}
 8003410:	46c0      	nop			; (mov r8, r8)
 8003412:	46bd      	mov	sp, r7
 8003414:	b004      	add	sp, #16
 8003416:	bdb0      	pop	{r4, r5, r7, pc}

08003418 <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	0002      	movs	r2, r0
 8003420:	1dfb      	adds	r3, r7, #7
 8003422:	701a      	strb	r2, [r3, #0]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8003424:	1dfb      	adds	r3, r7, #7
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	001a      	movs	r2, r3
 800342a:	2100      	movs	r1, #0
 800342c:	2020      	movs	r0, #32
 800342e:	f000 fb77 	bl	8003b20 <write_single_icm20948_reg>
}
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	46bd      	mov	sp, r7
 8003436:	b002      	add	sp, #8
 8003438:	bd80      	pop	{r7, pc}

0800343a <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 800343a:	b590      	push	{r4, r7, lr}
 800343c:	b085      	sub	sp, #20
 800343e:	af00      	add	r7, sp, #0
 8003440:	0002      	movs	r2, r0
 8003442:	1dbb      	adds	r3, r7, #6
 8003444:	801a      	strh	r2, [r3, #0]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8003446:	1dbb      	adds	r3, r7, #6
 8003448:	881b      	ldrh	r3, [r3, #0]
 800344a:	0a1b      	lsrs	r3, r3, #8
 800344c:	b29a      	uxth	r2, r3
 800344e:	200f      	movs	r0, #15
 8003450:	183b      	adds	r3, r7, r0
 8003452:	701a      	strb	r2, [r3, #0]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8003454:	1dbb      	adds	r3, r7, #6
 8003456:	881b      	ldrh	r3, [r3, #0]
 8003458:	b2da      	uxtb	r2, r3
 800345a:	240e      	movs	r4, #14
 800345c:	193b      	adds	r3, r7, r4
 800345e:	210f      	movs	r1, #15
 8003460:	400a      	ands	r2, r1
 8003462:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8003464:	183b      	adds	r3, r7, r0
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	001a      	movs	r2, r3
 800346a:	2110      	movs	r1, #16
 800346c:	2020      	movs	r0, #32
 800346e:	f000 fb57 	bl	8003b20 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8003472:	193b      	adds	r3, r7, r4
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	001a      	movs	r2, r3
 8003478:	2111      	movs	r1, #17
 800347a:	2020      	movs	r0, #32
 800347c:	f000 fb50 	bl	8003b20 <write_single_icm20948_reg>
}
 8003480:	46c0      	nop			; (mov r8, r8)
 8003482:	46bd      	mov	sp, r7
 8003484:	b005      	add	sp, #20
 8003486:	bd90      	pop	{r4, r7, pc}

08003488 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	0002      	movs	r2, r0
 8003490:	1dfb      	adds	r3, r7, #7
 8003492:	701a      	strb	r2, [r3, #0]
	write_single_ak09916_reg(MAG_CNTL2, mode);
 8003494:	1dfb      	adds	r3, r7, #7
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	0019      	movs	r1, r3
 800349a:	2031      	movs	r0, #49	; 0x31
 800349c:	f000 fbdc 	bl	8003c58 <write_single_ak09916_reg>
	HAL_Delay(100);
 80034a0:	2064      	movs	r0, #100	; 0x64
 80034a2:	f000 fe75 	bl	8004190 <HAL_Delay>
}
 80034a6:	46c0      	nop			; (mov r8, r8)
 80034a8:	46bd      	mov	sp, r7
 80034aa:	b002      	add	sp, #8
 80034ac:	bd80      	pop	{r7, pc}

080034ae <icm20948_gyro_calibration>:

void icm20948_gyro_calibration()
{
 80034ae:	b5b0      	push	{r4, r5, r7, lr}
 80034b0:	b08a      	sub	sp, #40	; 0x28
 80034b2:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 80034b4:	230c      	movs	r3, #12
 80034b6:	18fb      	adds	r3, r7, r3
 80034b8:	0018      	movs	r0, r3
 80034ba:	230c      	movs	r3, #12
 80034bc:	001a      	movs	r2, r3
 80034be:	2100      	movs	r1, #0
 80034c0:	f003 fa6e 	bl	80069a0 <memset>
	uint8_t gyro_offset[6] = {0};
 80034c4:	1d3b      	adds	r3, r7, #4
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	2200      	movs	r2, #0
 80034cc:	809a      	strh	r2, [r3, #4]

	for (int i = 0; i < 100; i++)
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	; 0x24
 80034d2:	e041      	b.n	8003558 <icm20948_gyro_calibration+0xaa>
	{
		icm20948_gyro_read(&temp);
 80034d4:	2518      	movs	r5, #24
 80034d6:	197b      	adds	r3, r7, r5
 80034d8:	0018      	movs	r0, r3
 80034da:	f7ff fd78 	bl	8002fce <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 80034de:	240c      	movs	r4, #12
 80034e0:	193b      	adds	r3, r7, r4
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	0018      	movs	r0, r3
 80034e6:	f7fd fb25 	bl	8000b34 <__aeabi_i2f>
 80034ea:	1c02      	adds	r2, r0, #0
 80034ec:	197b      	adds	r3, r7, r5
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	1c19      	adds	r1, r3, #0
 80034f2:	1c10      	adds	r0, r2, #0
 80034f4:	f7fd f848 	bl	8000588 <__aeabi_fadd>
 80034f8:	1c03      	adds	r3, r0, #0
 80034fa:	1c18      	adds	r0, r3, #0
 80034fc:	f7fd fafa 	bl	8000af4 <__aeabi_f2iz>
 8003500:	0002      	movs	r2, r0
 8003502:	193b      	adds	r3, r7, r4
 8003504:	601a      	str	r2, [r3, #0]
		gyro_bias[1] += temp.y;
 8003506:	193b      	adds	r3, r7, r4
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	0018      	movs	r0, r3
 800350c:	f7fd fb12 	bl	8000b34 <__aeabi_i2f>
 8003510:	1c02      	adds	r2, r0, #0
 8003512:	197b      	adds	r3, r7, r5
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	1c19      	adds	r1, r3, #0
 8003518:	1c10      	adds	r0, r2, #0
 800351a:	f7fd f835 	bl	8000588 <__aeabi_fadd>
 800351e:	1c03      	adds	r3, r0, #0
 8003520:	1c18      	adds	r0, r3, #0
 8003522:	f7fd fae7 	bl	8000af4 <__aeabi_f2iz>
 8003526:	0002      	movs	r2, r0
 8003528:	193b      	adds	r3, r7, r4
 800352a:	605a      	str	r2, [r3, #4]
		gyro_bias[2] += temp.z;
 800352c:	193b      	adds	r3, r7, r4
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	0018      	movs	r0, r3
 8003532:	f7fd faff 	bl	8000b34 <__aeabi_i2f>
 8003536:	1c02      	adds	r2, r0, #0
 8003538:	197b      	adds	r3, r7, r5
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	1c19      	adds	r1, r3, #0
 800353e:	1c10      	adds	r0, r2, #0
 8003540:	f7fd f822 	bl	8000588 <__aeabi_fadd>
 8003544:	1c03      	adds	r3, r0, #0
 8003546:	1c18      	adds	r0, r3, #0
 8003548:	f7fd fad4 	bl	8000af4 <__aeabi_f2iz>
 800354c:	0002      	movs	r2, r0
 800354e:	193b      	adds	r3, r7, r4
 8003550:	609a      	str	r2, [r3, #8]
	for (int i = 0; i < 100; i++)
 8003552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003554:	3301      	adds	r3, #1
 8003556:	627b      	str	r3, [r7, #36]	; 0x24
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	2b63      	cmp	r3, #99	; 0x63
 800355c:	ddba      	ble.n	80034d4 <icm20948_gyro_calibration+0x26>
	}

	gyro_bias[0] /= 100;
 800355e:	240c      	movs	r4, #12
 8003560:	193b      	adds	r3, r7, r4
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2164      	movs	r1, #100	; 0x64
 8003566:	0018      	movs	r0, r3
 8003568:	f7fc fe74 	bl	8000254 <__divsi3>
 800356c:	0003      	movs	r3, r0
 800356e:	001a      	movs	r2, r3
 8003570:	193b      	adds	r3, r7, r4
 8003572:	601a      	str	r2, [r3, #0]
	gyro_bias[1] /= 100;
 8003574:	193b      	adds	r3, r7, r4
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2164      	movs	r1, #100	; 0x64
 800357a:	0018      	movs	r0, r3
 800357c:	f7fc fe6a 	bl	8000254 <__divsi3>
 8003580:	0003      	movs	r3, r0
 8003582:	001a      	movs	r2, r3
 8003584:	193b      	adds	r3, r7, r4
 8003586:	605a      	str	r2, [r3, #4]
	gyro_bias[2] /= 100;
 8003588:	193b      	adds	r3, r7, r4
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	2164      	movs	r1, #100	; 0x64
 800358e:	0018      	movs	r0, r3
 8003590:	f7fc fe60 	bl	8000254 <__divsi3>
 8003594:	0003      	movs	r3, r0
 8003596:	001a      	movs	r2, r3
 8003598:	193b      	adds	r3, r7, r4
 800359a:	609a      	str	r2, [r3, #8]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF;
 800359c:	193b      	adds	r3, r7, r4
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	425b      	negs	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	da00      	bge.n	80035a8 <icm20948_gyro_calibration+0xfa>
 80035a6:	3303      	adds	r3, #3
 80035a8:	109b      	asrs	r3, r3, #2
 80035aa:	121b      	asrs	r3, r3, #8
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	1d3b      	adds	r3, r7, #4
 80035b0:	701a      	strb	r2, [r3, #0]
	gyro_offset[1] = (-gyro_bias[0] / 4) & 0xFF;
 80035b2:	230c      	movs	r3, #12
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	425b      	negs	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	da00      	bge.n	80035c0 <icm20948_gyro_calibration+0x112>
 80035be:	3303      	adds	r3, #3
 80035c0:	109b      	asrs	r3, r3, #2
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	1d3b      	adds	r3, r7, #4
 80035c6:	705a      	strb	r2, [r3, #1]
	gyro_offset[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 80035c8:	230c      	movs	r3, #12
 80035ca:	18fb      	adds	r3, r7, r3
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	425b      	negs	r3, r3
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	da00      	bge.n	80035d6 <icm20948_gyro_calibration+0x128>
 80035d4:	3303      	adds	r3, #3
 80035d6:	109b      	asrs	r3, r3, #2
 80035d8:	121b      	asrs	r3, r3, #8
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	1d3b      	adds	r3, r7, #4
 80035de:	709a      	strb	r2, [r3, #2]
	gyro_offset[3] = (-gyro_bias[1] / 4) & 0xFF;
 80035e0:	230c      	movs	r3, #12
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	425b      	negs	r3, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	da00      	bge.n	80035ee <icm20948_gyro_calibration+0x140>
 80035ec:	3303      	adds	r3, #3
 80035ee:	109b      	asrs	r3, r3, #2
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	1d3b      	adds	r3, r7, #4
 80035f4:	70da      	strb	r2, [r3, #3]
	gyro_offset[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 80035f6:	230c      	movs	r3, #12
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	425b      	negs	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	da00      	bge.n	8003604 <icm20948_gyro_calibration+0x156>
 8003602:	3303      	adds	r3, #3
 8003604:	109b      	asrs	r3, r3, #2
 8003606:	121b      	asrs	r3, r3, #8
 8003608:	b2da      	uxtb	r2, r3
 800360a:	1d3b      	adds	r3, r7, #4
 800360c:	711a      	strb	r2, [r3, #4]
	gyro_offset[5] = (-gyro_bias[2] / 4) & 0xFF;
 800360e:	230c      	movs	r3, #12
 8003610:	18fb      	adds	r3, r7, r3
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	425b      	negs	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	da00      	bge.n	800361c <icm20948_gyro_calibration+0x16e>
 800361a:	3303      	adds	r3, #3
 800361c:	109b      	asrs	r3, r3, #2
 800361e:	b2da      	uxtb	r2, r3
 8003620:	1d3b      	adds	r3, r7, #4
 8003622:	715a      	strb	r2, [r3, #5]

	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 8003624:	1d3a      	adds	r2, r7, #4
 8003626:	2306      	movs	r3, #6
 8003628:	2103      	movs	r1, #3
 800362a:	2020      	movs	r0, #32
 800362c:	f000 fae0 	bl	8003bf0 <write_multiple_icm20948_reg>
}
 8003630:	46c0      	nop			; (mov r8, r8)
 8003632:	46bd      	mov	sp, r7
 8003634:	b00a      	add	sp, #40	; 0x28
 8003636:	bdb0      	pop	{r4, r5, r7, pc}

08003638 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8003638:	b5b0      	push	{r4, r5, r7, lr}
 800363a:	b090      	sub	sp, #64	; 0x40
 800363c:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t *temp2;
	uint8_t *temp3;
	uint8_t *temp4;

	int32_t accel_bias[3] = {0};
 800363e:	2318      	movs	r3, #24
 8003640:	18fb      	adds	r3, r7, r3
 8003642:	0018      	movs	r0, r3
 8003644:	230c      	movs	r3, #12
 8003646:	001a      	movs	r2, r3
 8003648:	2100      	movs	r1, #0
 800364a:	f003 f9a9 	bl	80069a0 <memset>
	int32_t accel_bias_reg[3] = {0};
 800364e:	230c      	movs	r3, #12
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	0018      	movs	r0, r3
 8003654:	230c      	movs	r3, #12
 8003656:	001a      	movs	r2, r3
 8003658:	2100      	movs	r1, #0
 800365a:	f003 f9a1 	bl	80069a0 <memset>
	uint8_t accel_offset[6] = {0};
 800365e:	1d3b      	adds	r3, r7, #4
 8003660:	2200      	movs	r2, #0
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	2200      	movs	r2, #0
 8003666:	809a      	strh	r2, [r3, #4]

	for (int i = 0; i < 100; i++)
 8003668:	2300      	movs	r3, #0
 800366a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800366c:	e041      	b.n	80036f2 <icm20948_accel_calibration+0xba>
	{
		icm20948_accel_read(&temp);
 800366e:	2524      	movs	r5, #36	; 0x24
 8003670:	197b      	adds	r3, r7, r5
 8003672:	0018      	movs	r0, r3
 8003674:	f7ff fcec 	bl	8003050 <icm20948_accel_read>
		accel_bias[0] += temp.x;
 8003678:	2418      	movs	r4, #24
 800367a:	193b      	adds	r3, r7, r4
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	0018      	movs	r0, r3
 8003680:	f7fd fa58 	bl	8000b34 <__aeabi_i2f>
 8003684:	1c02      	adds	r2, r0, #0
 8003686:	197b      	adds	r3, r7, r5
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	1c19      	adds	r1, r3, #0
 800368c:	1c10      	adds	r0, r2, #0
 800368e:	f7fc ff7b 	bl	8000588 <__aeabi_fadd>
 8003692:	1c03      	adds	r3, r0, #0
 8003694:	1c18      	adds	r0, r3, #0
 8003696:	f7fd fa2d 	bl	8000af4 <__aeabi_f2iz>
 800369a:	0002      	movs	r2, r0
 800369c:	193b      	adds	r3, r7, r4
 800369e:	601a      	str	r2, [r3, #0]
		accel_bias[1] += temp.y;
 80036a0:	193b      	adds	r3, r7, r4
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	0018      	movs	r0, r3
 80036a6:	f7fd fa45 	bl	8000b34 <__aeabi_i2f>
 80036aa:	1c02      	adds	r2, r0, #0
 80036ac:	197b      	adds	r3, r7, r5
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	1c19      	adds	r1, r3, #0
 80036b2:	1c10      	adds	r0, r2, #0
 80036b4:	f7fc ff68 	bl	8000588 <__aeabi_fadd>
 80036b8:	1c03      	adds	r3, r0, #0
 80036ba:	1c18      	adds	r0, r3, #0
 80036bc:	f7fd fa1a 	bl	8000af4 <__aeabi_f2iz>
 80036c0:	0002      	movs	r2, r0
 80036c2:	193b      	adds	r3, r7, r4
 80036c4:	605a      	str	r2, [r3, #4]
		accel_bias[2] += temp.z;
 80036c6:	193b      	adds	r3, r7, r4
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	0018      	movs	r0, r3
 80036cc:	f7fd fa32 	bl	8000b34 <__aeabi_i2f>
 80036d0:	1c02      	adds	r2, r0, #0
 80036d2:	197b      	adds	r3, r7, r5
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	1c19      	adds	r1, r3, #0
 80036d8:	1c10      	adds	r0, r2, #0
 80036da:	f7fc ff55 	bl	8000588 <__aeabi_fadd>
 80036de:	1c03      	adds	r3, r0, #0
 80036e0:	1c18      	adds	r0, r3, #0
 80036e2:	f7fd fa07 	bl	8000af4 <__aeabi_f2iz>
 80036e6:	0002      	movs	r2, r0
 80036e8:	193b      	adds	r3, r7, r4
 80036ea:	609a      	str	r2, [r3, #8]
	for (int i = 0; i < 100; i++)
 80036ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036ee:	3301      	adds	r3, #1
 80036f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036f4:	2b63      	cmp	r3, #99	; 0x63
 80036f6:	ddba      	ble.n	800366e <icm20948_accel_calibration+0x36>
	}

	accel_bias[0] /= 100;
 80036f8:	2418      	movs	r4, #24
 80036fa:	193b      	adds	r3, r7, r4
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2164      	movs	r1, #100	; 0x64
 8003700:	0018      	movs	r0, r3
 8003702:	f7fc fda7 	bl	8000254 <__divsi3>
 8003706:	0003      	movs	r3, r0
 8003708:	001a      	movs	r2, r3
 800370a:	193b      	adds	r3, r7, r4
 800370c:	601a      	str	r2, [r3, #0]
	accel_bias[1] /= 100;
 800370e:	193b      	adds	r3, r7, r4
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	2164      	movs	r1, #100	; 0x64
 8003714:	0018      	movs	r0, r3
 8003716:	f7fc fd9d 	bl	8000254 <__divsi3>
 800371a:	0003      	movs	r3, r0
 800371c:	001a      	movs	r2, r3
 800371e:	193b      	adds	r3, r7, r4
 8003720:	605a      	str	r2, [r3, #4]
	accel_bias[2] /= 100;
 8003722:	193b      	adds	r3, r7, r4
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2164      	movs	r1, #100	; 0x64
 8003728:	0018      	movs	r0, r3
 800372a:	f7fc fd93 	bl	8000254 <__divsi3>
 800372e:	0003      	movs	r3, r0
 8003730:	001a      	movs	r2, r3
 8003732:	193b      	adds	r3, r7, r4
 8003734:	609a      	str	r2, [r3, #8]

	uint8_t mask_bit[3] = {0, 0, 0};
 8003736:	003b      	movs	r3, r7
 8003738:	4a68      	ldr	r2, [pc, #416]	; (80038dc <icm20948_accel_calibration+0x2a4>)
 800373a:	8811      	ldrh	r1, [r2, #0]
 800373c:	8019      	strh	r1, [r3, #0]
 800373e:	7892      	ldrb	r2, [r2, #2]
 8003740:	709a      	strb	r2, [r3, #2]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 8003742:	2202      	movs	r2, #2
 8003744:	2114      	movs	r1, #20
 8003746:	2010      	movs	r0, #16
 8003748:	f000 fa18 	bl	8003b7c <read_multiple_icm20948_reg>
 800374c:	0003      	movs	r3, r0
 800374e:	63bb      	str	r3, [r7, #56]	; 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 8003750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003758:	3201      	adds	r2, #1
 800375a:	7812      	ldrb	r2, [r2, #0]
 800375c:	431a      	orrs	r2, r3
 800375e:	250c      	movs	r5, #12
 8003760:	197b      	adds	r3, r7, r5
 8003762:	601a      	str	r2, [r3, #0]
	mask_bit[0] = temp2[1] & 0x01;
 8003764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003766:	3301      	adds	r3, #1
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	2201      	movs	r2, #1
 800376c:	4013      	ands	r3, r2
 800376e:	b2da      	uxtb	r2, r3
 8003770:	003b      	movs	r3, r7
 8003772:	701a      	strb	r2, [r3, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 8003774:	2202      	movs	r2, #2
 8003776:	2117      	movs	r1, #23
 8003778:	2010      	movs	r0, #16
 800377a:	f000 f9ff 	bl	8003b7c <read_multiple_icm20948_reg>
 800377e:	0003      	movs	r3, r0
 8003780:	637b      	str	r3, [r7, #52]	; 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8003782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	021b      	lsls	r3, r3, #8
 8003788:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800378a:	3201      	adds	r2, #1
 800378c:	7812      	ldrb	r2, [r2, #0]
 800378e:	431a      	orrs	r2, r3
 8003790:	197b      	adds	r3, r7, r5
 8003792:	605a      	str	r2, [r3, #4]
	mask_bit[1] = temp3[1] & 0x01;
 8003794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003796:	3301      	adds	r3, #1
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2201      	movs	r2, #1
 800379c:	4013      	ands	r3, r2
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	003b      	movs	r3, r7
 80037a2:	705a      	strb	r2, [r3, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 80037a4:	2202      	movs	r2, #2
 80037a6:	211a      	movs	r1, #26
 80037a8:	2010      	movs	r0, #16
 80037aa:	f000 f9e7 	bl	8003b7c <read_multiple_icm20948_reg>
 80037ae:	0003      	movs	r3, r0
 80037b0:	633b      	str	r3, [r7, #48]	; 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 80037b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	021b      	lsls	r3, r3, #8
 80037b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037ba:	3201      	adds	r2, #1
 80037bc:	7812      	ldrb	r2, [r2, #0]
 80037be:	431a      	orrs	r2, r3
 80037c0:	197b      	adds	r3, r7, r5
 80037c2:	609a      	str	r2, [r3, #8]
	mask_bit[2] = temp4[1] & 0x01;
 80037c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c6:	3301      	adds	r3, #1
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2201      	movs	r2, #1
 80037cc:	4013      	ands	r3, r2
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	003b      	movs	r3, r7
 80037d2:	709a      	strb	r2, [r3, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 80037d4:	197b      	adds	r3, r7, r5
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	193b      	adds	r3, r7, r4
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	da00      	bge.n	80037e2 <icm20948_accel_calibration+0x1aa>
 80037e0:	3307      	adds	r3, #7
 80037e2:	10db      	asrs	r3, r3, #3
 80037e4:	425b      	negs	r3, r3
 80037e6:	18d2      	adds	r2, r2, r3
 80037e8:	210c      	movs	r1, #12
 80037ea:	187b      	adds	r3, r7, r1
 80037ec:	601a      	str	r2, [r3, #0]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 80037ee:	187b      	adds	r3, r7, r1
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	2318      	movs	r3, #24
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	da00      	bge.n	80037fe <icm20948_accel_calibration+0x1c6>
 80037fc:	3307      	adds	r3, #7
 80037fe:	10db      	asrs	r3, r3, #3
 8003800:	425b      	negs	r3, r3
 8003802:	18d2      	adds	r2, r2, r3
 8003804:	210c      	movs	r1, #12
 8003806:	187b      	adds	r3, r7, r1
 8003808:	605a      	str	r2, [r3, #4]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 800380a:	187b      	adds	r3, r7, r1
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	2318      	movs	r3, #24
 8003810:	18fb      	adds	r3, r7, r3
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	da00      	bge.n	800381a <icm20948_accel_calibration+0x1e2>
 8003818:	3307      	adds	r3, #7
 800381a:	10db      	asrs	r3, r3, #3
 800381c:	425b      	negs	r3, r3
 800381e:	18d2      	adds	r2, r2, r3
 8003820:	210c      	movs	r1, #12
 8003822:	187b      	adds	r3, r7, r1
 8003824:	609a      	str	r2, [r3, #8]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8003826:	187b      	adds	r3, r7, r1
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	121b      	asrs	r3, r3, #8
 800382c:	b2da      	uxtb	r2, r3
 800382e:	1d3b      	adds	r3, r7, #4
 8003830:	701a      	strb	r2, [r3, #0]
	accel_offset[1] = (accel_bias_reg[0]) & 0xFE;
 8003832:	187b      	adds	r3, r7, r1
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2201      	movs	r2, #1
 800383a:	4393      	bics	r3, r2
 800383c:	b2da      	uxtb	r2, r3
 800383e:	1d3b      	adds	r3, r7, #4
 8003840:	705a      	strb	r2, [r3, #1]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 8003842:	1d3b      	adds	r3, r7, #4
 8003844:	785a      	ldrb	r2, [r3, #1]
 8003846:	003b      	movs	r3, r7
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	4313      	orrs	r3, r2
 800384c:	b2da      	uxtb	r2, r3
 800384e:	1d3b      	adds	r3, r7, #4
 8003850:	705a      	strb	r2, [r3, #1]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8003852:	187b      	adds	r3, r7, r1
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	121b      	asrs	r3, r3, #8
 8003858:	b2da      	uxtb	r2, r3
 800385a:	1d3b      	adds	r3, r7, #4
 800385c:	709a      	strb	r2, [r3, #2]
	accel_offset[3] = (accel_bias_reg[1]) & 0xFE;
 800385e:	187b      	adds	r3, r7, r1
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2201      	movs	r2, #1
 8003866:	4393      	bics	r3, r2
 8003868:	b2da      	uxtb	r2, r3
 800386a:	1d3b      	adds	r3, r7, #4
 800386c:	70da      	strb	r2, [r3, #3]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 800386e:	1d3b      	adds	r3, r7, #4
 8003870:	78da      	ldrb	r2, [r3, #3]
 8003872:	003b      	movs	r3, r7
 8003874:	785b      	ldrb	r3, [r3, #1]
 8003876:	4313      	orrs	r3, r2
 8003878:	b2da      	uxtb	r2, r3
 800387a:	1d3b      	adds	r3, r7, #4
 800387c:	70da      	strb	r2, [r3, #3]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 800387e:	187b      	adds	r3, r7, r1
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	121b      	asrs	r3, r3, #8
 8003884:	b2da      	uxtb	r2, r3
 8003886:	1d3b      	adds	r3, r7, #4
 8003888:	711a      	strb	r2, [r3, #4]
	accel_offset[5] = (accel_bias_reg[2]) & 0xFE;
 800388a:	187b      	adds	r3, r7, r1
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2201      	movs	r2, #1
 8003892:	4393      	bics	r3, r2
 8003894:	b2da      	uxtb	r2, r3
 8003896:	1d3b      	adds	r3, r7, #4
 8003898:	715a      	strb	r2, [r3, #5]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 800389a:	1d3b      	adds	r3, r7, #4
 800389c:	795a      	ldrb	r2, [r3, #5]
 800389e:	003b      	movs	r3, r7
 80038a0:	789b      	ldrb	r3, [r3, #2]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	1d3b      	adds	r3, r7, #4
 80038a8:	715a      	strb	r2, [r3, #5]

	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 80038aa:	1d3a      	adds	r2, r7, #4
 80038ac:	2302      	movs	r3, #2
 80038ae:	2114      	movs	r1, #20
 80038b0:	2010      	movs	r0, #16
 80038b2:	f000 f99d 	bl	8003bf0 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 80038b6:	1d3b      	adds	r3, r7, #4
 80038b8:	1c9a      	adds	r2, r3, #2
 80038ba:	2302      	movs	r3, #2
 80038bc:	2117      	movs	r1, #23
 80038be:	2010      	movs	r0, #16
 80038c0:	f000 f996 	bl	8003bf0 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 80038c4:	1d3b      	adds	r3, r7, #4
 80038c6:	1d1a      	adds	r2, r3, #4
 80038c8:	2302      	movs	r3, #2
 80038ca:	211a      	movs	r1, #26
 80038cc:	2010      	movs	r0, #16
 80038ce:	f000 f98f 	bl	8003bf0 <write_multiple_icm20948_reg>
}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	46bd      	mov	sp, r7
 80038d6:	b010      	add	sp, #64	; 0x40
 80038d8:	bdb0      	pop	{r4, r5, r7, pc}
 80038da:	46c0      	nop			; (mov r8, r8)
 80038dc:	0800b59c 	.word	0x0800b59c

080038e0 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 80038e0:	b590      	push	{r4, r7, lr}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	0002      	movs	r2, r0
 80038e8:	1dfb      	adds	r3, r7, #7
 80038ea:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 80038ec:	230f      	movs	r3, #15
 80038ee:	18fc      	adds	r4, r7, r3
 80038f0:	2101      	movs	r1, #1
 80038f2:	2020      	movs	r0, #32
 80038f4:	f000 f8e2 	bl	8003abc <read_single_icm20948_reg>
 80038f8:	0003      	movs	r3, r0
 80038fa:	7023      	strb	r3, [r4, #0]

	switch (full_scale)
 80038fc:	1dfb      	adds	r3, r7, #7
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	2b03      	cmp	r3, #3
 8003902:	d027      	beq.n	8003954 <icm20948_gyro_full_scale_select+0x74>
 8003904:	dc31      	bgt.n	800396a <icm20948_gyro_full_scale_select+0x8a>
 8003906:	2b02      	cmp	r3, #2
 8003908:	d019      	beq.n	800393e <icm20948_gyro_full_scale_select+0x5e>
 800390a:	dc2e      	bgt.n	800396a <icm20948_gyro_full_scale_select+0x8a>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <icm20948_gyro_full_scale_select+0x36>
 8003910:	2b01      	cmp	r3, #1
 8003912:	d009      	beq.n	8003928 <icm20948_gyro_full_scale_select+0x48>
 8003914:	e029      	b.n	800396a <icm20948_gyro_full_scale_select+0x8a>
	{
	case _250dps:
		new_val |= 0x00;
 8003916:	220f      	movs	r2, #15
 8003918:	18bb      	adds	r3, r7, r2
 800391a:	18ba      	adds	r2, r7, r2
 800391c:	7812      	ldrb	r2, [r2, #0]
 800391e:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 131.0;
 8003920:	4b18      	ldr	r3, [pc, #96]	; (8003984 <icm20948_gyro_full_scale_select+0xa4>)
 8003922:	4a19      	ldr	r2, [pc, #100]	; (8003988 <icm20948_gyro_full_scale_select+0xa8>)
 8003924:	601a      	str	r2, [r3, #0]
		break;
 8003926:	e020      	b.n	800396a <icm20948_gyro_full_scale_select+0x8a>
	case _500dps:
		new_val |= 0x02;
 8003928:	220f      	movs	r2, #15
 800392a:	18bb      	adds	r3, r7, r2
 800392c:	18ba      	adds	r2, r7, r2
 800392e:	7812      	ldrb	r2, [r2, #0]
 8003930:	2102      	movs	r1, #2
 8003932:	430a      	orrs	r2, r1
 8003934:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 65.5;
 8003936:	4b13      	ldr	r3, [pc, #76]	; (8003984 <icm20948_gyro_full_scale_select+0xa4>)
 8003938:	4a14      	ldr	r2, [pc, #80]	; (800398c <icm20948_gyro_full_scale_select+0xac>)
 800393a:	601a      	str	r2, [r3, #0]
		break;
 800393c:	e015      	b.n	800396a <icm20948_gyro_full_scale_select+0x8a>
	case _1000dps:
		new_val |= 0x04;
 800393e:	220f      	movs	r2, #15
 8003940:	18bb      	adds	r3, r7, r2
 8003942:	18ba      	adds	r2, r7, r2
 8003944:	7812      	ldrb	r2, [r2, #0]
 8003946:	2104      	movs	r1, #4
 8003948:	430a      	orrs	r2, r1
 800394a:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 32.8;
 800394c:	4b0d      	ldr	r3, [pc, #52]	; (8003984 <icm20948_gyro_full_scale_select+0xa4>)
 800394e:	4a10      	ldr	r2, [pc, #64]	; (8003990 <icm20948_gyro_full_scale_select+0xb0>)
 8003950:	601a      	str	r2, [r3, #0]
		break;
 8003952:	e00a      	b.n	800396a <icm20948_gyro_full_scale_select+0x8a>
	case _2000dps:
		new_val |= 0x06;
 8003954:	220f      	movs	r2, #15
 8003956:	18bb      	adds	r3, r7, r2
 8003958:	18ba      	adds	r2, r7, r2
 800395a:	7812      	ldrb	r2, [r2, #0]
 800395c:	2106      	movs	r1, #6
 800395e:	430a      	orrs	r2, r1
 8003960:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 16.4;
 8003962:	4b08      	ldr	r3, [pc, #32]	; (8003984 <icm20948_gyro_full_scale_select+0xa4>)
 8003964:	4a0b      	ldr	r2, [pc, #44]	; (8003994 <icm20948_gyro_full_scale_select+0xb4>)
 8003966:	601a      	str	r2, [r3, #0]
		break;
 8003968:	46c0      	nop			; (mov r8, r8)
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 800396a:	230f      	movs	r3, #15
 800396c:	18fb      	adds	r3, r7, r3
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	001a      	movs	r2, r3
 8003972:	2101      	movs	r1, #1
 8003974:	2020      	movs	r0, #32
 8003976:	f000 f8d3 	bl	8003b20 <write_single_icm20948_reg>
}
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	46bd      	mov	sp, r7
 800397e:	b005      	add	sp, #20
 8003980:	bd90      	pop	{r4, r7, pc}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	20000348 	.word	0x20000348
 8003988:	43030000 	.word	0x43030000
 800398c:	42830000 	.word	0x42830000
 8003990:	42033333 	.word	0x42033333
 8003994:	41833333 	.word	0x41833333

08003998 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 8003998:	b590      	push	{r4, r7, lr}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	0002      	movs	r2, r0
 80039a0:	1dfb      	adds	r3, r7, #7
 80039a2:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80039a4:	230f      	movs	r3, #15
 80039a6:	18fc      	adds	r4, r7, r3
 80039a8:	2114      	movs	r1, #20
 80039aa:	2020      	movs	r0, #32
 80039ac:	f000 f886 	bl	8003abc <read_single_icm20948_reg>
 80039b0:	0003      	movs	r3, r0
 80039b2:	7023      	strb	r3, [r4, #0]

	switch (full_scale)
 80039b4:	1dfb      	adds	r3, r7, #7
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d02a      	beq.n	8003a12 <icm20948_accel_full_scale_select+0x7a>
 80039bc:	dc35      	bgt.n	8003a2a <icm20948_accel_full_scale_select+0x92>
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d01b      	beq.n	80039fa <icm20948_accel_full_scale_select+0x62>
 80039c2:	dc32      	bgt.n	8003a2a <icm20948_accel_full_scale_select+0x92>
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d002      	beq.n	80039ce <icm20948_accel_full_scale_select+0x36>
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d00a      	beq.n	80039e2 <icm20948_accel_full_scale_select+0x4a>
 80039cc:	e02d      	b.n	8003a2a <icm20948_accel_full_scale_select+0x92>
	{
	case _2g:
		new_val |= 0x00;
 80039ce:	220f      	movs	r2, #15
 80039d0:	18bb      	adds	r3, r7, r2
 80039d2:	18ba      	adds	r2, r7, r2
 80039d4:	7812      	ldrb	r2, [r2, #0]
 80039d6:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 16384;
 80039d8:	4b1a      	ldr	r3, [pc, #104]	; (8003a44 <icm20948_accel_full_scale_select+0xac>)
 80039da:	228d      	movs	r2, #141	; 0x8d
 80039dc:	05d2      	lsls	r2, r2, #23
 80039de:	601a      	str	r2, [r3, #0]
		break;
 80039e0:	e023      	b.n	8003a2a <icm20948_accel_full_scale_select+0x92>
	case _4g:
		new_val |= 0x02;
 80039e2:	220f      	movs	r2, #15
 80039e4:	18bb      	adds	r3, r7, r2
 80039e6:	18ba      	adds	r2, r7, r2
 80039e8:	7812      	ldrb	r2, [r2, #0]
 80039ea:	2102      	movs	r1, #2
 80039ec:	430a      	orrs	r2, r1
 80039ee:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 8192;
 80039f0:	4b14      	ldr	r3, [pc, #80]	; (8003a44 <icm20948_accel_full_scale_select+0xac>)
 80039f2:	228c      	movs	r2, #140	; 0x8c
 80039f4:	05d2      	lsls	r2, r2, #23
 80039f6:	601a      	str	r2, [r3, #0]
		break;
 80039f8:	e017      	b.n	8003a2a <icm20948_accel_full_scale_select+0x92>
	case _8g:
		new_val |= 0x04;
 80039fa:	220f      	movs	r2, #15
 80039fc:	18bb      	adds	r3, r7, r2
 80039fe:	18ba      	adds	r2, r7, r2
 8003a00:	7812      	ldrb	r2, [r2, #0]
 8003a02:	2104      	movs	r1, #4
 8003a04:	430a      	orrs	r2, r1
 8003a06:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 4096;
 8003a08:	4b0e      	ldr	r3, [pc, #56]	; (8003a44 <icm20948_accel_full_scale_select+0xac>)
 8003a0a:	228b      	movs	r2, #139	; 0x8b
 8003a0c:	05d2      	lsls	r2, r2, #23
 8003a0e:	601a      	str	r2, [r3, #0]
		break;
 8003a10:	e00b      	b.n	8003a2a <icm20948_accel_full_scale_select+0x92>
	case _16g:
		new_val |= 0x06;
 8003a12:	220f      	movs	r2, #15
 8003a14:	18bb      	adds	r3, r7, r2
 8003a16:	18ba      	adds	r2, r7, r2
 8003a18:	7812      	ldrb	r2, [r2, #0]
 8003a1a:	2106      	movs	r1, #6
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 2048;
 8003a20:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <icm20948_accel_full_scale_select+0xac>)
 8003a22:	228a      	movs	r2, #138	; 0x8a
 8003a24:	05d2      	lsls	r2, r2, #23
 8003a26:	601a      	str	r2, [r3, #0]
		break;
 8003a28:	46c0      	nop			; (mov r8, r8)
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 8003a2a:	230f      	movs	r3, #15
 8003a2c:	18fb      	adds	r3, r7, r3
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	001a      	movs	r2, r3
 8003a32:	2114      	movs	r1, #20
 8003a34:	2020      	movs	r0, #32
 8003a36:	f000 f873 	bl	8003b20 <write_single_icm20948_reg>
}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	b005      	add	sp, #20
 8003a40:	bd90      	pop	{r4, r7, pc}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	2000034c 	.word	0x2000034c

08003a48 <cs_high>:

/* Static Functions */
static void cs_high()
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8003a4c:	2380      	movs	r3, #128	; 0x80
 8003a4e:	015b      	lsls	r3, r3, #5
 8003a50:	4803      	ldr	r0, [pc, #12]	; (8003a60 <cs_high+0x18>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	0019      	movs	r1, r3
 8003a56:	f000 fde3 	bl	8004620 <HAL_GPIO_WritePin>
}
 8003a5a:	46c0      	nop			; (mov r8, r8)
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	48000400 	.word	0x48000400

08003a64 <cs_low>:

static void cs_low()
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8003a68:	2380      	movs	r3, #128	; 0x80
 8003a6a:	015b      	lsls	r3, r3, #5
 8003a6c:	4803      	ldr	r0, [pc, #12]	; (8003a7c <cs_low+0x18>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	0019      	movs	r1, r3
 8003a72:	f000 fdd5 	bl	8004620 <HAL_GPIO_WritePin>
}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	48000400 	.word	0x48000400

08003a80 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8003a80:	b590      	push	{r4, r7, lr}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	0002      	movs	r2, r0
 8003a88:	1dfb      	adds	r3, r7, #7
 8003a8a:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 8003a8c:	240c      	movs	r4, #12
 8003a8e:	193b      	adds	r3, r7, r4
 8003a90:	227f      	movs	r2, #127	; 0x7f
 8003a92:	701a      	strb	r2, [r3, #0]
	write_reg[1] = ub;
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	1dfa      	adds	r2, r7, #7
 8003a98:	7812      	ldrb	r2, [r2, #0]
 8003a9a:	705a      	strb	r2, [r3, #1]

	cs_low();
 8003a9c:	f7ff ffe2 	bl	8003a64 <cs_low>
	HAL_SPI_Transmit(&hspi2, write_reg, 2, 10);
 8003aa0:	1939      	adds	r1, r7, r4
 8003aa2:	4805      	ldr	r0, [pc, #20]	; (8003ab8 <select_user_bank+0x38>)
 8003aa4:	230a      	movs	r3, #10
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f001 fd08 	bl	80054bc <HAL_SPI_Transmit>
	cs_high();
 8003aac:	f7ff ffcc 	bl	8003a48 <cs_high>
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b005      	add	sp, #20
 8003ab6:	bd90      	pop	{r4, r7, pc}
 8003ab8:	20000260 	.word	0x20000260

08003abc <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 8003abc:	b590      	push	{r4, r7, lr}
 8003abe:	b085      	sub	sp, #20
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	0002      	movs	r2, r0
 8003ac4:	1dfb      	adds	r3, r7, #7
 8003ac6:	701a      	strb	r2, [r3, #0]
 8003ac8:	1dbb      	adds	r3, r7, #6
 8003aca:	1c0a      	adds	r2, r1, #0
 8003acc:	701a      	strb	r2, [r3, #0]
	uint8_t read_reg = READ | reg;
 8003ace:	1dbb      	adds	r3, r7, #6
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2280      	movs	r2, #128	; 0x80
 8003ad4:	4252      	negs	r2, r2
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	240f      	movs	r4, #15
 8003adc:	193b      	adds	r3, r7, r4
 8003ade:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val;
	select_user_bank(ub);
 8003ae0:	1dfb      	adds	r3, r7, #7
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f7ff ffcb 	bl	8003a80 <select_user_bank>

	cs_low();
 8003aea:	f7ff ffbb 	bl	8003a64 <cs_low>
	HAL_SPI_Transmit(&hspi2, &read_reg, 1, 1000);
 8003aee:	23fa      	movs	r3, #250	; 0xfa
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	1939      	adds	r1, r7, r4
 8003af4:	4809      	ldr	r0, [pc, #36]	; (8003b1c <read_single_icm20948_reg+0x60>)
 8003af6:	2201      	movs	r2, #1
 8003af8:	f001 fce0 	bl	80054bc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &reg_val, 1, 1000);
 8003afc:	23fa      	movs	r3, #250	; 0xfa
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	240e      	movs	r4, #14
 8003b02:	1939      	adds	r1, r7, r4
 8003b04:	4805      	ldr	r0, [pc, #20]	; (8003b1c <read_single_icm20948_reg+0x60>)
 8003b06:	2201      	movs	r2, #1
 8003b08:	f001 fe30 	bl	800576c <HAL_SPI_Receive>
	cs_high();
 8003b0c:	f7ff ff9c 	bl	8003a48 <cs_high>

	return reg_val;
 8003b10:	193b      	adds	r3, r7, r4
 8003b12:	781b      	ldrb	r3, [r3, #0]
}
 8003b14:	0018      	movs	r0, r3
 8003b16:	46bd      	mov	sp, r7
 8003b18:	b005      	add	sp, #20
 8003b1a:	bd90      	pop	{r4, r7, pc}
 8003b1c:	20000260 	.word	0x20000260

08003b20 <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 8003b20:	b590      	push	{r4, r7, lr}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	0004      	movs	r4, r0
 8003b28:	0008      	movs	r0, r1
 8003b2a:	0011      	movs	r1, r2
 8003b2c:	1dfb      	adds	r3, r7, #7
 8003b2e:	1c22      	adds	r2, r4, #0
 8003b30:	701a      	strb	r2, [r3, #0]
 8003b32:	1dbb      	adds	r3, r7, #6
 8003b34:	1c02      	adds	r2, r0, #0
 8003b36:	701a      	strb	r2, [r3, #0]
 8003b38:	1d7b      	adds	r3, r7, #5
 8003b3a:	1c0a      	adds	r2, r1, #0
 8003b3c:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 8003b3e:	240c      	movs	r4, #12
 8003b40:	193b      	adds	r3, r7, r4
 8003b42:	1dba      	adds	r2, r7, #6
 8003b44:	7812      	ldrb	r2, [r2, #0]
 8003b46:	701a      	strb	r2, [r3, #0]
	write_reg[1] = val;
 8003b48:	193b      	adds	r3, r7, r4
 8003b4a:	1d7a      	adds	r2, r7, #5
 8003b4c:	7812      	ldrb	r2, [r2, #0]
 8003b4e:	705a      	strb	r2, [r3, #1]

	select_user_bank(ub);
 8003b50:	1dfb      	adds	r3, r7, #7
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	0018      	movs	r0, r3
 8003b56:	f7ff ff93 	bl	8003a80 <select_user_bank>

	cs_low();
 8003b5a:	f7ff ff83 	bl	8003a64 <cs_low>
	HAL_SPI_Transmit(&hspi2, write_reg, 2, 1000);
 8003b5e:	23fa      	movs	r3, #250	; 0xfa
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	1939      	adds	r1, r7, r4
 8003b64:	4804      	ldr	r0, [pc, #16]	; (8003b78 <write_single_icm20948_reg+0x58>)
 8003b66:	2202      	movs	r2, #2
 8003b68:	f001 fca8 	bl	80054bc <HAL_SPI_Transmit>
	cs_high();
 8003b6c:	f7ff ff6c 	bl	8003a48 <cs_high>
}
 8003b70:	46c0      	nop			; (mov r8, r8)
 8003b72:	46bd      	mov	sp, r7
 8003b74:	b005      	add	sp, #20
 8003b76:	bd90      	pop	{r4, r7, pc}
 8003b78:	20000260 	.word	0x20000260

08003b7c <read_multiple_icm20948_reg>:

static uint8_t *read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8003b7c:	b590      	push	{r4, r7, lr}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	0004      	movs	r4, r0
 8003b84:	0008      	movs	r0, r1
 8003b86:	0011      	movs	r1, r2
 8003b88:	1dfb      	adds	r3, r7, #7
 8003b8a:	1c22      	adds	r2, r4, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
 8003b8e:	1dbb      	adds	r3, r7, #6
 8003b90:	1c02      	adds	r2, r0, #0
 8003b92:	701a      	strb	r2, [r3, #0]
 8003b94:	1d7b      	adds	r3, r7, #5
 8003b96:	1c0a      	adds	r2, r1, #0
 8003b98:	701a      	strb	r2, [r3, #0]
	uint8_t read_reg = READ | reg;
 8003b9a:	1dbb      	adds	r3, r7, #6
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	2280      	movs	r2, #128	; 0x80
 8003ba0:	4252      	negs	r2, r2
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	240f      	movs	r4, #15
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	701a      	strb	r2, [r3, #0]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 8003bac:	1dfb      	adds	r3, r7, #7
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f7ff ff65 	bl	8003a80 <select_user_bank>

	cs_low();
 8003bb6:	f7ff ff55 	bl	8003a64 <cs_low>
	HAL_SPI_Transmit(&hspi2, &read_reg, 1, 1000);
 8003bba:	23fa      	movs	r3, #250	; 0xfa
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	1939      	adds	r1, r7, r4
 8003bc0:	4809      	ldr	r0, [pc, #36]	; (8003be8 <read_multiple_icm20948_reg+0x6c>)
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f001 fc7a 	bl	80054bc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, reg_val, len, 1000);
 8003bc8:	1d7b      	adds	r3, r7, #5
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	23fa      	movs	r3, #250	; 0xfa
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4906      	ldr	r1, [pc, #24]	; (8003bec <read_multiple_icm20948_reg+0x70>)
 8003bd4:	4804      	ldr	r0, [pc, #16]	; (8003be8 <read_multiple_icm20948_reg+0x6c>)
 8003bd6:	f001 fdc9 	bl	800576c <HAL_SPI_Receive>
	cs_high();
 8003bda:	f7ff ff35 	bl	8003a48 <cs_high>

	return reg_val;
 8003bde:	4b03      	ldr	r3, [pc, #12]	; (8003bec <read_multiple_icm20948_reg+0x70>)
}
 8003be0:	0018      	movs	r0, r3
 8003be2:	46bd      	mov	sp, r7
 8003be4:	b005      	add	sp, #20
 8003be6:	bd90      	pop	{r4, r7, pc}
 8003be8:	20000260 	.word	0x20000260
 8003bec:	20000350 	.word	0x20000350

08003bf0 <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t *val, uint8_t len)
{
 8003bf0:	b590      	push	{r4, r7, lr}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	0004      	movs	r4, r0
 8003bf8:	0008      	movs	r0, r1
 8003bfa:	603a      	str	r2, [r7, #0]
 8003bfc:	0019      	movs	r1, r3
 8003bfe:	1dfb      	adds	r3, r7, #7
 8003c00:	1c22      	adds	r2, r4, #0
 8003c02:	701a      	strb	r2, [r3, #0]
 8003c04:	1dbb      	adds	r3, r7, #6
 8003c06:	1c02      	adds	r2, r0, #0
 8003c08:	701a      	strb	r2, [r3, #0]
 8003c0a:	1d7b      	adds	r3, r7, #5
 8003c0c:	1c0a      	adds	r2, r1, #0
 8003c0e:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg = WRITE | reg;
 8003c10:	240f      	movs	r4, #15
 8003c12:	193b      	adds	r3, r7, r4
 8003c14:	1dba      	adds	r2, r7, #6
 8003c16:	7812      	ldrb	r2, [r2, #0]
 8003c18:	701a      	strb	r2, [r3, #0]
	select_user_bank(ub);
 8003c1a:	1dfb      	adds	r3, r7, #7
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f7ff ff2e 	bl	8003a80 <select_user_bank>

	cs_low();
 8003c24:	f7ff ff1e 	bl	8003a64 <cs_low>
	HAL_SPI_Transmit(&hspi2, &write_reg, 1, 1000);
 8003c28:	23fa      	movs	r3, #250	; 0xfa
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	1939      	adds	r1, r7, r4
 8003c2e:	4809      	ldr	r0, [pc, #36]	; (8003c54 <write_multiple_icm20948_reg+0x64>)
 8003c30:	2201      	movs	r2, #1
 8003c32:	f001 fc43 	bl	80054bc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, val, len, 1000);
 8003c36:	1d7b      	adds	r3, r7, #5
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	23fa      	movs	r3, #250	; 0xfa
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	6839      	ldr	r1, [r7, #0]
 8003c42:	4804      	ldr	r0, [pc, #16]	; (8003c54 <write_multiple_icm20948_reg+0x64>)
 8003c44:	f001 fc3a 	bl	80054bc <HAL_SPI_Transmit>
	cs_high();
 8003c48:	f7ff fefe 	bl	8003a48 <cs_high>
}
 8003c4c:	46c0      	nop			; (mov r8, r8)
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	b005      	add	sp, #20
 8003c52:	bd90      	pop	{r4, r7, pc}
 8003c54:	20000260 	.word	0x20000260

08003c58 <write_single_ak09916_reg>:
	HAL_Delay(1);
	return read_single_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00);
}

static void write_single_ak09916_reg(uint8_t reg, uint8_t val)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	0002      	movs	r2, r0
 8003c60:	1dfb      	adds	r3, r7, #7
 8003c62:	701a      	strb	r2, [r3, #0]
 8003c64:	1dbb      	adds	r3, r7, #6
 8003c66:	1c0a      	adds	r2, r1, #0
 8003c68:	701a      	strb	r2, [r3, #0]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 8003c6a:	220c      	movs	r2, #12
 8003c6c:	2103      	movs	r1, #3
 8003c6e:	2030      	movs	r0, #48	; 0x30
 8003c70:	f7ff ff56 	bl	8003b20 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8003c74:	1dfb      	adds	r3, r7, #7
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	001a      	movs	r2, r3
 8003c7a:	2104      	movs	r1, #4
 8003c7c:	2030      	movs	r0, #48	; 0x30
 8003c7e:	f7ff ff4f 	bl	8003b20 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_DO, val);
 8003c82:	1dbb      	adds	r3, r7, #6
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	001a      	movs	r2, r3
 8003c88:	2106      	movs	r1, #6
 8003c8a:	2030      	movs	r0, #48	; 0x30
 8003c8c:	f7ff ff48 	bl	8003b20 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8003c90:	2281      	movs	r2, #129	; 0x81
 8003c92:	2105      	movs	r1, #5
 8003c94:	2030      	movs	r0, #48	; 0x30
 8003c96:	f7ff ff43 	bl	8003b20 <write_single_icm20948_reg>
}
 8003c9a:	46c0      	nop			; (mov r8, r8)
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	b002      	add	sp, #8
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ca6:	b672      	cpsid	i
}
 8003ca8:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003caa:	e7fe      	b.n	8003caa <Error_Handler+0x8>

08003cac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cb2:	4b0f      	ldr	r3, [pc, #60]	; (8003cf0 <HAL_MspInit+0x44>)
 8003cb4:	699a      	ldr	r2, [r3, #24]
 8003cb6:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <HAL_MspInit+0x44>)
 8003cb8:	2101      	movs	r1, #1
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	619a      	str	r2, [r3, #24]
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <HAL_MspInit+0x44>)
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	607b      	str	r3, [r7, #4]
 8003cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cca:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <HAL_MspInit+0x44>)
 8003ccc:	69da      	ldr	r2, [r3, #28]
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <HAL_MspInit+0x44>)
 8003cd0:	2180      	movs	r1, #128	; 0x80
 8003cd2:	0549      	lsls	r1, r1, #21
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	61da      	str	r2, [r3, #28]
 8003cd8:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <HAL_MspInit+0x44>)
 8003cda:	69da      	ldr	r2, [r3, #28]
 8003cdc:	2380      	movs	r3, #128	; 0x80
 8003cde:	055b      	lsls	r3, r3, #21
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	603b      	str	r3, [r7, #0]
 8003ce4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	b002      	add	sp, #8
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	40021000 	.word	0x40021000

08003cf4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003cf4:	b590      	push	{r4, r7, lr}
 8003cf6:	b08b      	sub	sp, #44	; 0x2c
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cfc:	2414      	movs	r4, #20
 8003cfe:	193b      	adds	r3, r7, r4
 8003d00:	0018      	movs	r0, r3
 8003d02:	2314      	movs	r3, #20
 8003d04:	001a      	movs	r2, r3
 8003d06:	2100      	movs	r1, #0
 8003d08:	f002 fe4a 	bl	80069a0 <memset>
  if(hi2c->Instance==I2C2)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a1a      	ldr	r2, [pc, #104]	; (8003d7c <HAL_I2C_MspInit+0x88>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d12e      	bne.n	8003d74 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d16:	4b1a      	ldr	r3, [pc, #104]	; (8003d80 <HAL_I2C_MspInit+0x8c>)
 8003d18:	695a      	ldr	r2, [r3, #20]
 8003d1a:	4b19      	ldr	r3, [pc, #100]	; (8003d80 <HAL_I2C_MspInit+0x8c>)
 8003d1c:	2180      	movs	r1, #128	; 0x80
 8003d1e:	03c9      	lsls	r1, r1, #15
 8003d20:	430a      	orrs	r2, r1
 8003d22:	615a      	str	r2, [r3, #20]
 8003d24:	4b16      	ldr	r3, [pc, #88]	; (8003d80 <HAL_I2C_MspInit+0x8c>)
 8003d26:	695a      	ldr	r2, [r3, #20]
 8003d28:	2380      	movs	r3, #128	; 0x80
 8003d2a:	03db      	lsls	r3, r3, #15
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]
 8003d30:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF6     ------> I2C2_SCL
    PF7     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d32:	0021      	movs	r1, r4
 8003d34:	187b      	adds	r3, r7, r1
 8003d36:	22c0      	movs	r2, #192	; 0xc0
 8003d38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d3a:	187b      	adds	r3, r7, r1
 8003d3c:	2212      	movs	r2, #18
 8003d3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d40:	187b      	adds	r3, r7, r1
 8003d42:	2200      	movs	r2, #0
 8003d44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d46:	187b      	adds	r3, r7, r1
 8003d48:	2203      	movs	r2, #3
 8003d4a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003d4c:	187b      	adds	r3, r7, r1
 8003d4e:	4a0d      	ldr	r2, [pc, #52]	; (8003d84 <HAL_I2C_MspInit+0x90>)
 8003d50:	0019      	movs	r1, r3
 8003d52:	0010      	movs	r0, r2
 8003d54:	f000 faf4 	bl	8004340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003d58:	4b09      	ldr	r3, [pc, #36]	; (8003d80 <HAL_I2C_MspInit+0x8c>)
 8003d5a:	69da      	ldr	r2, [r3, #28]
 8003d5c:	4b08      	ldr	r3, [pc, #32]	; (8003d80 <HAL_I2C_MspInit+0x8c>)
 8003d5e:	2180      	movs	r1, #128	; 0x80
 8003d60:	03c9      	lsls	r1, r1, #15
 8003d62:	430a      	orrs	r2, r1
 8003d64:	61da      	str	r2, [r3, #28]
 8003d66:	4b06      	ldr	r3, [pc, #24]	; (8003d80 <HAL_I2C_MspInit+0x8c>)
 8003d68:	69da      	ldr	r2, [r3, #28]
 8003d6a:	2380      	movs	r3, #128	; 0x80
 8003d6c:	03db      	lsls	r3, r3, #15
 8003d6e:	4013      	ands	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003d74:	46c0      	nop			; (mov r8, r8)
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b00b      	add	sp, #44	; 0x2c
 8003d7a:	bd90      	pop	{r4, r7, pc}
 8003d7c:	40005800 	.word	0x40005800
 8003d80:	40021000 	.word	0x40021000
 8003d84:	48001400 	.word	0x48001400

08003d88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003d88:	b590      	push	{r4, r7, lr}
 8003d8a:	b08b      	sub	sp, #44	; 0x2c
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d90:	2414      	movs	r4, #20
 8003d92:	193b      	adds	r3, r7, r4
 8003d94:	0018      	movs	r0, r3
 8003d96:	2314      	movs	r3, #20
 8003d98:	001a      	movs	r2, r3
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	f002 fe00 	bl	80069a0 <memset>
  if(hspi->Instance==SPI2)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a1c      	ldr	r2, [pc, #112]	; (8003e18 <HAL_SPI_MspInit+0x90>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d132      	bne.n	8003e10 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003daa:	4b1c      	ldr	r3, [pc, #112]	; (8003e1c <HAL_SPI_MspInit+0x94>)
 8003dac:	69da      	ldr	r2, [r3, #28]
 8003dae:	4b1b      	ldr	r3, [pc, #108]	; (8003e1c <HAL_SPI_MspInit+0x94>)
 8003db0:	2180      	movs	r1, #128	; 0x80
 8003db2:	01c9      	lsls	r1, r1, #7
 8003db4:	430a      	orrs	r2, r1
 8003db6:	61da      	str	r2, [r3, #28]
 8003db8:	4b18      	ldr	r3, [pc, #96]	; (8003e1c <HAL_SPI_MspInit+0x94>)
 8003dba:	69da      	ldr	r2, [r3, #28]
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	01db      	lsls	r3, r3, #7
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	613b      	str	r3, [r7, #16]
 8003dc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc6:	4b15      	ldr	r3, [pc, #84]	; (8003e1c <HAL_SPI_MspInit+0x94>)
 8003dc8:	695a      	ldr	r2, [r3, #20]
 8003dca:	4b14      	ldr	r3, [pc, #80]	; (8003e1c <HAL_SPI_MspInit+0x94>)
 8003dcc:	2180      	movs	r1, #128	; 0x80
 8003dce:	02c9      	lsls	r1, r1, #11
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	615a      	str	r2, [r3, #20]
 8003dd4:	4b11      	ldr	r3, [pc, #68]	; (8003e1c <HAL_SPI_MspInit+0x94>)
 8003dd6:	695a      	ldr	r2, [r3, #20]
 8003dd8:	2380      	movs	r3, #128	; 0x80
 8003dda:	02db      	lsls	r3, r3, #11
 8003ddc:	4013      	ands	r3, r2
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MISO_Pin|MOSI_Pin;
 8003de2:	193b      	adds	r3, r7, r4
 8003de4:	22e0      	movs	r2, #224	; 0xe0
 8003de6:	0212      	lsls	r2, r2, #8
 8003de8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dea:	0021      	movs	r1, r4
 8003dec:	187b      	adds	r3, r7, r1
 8003dee:	2202      	movs	r2, #2
 8003df0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df2:	187b      	adds	r3, r7, r1
 8003df4:	2200      	movs	r2, #0
 8003df6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003df8:	187b      	adds	r3, r7, r1
 8003dfa:	2203      	movs	r2, #3
 8003dfc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003dfe:	187b      	adds	r3, r7, r1
 8003e00:	2200      	movs	r2, #0
 8003e02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e04:	187b      	adds	r3, r7, r1
 8003e06:	4a06      	ldr	r2, [pc, #24]	; (8003e20 <HAL_SPI_MspInit+0x98>)
 8003e08:	0019      	movs	r1, r3
 8003e0a:	0010      	movs	r0, r2
 8003e0c:	f000 fa98 	bl	8004340 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003e10:	46c0      	nop			; (mov r8, r8)
 8003e12:	46bd      	mov	sp, r7
 8003e14:	b00b      	add	sp, #44	; 0x2c
 8003e16:	bd90      	pop	{r4, r7, pc}
 8003e18:	40003800 	.word	0x40003800
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	48000400 	.word	0x48000400

08003e24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e24:	b590      	push	{r4, r7, lr}
 8003e26:	b08b      	sub	sp, #44	; 0x2c
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e2c:	2414      	movs	r4, #20
 8003e2e:	193b      	adds	r3, r7, r4
 8003e30:	0018      	movs	r0, r3
 8003e32:	2314      	movs	r3, #20
 8003e34:	001a      	movs	r2, r3
 8003e36:	2100      	movs	r1, #0
 8003e38:	f002 fdb2 	bl	80069a0 <memset>
  if(huart->Instance==USART1)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a1d      	ldr	r2, [pc, #116]	; (8003eb8 <HAL_UART_MspInit+0x94>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d133      	bne.n	8003eae <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e46:	4b1d      	ldr	r3, [pc, #116]	; (8003ebc <HAL_UART_MspInit+0x98>)
 8003e48:	699a      	ldr	r2, [r3, #24]
 8003e4a:	4b1c      	ldr	r3, [pc, #112]	; (8003ebc <HAL_UART_MspInit+0x98>)
 8003e4c:	2180      	movs	r1, #128	; 0x80
 8003e4e:	01c9      	lsls	r1, r1, #7
 8003e50:	430a      	orrs	r2, r1
 8003e52:	619a      	str	r2, [r3, #24]
 8003e54:	4b19      	ldr	r3, [pc, #100]	; (8003ebc <HAL_UART_MspInit+0x98>)
 8003e56:	699a      	ldr	r2, [r3, #24]
 8003e58:	2380      	movs	r3, #128	; 0x80
 8003e5a:	01db      	lsls	r3, r3, #7
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
 8003e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e62:	4b16      	ldr	r3, [pc, #88]	; (8003ebc <HAL_UART_MspInit+0x98>)
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	4b15      	ldr	r3, [pc, #84]	; (8003ebc <HAL_UART_MspInit+0x98>)
 8003e68:	2180      	movs	r1, #128	; 0x80
 8003e6a:	0289      	lsls	r1, r1, #10
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	615a      	str	r2, [r3, #20]
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_UART_MspInit+0x98>)
 8003e72:	695a      	ldr	r2, [r3, #20]
 8003e74:	2380      	movs	r3, #128	; 0x80
 8003e76:	029b      	lsls	r3, r3, #10
 8003e78:	4013      	ands	r3, r2
 8003e7a:	60fb      	str	r3, [r7, #12]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8003e7e:	193b      	adds	r3, r7, r4
 8003e80:	22c0      	movs	r2, #192	; 0xc0
 8003e82:	00d2      	lsls	r2, r2, #3
 8003e84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e86:	0021      	movs	r1, r4
 8003e88:	187b      	adds	r3, r7, r1
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8e:	187b      	adds	r3, r7, r1
 8003e90:	2200      	movs	r2, #0
 8003e92:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e94:	187b      	adds	r3, r7, r1
 8003e96:	2203      	movs	r2, #3
 8003e98:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003e9a:	187b      	adds	r3, r7, r1
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ea0:	187a      	adds	r2, r7, r1
 8003ea2:	2390      	movs	r3, #144	; 0x90
 8003ea4:	05db      	lsls	r3, r3, #23
 8003ea6:	0011      	movs	r1, r2
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f000 fa49 	bl	8004340 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003eae:	46c0      	nop			; (mov r8, r8)
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	b00b      	add	sp, #44	; 0x2c
 8003eb4:	bd90      	pop	{r4, r7, pc}
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	40013800 	.word	0x40013800
 8003ebc:	40021000 	.word	0x40021000

08003ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ec4:	e7fe      	b.n	8003ec4 <NMI_Handler+0x4>

08003ec6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ec6:	b580      	push	{r7, lr}
 8003ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003eca:	e7fe      	b.n	8003eca <HardFault_Handler+0x4>

08003ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003ed0:	46c0      	nop			; (mov r8, r8)
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ee4:	f000 f938 	bl	8004158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ee8:	46c0      	nop			; (mov r8, r8)
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	af00      	add	r7, sp, #0
	return 1;
 8003ef2:	2301      	movs	r3, #1
}
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <_kill>:

int _kill(int pid, int sig)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b082      	sub	sp, #8
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
 8003f02:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f04:	f002 fd22 	bl	800694c <__errno>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	2216      	movs	r2, #22
 8003f0c:	601a      	str	r2, [r3, #0]
	return -1;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	425b      	negs	r3, r3
}
 8003f12:	0018      	movs	r0, r3
 8003f14:	46bd      	mov	sp, r7
 8003f16:	b002      	add	sp, #8
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <_exit>:

void _exit (int status)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b082      	sub	sp, #8
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003f22:	2301      	movs	r3, #1
 8003f24:	425a      	negs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	0011      	movs	r1, r2
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f7ff ffe5 	bl	8003efa <_kill>
	while (1) {}		/* Make sure we hang here */
 8003f30:	e7fe      	b.n	8003f30 <_exit+0x16>

08003f32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b086      	sub	sp, #24
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	60f8      	str	r0, [r7, #12]
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f3e:	2300      	movs	r3, #0
 8003f40:	617b      	str	r3, [r7, #20]
 8003f42:	e00a      	b.n	8003f5a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003f44:	e000      	b.n	8003f48 <_read+0x16>
 8003f46:	bf00      	nop
 8003f48:	0001      	movs	r1, r0
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	60ba      	str	r2, [r7, #8]
 8003f50:	b2ca      	uxtb	r2, r1
 8003f52:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	3301      	adds	r3, #1
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	dbf0      	blt.n	8003f44 <_read+0x12>
	}

return len;
 8003f62:	687b      	ldr	r3, [r7, #4]
}
 8003f64:	0018      	movs	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b006      	add	sp, #24
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]
 8003f7c:	e009      	b.n	8003f92 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	1c5a      	adds	r2, r3, #1
 8003f82:	60ba      	str	r2, [r7, #8]
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	0018      	movs	r0, r3
 8003f88:	e000      	b.n	8003f8c <_write+0x20>
 8003f8a:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	617b      	str	r3, [r7, #20]
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	dbf1      	blt.n	8003f7e <_write+0x12>
	}
	return len;
 8003f9a:	687b      	ldr	r3, [r7, #4]
}
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	b006      	add	sp, #24
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <_close>:

int _close(int file)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
	return -1;
 8003fac:	2301      	movs	r3, #1
 8003fae:	425b      	negs	r3, r3
}
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b002      	add	sp, #8
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	2280      	movs	r2, #128	; 0x80
 8003fc6:	0192      	lsls	r2, r2, #6
 8003fc8:	605a      	str	r2, [r3, #4]
	return 0;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b002      	add	sp, #8
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <_isatty>:

int _isatty(int file)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
	return 1;
 8003fdc:	2301      	movs	r3, #1
}
 8003fde:	0018      	movs	r0, r3
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	b002      	add	sp, #8
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b084      	sub	sp, #16
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	60f8      	str	r0, [r7, #12]
 8003fee:	60b9      	str	r1, [r7, #8]
 8003ff0:	607a      	str	r2, [r7, #4]
	return 0;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	b004      	add	sp, #16
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004004:	4a14      	ldr	r2, [pc, #80]	; (8004058 <_sbrk+0x5c>)
 8004006:	4b15      	ldr	r3, [pc, #84]	; (800405c <_sbrk+0x60>)
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004010:	4b13      	ldr	r3, [pc, #76]	; (8004060 <_sbrk+0x64>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d102      	bne.n	800401e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004018:	4b11      	ldr	r3, [pc, #68]	; (8004060 <_sbrk+0x64>)
 800401a:	4a12      	ldr	r2, [pc, #72]	; (8004064 <_sbrk+0x68>)
 800401c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800401e:	4b10      	ldr	r3, [pc, #64]	; (8004060 <_sbrk+0x64>)
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	18d3      	adds	r3, r2, r3
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	429a      	cmp	r2, r3
 800402a:	d207      	bcs.n	800403c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800402c:	f002 fc8e 	bl	800694c <__errno>
 8004030:	0003      	movs	r3, r0
 8004032:	220c      	movs	r2, #12
 8004034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004036:	2301      	movs	r3, #1
 8004038:	425b      	negs	r3, r3
 800403a:	e009      	b.n	8004050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800403c:	4b08      	ldr	r3, [pc, #32]	; (8004060 <_sbrk+0x64>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004042:	4b07      	ldr	r3, [pc, #28]	; (8004060 <_sbrk+0x64>)
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	18d2      	adds	r2, r2, r3
 800404a:	4b05      	ldr	r3, [pc, #20]	; (8004060 <_sbrk+0x64>)
 800404c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800404e:	68fb      	ldr	r3, [r7, #12]
}
 8004050:	0018      	movs	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	b006      	add	sp, #24
 8004056:	bd80      	pop	{r7, pc}
 8004058:	20002000 	.word	0x20002000
 800405c:	00000400 	.word	0x00000400
 8004060:	20000358 	.word	0x20000358
 8004064:	20000370 	.word	0x20000370

08004068 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800406c:	46c0      	nop			; (mov r8, r8)
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
	...

08004074 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004074:	480d      	ldr	r0, [pc, #52]	; (80040ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004076:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004078:	480d      	ldr	r0, [pc, #52]	; (80040b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800407a:	490e      	ldr	r1, [pc, #56]	; (80040b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800407c:	4a0e      	ldr	r2, [pc, #56]	; (80040b8 <LoopForever+0xe>)
  movs r3, #0
 800407e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004080:	e002      	b.n	8004088 <LoopCopyDataInit>

08004082 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004082:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004084:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004086:	3304      	adds	r3, #4

08004088 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004088:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800408a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800408c:	d3f9      	bcc.n	8004082 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800408e:	4a0b      	ldr	r2, [pc, #44]	; (80040bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8004090:	4c0b      	ldr	r4, [pc, #44]	; (80040c0 <LoopForever+0x16>)
  movs r3, #0
 8004092:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004094:	e001      	b.n	800409a <LoopFillZerobss>

08004096 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004096:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004098:	3204      	adds	r2, #4

0800409a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800409a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800409c:	d3fb      	bcc.n	8004096 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800409e:	f7ff ffe3 	bl	8004068 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80040a2:	f002 fc59 	bl	8006958 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80040a6:	f7fe fc87 	bl	80029b8 <main>

080040aa <LoopForever>:

LoopForever:
    b LoopForever
 80040aa:	e7fe      	b.n	80040aa <LoopForever>
  ldr   r0, =_estack
 80040ac:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80040b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040b4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80040b8:	0800bb84 	.word	0x0800bb84
  ldr r2, =_sbss
 80040bc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80040c0:	20000370 	.word	0x20000370

080040c4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80040c4:	e7fe      	b.n	80040c4 <ADC1_COMP_IRQHandler>
	...

080040c8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040cc:	4b07      	ldr	r3, [pc, #28]	; (80040ec <HAL_Init+0x24>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	4b06      	ldr	r3, [pc, #24]	; (80040ec <HAL_Init+0x24>)
 80040d2:	2110      	movs	r1, #16
 80040d4:	430a      	orrs	r2, r1
 80040d6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80040d8:	2003      	movs	r0, #3
 80040da:	f000 f809 	bl	80040f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040de:	f7ff fde5 	bl	8003cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	0018      	movs	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	46c0      	nop			; (mov r8, r8)
 80040ec:	40022000 	.word	0x40022000

080040f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040f0:	b590      	push	{r4, r7, lr}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040f8:	4b14      	ldr	r3, [pc, #80]	; (800414c <HAL_InitTick+0x5c>)
 80040fa:	681c      	ldr	r4, [r3, #0]
 80040fc:	4b14      	ldr	r3, [pc, #80]	; (8004150 <HAL_InitTick+0x60>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	0019      	movs	r1, r3
 8004102:	23fa      	movs	r3, #250	; 0xfa
 8004104:	0098      	lsls	r0, r3, #2
 8004106:	f7fc f81b 	bl	8000140 <__udivsi3>
 800410a:	0003      	movs	r3, r0
 800410c:	0019      	movs	r1, r3
 800410e:	0020      	movs	r0, r4
 8004110:	f7fc f816 	bl	8000140 <__udivsi3>
 8004114:	0003      	movs	r3, r0
 8004116:	0018      	movs	r0, r3
 8004118:	f000 f905 	bl	8004326 <HAL_SYSTICK_Config>
 800411c:	1e03      	subs	r3, r0, #0
 800411e:	d001      	beq.n	8004124 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e00f      	b.n	8004144 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b03      	cmp	r3, #3
 8004128:	d80b      	bhi.n	8004142 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	2301      	movs	r3, #1
 800412e:	425b      	negs	r3, r3
 8004130:	2200      	movs	r2, #0
 8004132:	0018      	movs	r0, r3
 8004134:	f000 f8e2 	bl	80042fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004138:	4b06      	ldr	r3, [pc, #24]	; (8004154 <HAL_InitTick+0x64>)
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800413e:	2300      	movs	r3, #0
 8004140:	e000      	b.n	8004144 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
}
 8004144:	0018      	movs	r0, r3
 8004146:	46bd      	mov	sp, r7
 8004148:	b003      	add	sp, #12
 800414a:	bd90      	pop	{r4, r7, pc}
 800414c:	20000000 	.word	0x20000000
 8004150:	20000008 	.word	0x20000008
 8004154:	20000004 	.word	0x20000004

08004158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800415c:	4b05      	ldr	r3, [pc, #20]	; (8004174 <HAL_IncTick+0x1c>)
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	001a      	movs	r2, r3
 8004162:	4b05      	ldr	r3, [pc, #20]	; (8004178 <HAL_IncTick+0x20>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	18d2      	adds	r2, r2, r3
 8004168:	4b03      	ldr	r3, [pc, #12]	; (8004178 <HAL_IncTick+0x20>)
 800416a:	601a      	str	r2, [r3, #0]
}
 800416c:	46c0      	nop			; (mov r8, r8)
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	46c0      	nop			; (mov r8, r8)
 8004174:	20000008 	.word	0x20000008
 8004178:	2000035c 	.word	0x2000035c

0800417c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  return uwTick;
 8004180:	4b02      	ldr	r3, [pc, #8]	; (800418c <HAL_GetTick+0x10>)
 8004182:	681b      	ldr	r3, [r3, #0]
}
 8004184:	0018      	movs	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	46c0      	nop			; (mov r8, r8)
 800418c:	2000035c 	.word	0x2000035c

08004190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004198:	f7ff fff0 	bl	800417c <HAL_GetTick>
 800419c:	0003      	movs	r3, r0
 800419e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	3301      	adds	r3, #1
 80041a8:	d005      	beq.n	80041b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041aa:	4b0a      	ldr	r3, [pc, #40]	; (80041d4 <HAL_Delay+0x44>)
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	001a      	movs	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	189b      	adds	r3, r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80041b6:	46c0      	nop			; (mov r8, r8)
 80041b8:	f7ff ffe0 	bl	800417c <HAL_GetTick>
 80041bc:	0002      	movs	r2, r0
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d8f7      	bhi.n	80041b8 <HAL_Delay+0x28>
  {
  }
}
 80041c8:	46c0      	nop			; (mov r8, r8)
 80041ca:	46c0      	nop			; (mov r8, r8)
 80041cc:	46bd      	mov	sp, r7
 80041ce:	b004      	add	sp, #16
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	46c0      	nop			; (mov r8, r8)
 80041d4:	20000008 	.word	0x20000008

080041d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041d8:	b590      	push	{r4, r7, lr}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	0002      	movs	r2, r0
 80041e0:	6039      	str	r1, [r7, #0]
 80041e2:	1dfb      	adds	r3, r7, #7
 80041e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80041e6:	1dfb      	adds	r3, r7, #7
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	2b7f      	cmp	r3, #127	; 0x7f
 80041ec:	d828      	bhi.n	8004240 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80041ee:	4a2f      	ldr	r2, [pc, #188]	; (80042ac <__NVIC_SetPriority+0xd4>)
 80041f0:	1dfb      	adds	r3, r7, #7
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	b25b      	sxtb	r3, r3
 80041f6:	089b      	lsrs	r3, r3, #2
 80041f8:	33c0      	adds	r3, #192	; 0xc0
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	589b      	ldr	r3, [r3, r2]
 80041fe:	1dfa      	adds	r2, r7, #7
 8004200:	7812      	ldrb	r2, [r2, #0]
 8004202:	0011      	movs	r1, r2
 8004204:	2203      	movs	r2, #3
 8004206:	400a      	ands	r2, r1
 8004208:	00d2      	lsls	r2, r2, #3
 800420a:	21ff      	movs	r1, #255	; 0xff
 800420c:	4091      	lsls	r1, r2
 800420e:	000a      	movs	r2, r1
 8004210:	43d2      	mvns	r2, r2
 8004212:	401a      	ands	r2, r3
 8004214:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	019b      	lsls	r3, r3, #6
 800421a:	22ff      	movs	r2, #255	; 0xff
 800421c:	401a      	ands	r2, r3
 800421e:	1dfb      	adds	r3, r7, #7
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	0018      	movs	r0, r3
 8004224:	2303      	movs	r3, #3
 8004226:	4003      	ands	r3, r0
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800422c:	481f      	ldr	r0, [pc, #124]	; (80042ac <__NVIC_SetPriority+0xd4>)
 800422e:	1dfb      	adds	r3, r7, #7
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	b25b      	sxtb	r3, r3
 8004234:	089b      	lsrs	r3, r3, #2
 8004236:	430a      	orrs	r2, r1
 8004238:	33c0      	adds	r3, #192	; 0xc0
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800423e:	e031      	b.n	80042a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004240:	4a1b      	ldr	r2, [pc, #108]	; (80042b0 <__NVIC_SetPriority+0xd8>)
 8004242:	1dfb      	adds	r3, r7, #7
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	0019      	movs	r1, r3
 8004248:	230f      	movs	r3, #15
 800424a:	400b      	ands	r3, r1
 800424c:	3b08      	subs	r3, #8
 800424e:	089b      	lsrs	r3, r3, #2
 8004250:	3306      	adds	r3, #6
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	18d3      	adds	r3, r2, r3
 8004256:	3304      	adds	r3, #4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	1dfa      	adds	r2, r7, #7
 800425c:	7812      	ldrb	r2, [r2, #0]
 800425e:	0011      	movs	r1, r2
 8004260:	2203      	movs	r2, #3
 8004262:	400a      	ands	r2, r1
 8004264:	00d2      	lsls	r2, r2, #3
 8004266:	21ff      	movs	r1, #255	; 0xff
 8004268:	4091      	lsls	r1, r2
 800426a:	000a      	movs	r2, r1
 800426c:	43d2      	mvns	r2, r2
 800426e:	401a      	ands	r2, r3
 8004270:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	019b      	lsls	r3, r3, #6
 8004276:	22ff      	movs	r2, #255	; 0xff
 8004278:	401a      	ands	r2, r3
 800427a:	1dfb      	adds	r3, r7, #7
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	0018      	movs	r0, r3
 8004280:	2303      	movs	r3, #3
 8004282:	4003      	ands	r3, r0
 8004284:	00db      	lsls	r3, r3, #3
 8004286:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004288:	4809      	ldr	r0, [pc, #36]	; (80042b0 <__NVIC_SetPriority+0xd8>)
 800428a:	1dfb      	adds	r3, r7, #7
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	001c      	movs	r4, r3
 8004290:	230f      	movs	r3, #15
 8004292:	4023      	ands	r3, r4
 8004294:	3b08      	subs	r3, #8
 8004296:	089b      	lsrs	r3, r3, #2
 8004298:	430a      	orrs	r2, r1
 800429a:	3306      	adds	r3, #6
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	18c3      	adds	r3, r0, r3
 80042a0:	3304      	adds	r3, #4
 80042a2:	601a      	str	r2, [r3, #0]
}
 80042a4:	46c0      	nop			; (mov r8, r8)
 80042a6:	46bd      	mov	sp, r7
 80042a8:	b003      	add	sp, #12
 80042aa:	bd90      	pop	{r4, r7, pc}
 80042ac:	e000e100 	.word	0xe000e100
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	1e5a      	subs	r2, r3, #1
 80042c0:	2380      	movs	r3, #128	; 0x80
 80042c2:	045b      	lsls	r3, r3, #17
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d301      	bcc.n	80042cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042c8:	2301      	movs	r3, #1
 80042ca:	e010      	b.n	80042ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042cc:	4b0a      	ldr	r3, [pc, #40]	; (80042f8 <SysTick_Config+0x44>)
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	3a01      	subs	r2, #1
 80042d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042d4:	2301      	movs	r3, #1
 80042d6:	425b      	negs	r3, r3
 80042d8:	2103      	movs	r1, #3
 80042da:	0018      	movs	r0, r3
 80042dc:	f7ff ff7c 	bl	80041d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042e0:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <SysTick_Config+0x44>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042e6:	4b04      	ldr	r3, [pc, #16]	; (80042f8 <SysTick_Config+0x44>)
 80042e8:	2207      	movs	r2, #7
 80042ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	0018      	movs	r0, r3
 80042f0:	46bd      	mov	sp, r7
 80042f2:	b002      	add	sp, #8
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	e000e010 	.word	0xe000e010

080042fc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	607a      	str	r2, [r7, #4]
 8004306:	210f      	movs	r1, #15
 8004308:	187b      	adds	r3, r7, r1
 800430a:	1c02      	adds	r2, r0, #0
 800430c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	187b      	adds	r3, r7, r1
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	b25b      	sxtb	r3, r3
 8004316:	0011      	movs	r1, r2
 8004318:	0018      	movs	r0, r3
 800431a:	f7ff ff5d 	bl	80041d8 <__NVIC_SetPriority>
}
 800431e:	46c0      	nop			; (mov r8, r8)
 8004320:	46bd      	mov	sp, r7
 8004322:	b004      	add	sp, #16
 8004324:	bd80      	pop	{r7, pc}

08004326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	b082      	sub	sp, #8
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	0018      	movs	r0, r3
 8004332:	f7ff ffbf 	bl	80042b4 <SysTick_Config>
 8004336:	0003      	movs	r3, r0
}
 8004338:	0018      	movs	r0, r3
 800433a:	46bd      	mov	sp, r7
 800433c:	b002      	add	sp, #8
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800434a:	2300      	movs	r3, #0
 800434c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800434e:	e14f      	b.n	80045f0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2101      	movs	r1, #1
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	4091      	lsls	r1, r2
 800435a:	000a      	movs	r2, r1
 800435c:	4013      	ands	r3, r2
 800435e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d100      	bne.n	8004368 <HAL_GPIO_Init+0x28>
 8004366:	e140      	b.n	80045ea <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	2203      	movs	r2, #3
 800436e:	4013      	ands	r3, r2
 8004370:	2b01      	cmp	r3, #1
 8004372:	d005      	beq.n	8004380 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2203      	movs	r2, #3
 800437a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800437c:	2b02      	cmp	r3, #2
 800437e:	d130      	bne.n	80043e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	2203      	movs	r2, #3
 800438c:	409a      	lsls	r2, r3
 800438e:	0013      	movs	r3, r2
 8004390:	43da      	mvns	r2, r3
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	4013      	ands	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	409a      	lsls	r2, r3
 80043a2:	0013      	movs	r3, r2
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043b6:	2201      	movs	r2, #1
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	409a      	lsls	r2, r3
 80043bc:	0013      	movs	r3, r2
 80043be:	43da      	mvns	r2, r3
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	4013      	ands	r3, r2
 80043c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	091b      	lsrs	r3, r3, #4
 80043cc:	2201      	movs	r2, #1
 80043ce:	401a      	ands	r2, r3
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	409a      	lsls	r2, r3
 80043d4:	0013      	movs	r3, r2
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	4313      	orrs	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2203      	movs	r2, #3
 80043e8:	4013      	ands	r3, r2
 80043ea:	2b03      	cmp	r3, #3
 80043ec:	d017      	beq.n	800441e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	2203      	movs	r2, #3
 80043fa:	409a      	lsls	r2, r3
 80043fc:	0013      	movs	r3, r2
 80043fe:	43da      	mvns	r2, r3
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	4013      	ands	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	689a      	ldr	r2, [r3, #8]
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	409a      	lsls	r2, r3
 8004410:	0013      	movs	r3, r2
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	4313      	orrs	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	2203      	movs	r2, #3
 8004424:	4013      	ands	r3, r2
 8004426:	2b02      	cmp	r3, #2
 8004428:	d123      	bne.n	8004472 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	08da      	lsrs	r2, r3, #3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	3208      	adds	r2, #8
 8004432:	0092      	lsls	r2, r2, #2
 8004434:	58d3      	ldr	r3, [r2, r3]
 8004436:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	2207      	movs	r2, #7
 800443c:	4013      	ands	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	220f      	movs	r2, #15
 8004442:	409a      	lsls	r2, r3
 8004444:	0013      	movs	r3, r2
 8004446:	43da      	mvns	r2, r3
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4013      	ands	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	691a      	ldr	r2, [r3, #16]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	2107      	movs	r1, #7
 8004456:	400b      	ands	r3, r1
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	409a      	lsls	r2, r3
 800445c:	0013      	movs	r3, r2
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	4313      	orrs	r3, r2
 8004462:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	08da      	lsrs	r2, r3, #3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3208      	adds	r2, #8
 800446c:	0092      	lsls	r2, r2, #2
 800446e:	6939      	ldr	r1, [r7, #16]
 8004470:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	005b      	lsls	r3, r3, #1
 800447c:	2203      	movs	r2, #3
 800447e:	409a      	lsls	r2, r3
 8004480:	0013      	movs	r3, r2
 8004482:	43da      	mvns	r2, r3
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	4013      	ands	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2203      	movs	r2, #3
 8004490:	401a      	ands	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	409a      	lsls	r2, r3
 8004498:	0013      	movs	r3, r2
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	23c0      	movs	r3, #192	; 0xc0
 80044ac:	029b      	lsls	r3, r3, #10
 80044ae:	4013      	ands	r3, r2
 80044b0:	d100      	bne.n	80044b4 <HAL_GPIO_Init+0x174>
 80044b2:	e09a      	b.n	80045ea <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044b4:	4b54      	ldr	r3, [pc, #336]	; (8004608 <HAL_GPIO_Init+0x2c8>)
 80044b6:	699a      	ldr	r2, [r3, #24]
 80044b8:	4b53      	ldr	r3, [pc, #332]	; (8004608 <HAL_GPIO_Init+0x2c8>)
 80044ba:	2101      	movs	r1, #1
 80044bc:	430a      	orrs	r2, r1
 80044be:	619a      	str	r2, [r3, #24]
 80044c0:	4b51      	ldr	r3, [pc, #324]	; (8004608 <HAL_GPIO_Init+0x2c8>)
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	2201      	movs	r2, #1
 80044c6:	4013      	ands	r3, r2
 80044c8:	60bb      	str	r3, [r7, #8]
 80044ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80044cc:	4a4f      	ldr	r2, [pc, #316]	; (800460c <HAL_GPIO_Init+0x2cc>)
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	089b      	lsrs	r3, r3, #2
 80044d2:	3302      	adds	r3, #2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	589b      	ldr	r3, [r3, r2]
 80044d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2203      	movs	r2, #3
 80044de:	4013      	ands	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	220f      	movs	r2, #15
 80044e4:	409a      	lsls	r2, r3
 80044e6:	0013      	movs	r3, r2
 80044e8:	43da      	mvns	r2, r3
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	4013      	ands	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	2390      	movs	r3, #144	; 0x90
 80044f4:	05db      	lsls	r3, r3, #23
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d013      	beq.n	8004522 <HAL_GPIO_Init+0x1e2>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a44      	ldr	r2, [pc, #272]	; (8004610 <HAL_GPIO_Init+0x2d0>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00d      	beq.n	800451e <HAL_GPIO_Init+0x1de>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a43      	ldr	r2, [pc, #268]	; (8004614 <HAL_GPIO_Init+0x2d4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d007      	beq.n	800451a <HAL_GPIO_Init+0x1da>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a42      	ldr	r2, [pc, #264]	; (8004618 <HAL_GPIO_Init+0x2d8>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d101      	bne.n	8004516 <HAL_GPIO_Init+0x1d6>
 8004512:	2303      	movs	r3, #3
 8004514:	e006      	b.n	8004524 <HAL_GPIO_Init+0x1e4>
 8004516:	2305      	movs	r3, #5
 8004518:	e004      	b.n	8004524 <HAL_GPIO_Init+0x1e4>
 800451a:	2302      	movs	r3, #2
 800451c:	e002      	b.n	8004524 <HAL_GPIO_Init+0x1e4>
 800451e:	2301      	movs	r3, #1
 8004520:	e000      	b.n	8004524 <HAL_GPIO_Init+0x1e4>
 8004522:	2300      	movs	r3, #0
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	2103      	movs	r1, #3
 8004528:	400a      	ands	r2, r1
 800452a:	0092      	lsls	r2, r2, #2
 800452c:	4093      	lsls	r3, r2
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004534:	4935      	ldr	r1, [pc, #212]	; (800460c <HAL_GPIO_Init+0x2cc>)
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	089b      	lsrs	r3, r3, #2
 800453a:	3302      	adds	r3, #2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004542:	4b36      	ldr	r3, [pc, #216]	; (800461c <HAL_GPIO_Init+0x2dc>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	43da      	mvns	r2, r3
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	4013      	ands	r3, r2
 8004550:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	2380      	movs	r3, #128	; 0x80
 8004558:	025b      	lsls	r3, r3, #9
 800455a:	4013      	ands	r3, r2
 800455c:	d003      	beq.n	8004566 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4313      	orrs	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004566:	4b2d      	ldr	r3, [pc, #180]	; (800461c <HAL_GPIO_Init+0x2dc>)
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800456c:	4b2b      	ldr	r3, [pc, #172]	; (800461c <HAL_GPIO_Init+0x2dc>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	43da      	mvns	r2, r3
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	4013      	ands	r3, r2
 800457a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	2380      	movs	r3, #128	; 0x80
 8004582:	029b      	lsls	r3, r3, #10
 8004584:	4013      	ands	r3, r2
 8004586:	d003      	beq.n	8004590 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4313      	orrs	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004590:	4b22      	ldr	r3, [pc, #136]	; (800461c <HAL_GPIO_Init+0x2dc>)
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004596:	4b21      	ldr	r3, [pc, #132]	; (800461c <HAL_GPIO_Init+0x2dc>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	43da      	mvns	r2, r3
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	4013      	ands	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	2380      	movs	r3, #128	; 0x80
 80045ac:	035b      	lsls	r3, r3, #13
 80045ae:	4013      	ands	r3, r2
 80045b0:	d003      	beq.n	80045ba <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80045ba:	4b18      	ldr	r3, [pc, #96]	; (800461c <HAL_GPIO_Init+0x2dc>)
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80045c0:	4b16      	ldr	r3, [pc, #88]	; (800461c <HAL_GPIO_Init+0x2dc>)
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	43da      	mvns	r2, r3
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	4013      	ands	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	039b      	lsls	r3, r3, #14
 80045d8:	4013      	ands	r3, r2
 80045da:	d003      	beq.n	80045e4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80045e4:	4b0d      	ldr	r3, [pc, #52]	; (800461c <HAL_GPIO_Init+0x2dc>)
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	3301      	adds	r3, #1
 80045ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	40da      	lsrs	r2, r3
 80045f8:	1e13      	subs	r3, r2, #0
 80045fa:	d000      	beq.n	80045fe <HAL_GPIO_Init+0x2be>
 80045fc:	e6a8      	b.n	8004350 <HAL_GPIO_Init+0x10>
  } 
}
 80045fe:	46c0      	nop			; (mov r8, r8)
 8004600:	46c0      	nop			; (mov r8, r8)
 8004602:	46bd      	mov	sp, r7
 8004604:	b006      	add	sp, #24
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40021000 	.word	0x40021000
 800460c:	40010000 	.word	0x40010000
 8004610:	48000400 	.word	0x48000400
 8004614:	48000800 	.word	0x48000800
 8004618:	48000c00 	.word	0x48000c00
 800461c:	40010400 	.word	0x40010400

08004620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	0008      	movs	r0, r1
 800462a:	0011      	movs	r1, r2
 800462c:	1cbb      	adds	r3, r7, #2
 800462e:	1c02      	adds	r2, r0, #0
 8004630:	801a      	strh	r2, [r3, #0]
 8004632:	1c7b      	adds	r3, r7, #1
 8004634:	1c0a      	adds	r2, r1, #0
 8004636:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004638:	1c7b      	adds	r3, r7, #1
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d004      	beq.n	800464a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004640:	1cbb      	adds	r3, r7, #2
 8004642:	881a      	ldrh	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004648:	e003      	b.n	8004652 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800464a:	1cbb      	adds	r3, r7, #2
 800464c:	881a      	ldrh	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004652:	46c0      	nop			; (mov r8, r8)
 8004654:	46bd      	mov	sp, r7
 8004656:	b002      	add	sp, #8
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e082      	b.n	8004774 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2241      	movs	r2, #65	; 0x41
 8004672:	5c9b      	ldrb	r3, [r3, r2]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d107      	bne.n	800468a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2240      	movs	r2, #64	; 0x40
 800467e:	2100      	movs	r1, #0
 8004680:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	0018      	movs	r0, r3
 8004686:	f7ff fb35 	bl	8003cf4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2241      	movs	r2, #65	; 0x41
 800468e:	2124      	movs	r1, #36	; 0x24
 8004690:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2101      	movs	r1, #1
 800469e:	438a      	bics	r2, r1
 80046a0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4934      	ldr	r1, [pc, #208]	; (800477c <HAL_I2C_Init+0x120>)
 80046ac:	400a      	ands	r2, r1
 80046ae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689a      	ldr	r2, [r3, #8]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4931      	ldr	r1, [pc, #196]	; (8004780 <HAL_I2C_Init+0x124>)
 80046bc:	400a      	ands	r2, r1
 80046be:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d108      	bne.n	80046da <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2180      	movs	r1, #128	; 0x80
 80046d2:	0209      	lsls	r1, r1, #8
 80046d4:	430a      	orrs	r2, r1
 80046d6:	609a      	str	r2, [r3, #8]
 80046d8:	e007      	b.n	80046ea <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2184      	movs	r1, #132	; 0x84
 80046e4:	0209      	lsls	r1, r1, #8
 80046e6:	430a      	orrs	r2, r1
 80046e8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d104      	bne.n	80046fc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2280      	movs	r2, #128	; 0x80
 80046f8:	0112      	lsls	r2, r2, #4
 80046fa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685a      	ldr	r2, [r3, #4]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	491f      	ldr	r1, [pc, #124]	; (8004784 <HAL_I2C_Init+0x128>)
 8004708:	430a      	orrs	r2, r1
 800470a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	491a      	ldr	r1, [pc, #104]	; (8004780 <HAL_I2C_Init+0x124>)
 8004718:	400a      	ands	r2, r1
 800471a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691a      	ldr	r2, [r3, #16]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	431a      	orrs	r2, r3
 8004726:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	69d9      	ldr	r1, [r3, #28]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a1a      	ldr	r2, [r3, #32]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2101      	movs	r1, #1
 8004752:	430a      	orrs	r2, r1
 8004754:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2241      	movs	r2, #65	; 0x41
 8004760:	2120      	movs	r1, #32
 8004762:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2242      	movs	r2, #66	; 0x42
 800476e:	2100      	movs	r1, #0
 8004770:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	0018      	movs	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	b002      	add	sp, #8
 800477a:	bd80      	pop	{r7, pc}
 800477c:	f0ffffff 	.word	0xf0ffffff
 8004780:	ffff7fff 	.word	0xffff7fff
 8004784:	02008000 	.word	0x02008000

08004788 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2241      	movs	r2, #65	; 0x41
 8004796:	5c9b      	ldrb	r3, [r3, r2]
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b20      	cmp	r3, #32
 800479c:	d138      	bne.n	8004810 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2240      	movs	r2, #64	; 0x40
 80047a2:	5c9b      	ldrb	r3, [r3, r2]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047a8:	2302      	movs	r3, #2
 80047aa:	e032      	b.n	8004812 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2240      	movs	r2, #64	; 0x40
 80047b0:	2101      	movs	r1, #1
 80047b2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2241      	movs	r2, #65	; 0x41
 80047b8:	2124      	movs	r1, #36	; 0x24
 80047ba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2101      	movs	r1, #1
 80047c8:	438a      	bics	r2, r1
 80047ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4911      	ldr	r1, [pc, #68]	; (800481c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80047d8:	400a      	ands	r2, r1
 80047da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6819      	ldr	r1, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	683a      	ldr	r2, [r7, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2101      	movs	r1, #1
 80047f8:	430a      	orrs	r2, r1
 80047fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2241      	movs	r2, #65	; 0x41
 8004800:	2120      	movs	r1, #32
 8004802:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2240      	movs	r2, #64	; 0x40
 8004808:	2100      	movs	r1, #0
 800480a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800480c:	2300      	movs	r3, #0
 800480e:	e000      	b.n	8004812 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004810:	2302      	movs	r3, #2
  }
}
 8004812:	0018      	movs	r0, r3
 8004814:	46bd      	mov	sp, r7
 8004816:	b002      	add	sp, #8
 8004818:	bd80      	pop	{r7, pc}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	ffffefff 	.word	0xffffefff

08004820 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2241      	movs	r2, #65	; 0x41
 800482e:	5c9b      	ldrb	r3, [r3, r2]
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b20      	cmp	r3, #32
 8004834:	d139      	bne.n	80048aa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2240      	movs	r2, #64	; 0x40
 800483a:	5c9b      	ldrb	r3, [r3, r2]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004840:	2302      	movs	r3, #2
 8004842:	e033      	b.n	80048ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2240      	movs	r2, #64	; 0x40
 8004848:	2101      	movs	r1, #1
 800484a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2241      	movs	r2, #65	; 0x41
 8004850:	2124      	movs	r1, #36	; 0x24
 8004852:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2101      	movs	r1, #1
 8004860:	438a      	bics	r2, r1
 8004862:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4a11      	ldr	r2, [pc, #68]	; (80048b4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004870:	4013      	ands	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	021b      	lsls	r3, r3, #8
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	4313      	orrs	r3, r2
 800487c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2101      	movs	r1, #1
 8004892:	430a      	orrs	r2, r1
 8004894:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2241      	movs	r2, #65	; 0x41
 800489a:	2120      	movs	r1, #32
 800489c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2240      	movs	r2, #64	; 0x40
 80048a2:	2100      	movs	r1, #0
 80048a4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80048a6:	2300      	movs	r3, #0
 80048a8:	e000      	b.n	80048ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048aa:	2302      	movs	r3, #2
  }
}
 80048ac:	0018      	movs	r0, r3
 80048ae:	46bd      	mov	sp, r7
 80048b0:	b004      	add	sp, #16
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	fffff0ff 	.word	0xfffff0ff

080048b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b088      	sub	sp, #32
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e301      	b.n	8004ece <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2201      	movs	r2, #1
 80048d0:	4013      	ands	r3, r2
 80048d2:	d100      	bne.n	80048d6 <HAL_RCC_OscConfig+0x1e>
 80048d4:	e08d      	b.n	80049f2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80048d6:	4bc3      	ldr	r3, [pc, #780]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	220c      	movs	r2, #12
 80048dc:	4013      	ands	r3, r2
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d00e      	beq.n	8004900 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80048e2:	4bc0      	ldr	r3, [pc, #768]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	220c      	movs	r2, #12
 80048e8:	4013      	ands	r3, r2
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d116      	bne.n	800491c <HAL_RCC_OscConfig+0x64>
 80048ee:	4bbd      	ldr	r3, [pc, #756]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	2380      	movs	r3, #128	; 0x80
 80048f4:	025b      	lsls	r3, r3, #9
 80048f6:	401a      	ands	r2, r3
 80048f8:	2380      	movs	r3, #128	; 0x80
 80048fa:	025b      	lsls	r3, r3, #9
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d10d      	bne.n	800491c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004900:	4bb8      	ldr	r3, [pc, #736]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	2380      	movs	r3, #128	; 0x80
 8004906:	029b      	lsls	r3, r3, #10
 8004908:	4013      	ands	r3, r2
 800490a:	d100      	bne.n	800490e <HAL_RCC_OscConfig+0x56>
 800490c:	e070      	b.n	80049f0 <HAL_RCC_OscConfig+0x138>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d000      	beq.n	8004918 <HAL_RCC_OscConfig+0x60>
 8004916:	e06b      	b.n	80049f0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e2d8      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d107      	bne.n	8004934 <HAL_RCC_OscConfig+0x7c>
 8004924:	4baf      	ldr	r3, [pc, #700]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	4bae      	ldr	r3, [pc, #696]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800492a:	2180      	movs	r1, #128	; 0x80
 800492c:	0249      	lsls	r1, r1, #9
 800492e:	430a      	orrs	r2, r1
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	e02f      	b.n	8004994 <HAL_RCC_OscConfig+0xdc>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10c      	bne.n	8004956 <HAL_RCC_OscConfig+0x9e>
 800493c:	4ba9      	ldr	r3, [pc, #676]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	4ba8      	ldr	r3, [pc, #672]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004942:	49a9      	ldr	r1, [pc, #676]	; (8004be8 <HAL_RCC_OscConfig+0x330>)
 8004944:	400a      	ands	r2, r1
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	4ba6      	ldr	r3, [pc, #664]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	4ba5      	ldr	r3, [pc, #660]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800494e:	49a7      	ldr	r1, [pc, #668]	; (8004bec <HAL_RCC_OscConfig+0x334>)
 8004950:	400a      	ands	r2, r1
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	e01e      	b.n	8004994 <HAL_RCC_OscConfig+0xdc>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2b05      	cmp	r3, #5
 800495c:	d10e      	bne.n	800497c <HAL_RCC_OscConfig+0xc4>
 800495e:	4ba1      	ldr	r3, [pc, #644]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	4ba0      	ldr	r3, [pc, #640]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004964:	2180      	movs	r1, #128	; 0x80
 8004966:	02c9      	lsls	r1, r1, #11
 8004968:	430a      	orrs	r2, r1
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	4b9d      	ldr	r3, [pc, #628]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	4b9c      	ldr	r3, [pc, #624]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004972:	2180      	movs	r1, #128	; 0x80
 8004974:	0249      	lsls	r1, r1, #9
 8004976:	430a      	orrs	r2, r1
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	e00b      	b.n	8004994 <HAL_RCC_OscConfig+0xdc>
 800497c:	4b99      	ldr	r3, [pc, #612]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	4b98      	ldr	r3, [pc, #608]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004982:	4999      	ldr	r1, [pc, #612]	; (8004be8 <HAL_RCC_OscConfig+0x330>)
 8004984:	400a      	ands	r2, r1
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	4b96      	ldr	r3, [pc, #600]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	4b95      	ldr	r3, [pc, #596]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 800498e:	4997      	ldr	r1, [pc, #604]	; (8004bec <HAL_RCC_OscConfig+0x334>)
 8004990:	400a      	ands	r2, r1
 8004992:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d014      	beq.n	80049c6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499c:	f7ff fbee 	bl	800417c <HAL_GetTick>
 80049a0:	0003      	movs	r3, r0
 80049a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049a4:	e008      	b.n	80049b8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049a6:	f7ff fbe9 	bl	800417c <HAL_GetTick>
 80049aa:	0002      	movs	r2, r0
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b64      	cmp	r3, #100	; 0x64
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e28a      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049b8:	4b8a      	ldr	r3, [pc, #552]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	2380      	movs	r3, #128	; 0x80
 80049be:	029b      	lsls	r3, r3, #10
 80049c0:	4013      	ands	r3, r2
 80049c2:	d0f0      	beq.n	80049a6 <HAL_RCC_OscConfig+0xee>
 80049c4:	e015      	b.n	80049f2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049c6:	f7ff fbd9 	bl	800417c <HAL_GetTick>
 80049ca:	0003      	movs	r3, r0
 80049cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049d0:	f7ff fbd4 	bl	800417c <HAL_GetTick>
 80049d4:	0002      	movs	r2, r0
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b64      	cmp	r3, #100	; 0x64
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e275      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049e2:	4b80      	ldr	r3, [pc, #512]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	2380      	movs	r3, #128	; 0x80
 80049e8:	029b      	lsls	r3, r3, #10
 80049ea:	4013      	ands	r3, r2
 80049ec:	d1f0      	bne.n	80049d0 <HAL_RCC_OscConfig+0x118>
 80049ee:	e000      	b.n	80049f2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049f0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2202      	movs	r2, #2
 80049f8:	4013      	ands	r3, r2
 80049fa:	d100      	bne.n	80049fe <HAL_RCC_OscConfig+0x146>
 80049fc:	e069      	b.n	8004ad2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80049fe:	4b79      	ldr	r3, [pc, #484]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	220c      	movs	r2, #12
 8004a04:	4013      	ands	r3, r2
 8004a06:	d00b      	beq.n	8004a20 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004a08:	4b76      	ldr	r3, [pc, #472]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	220c      	movs	r2, #12
 8004a0e:	4013      	ands	r3, r2
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d11c      	bne.n	8004a4e <HAL_RCC_OscConfig+0x196>
 8004a14:	4b73      	ldr	r3, [pc, #460]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	2380      	movs	r3, #128	; 0x80
 8004a1a:	025b      	lsls	r3, r3, #9
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d116      	bne.n	8004a4e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a20:	4b70      	ldr	r3, [pc, #448]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2202      	movs	r2, #2
 8004a26:	4013      	ands	r3, r2
 8004a28:	d005      	beq.n	8004a36 <HAL_RCC_OscConfig+0x17e>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d001      	beq.n	8004a36 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e24b      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a36:	4b6b      	ldr	r3, [pc, #428]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	22f8      	movs	r2, #248	; 0xf8
 8004a3c:	4393      	bics	r3, r2
 8004a3e:	0019      	movs	r1, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	00da      	lsls	r2, r3, #3
 8004a46:	4b67      	ldr	r3, [pc, #412]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a4c:	e041      	b.n	8004ad2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d024      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a56:	4b63      	ldr	r3, [pc, #396]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	4b62      	ldr	r3, [pc, #392]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a62:	f7ff fb8b 	bl	800417c <HAL_GetTick>
 8004a66:	0003      	movs	r3, r0
 8004a68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a6a:	e008      	b.n	8004a7e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a6c:	f7ff fb86 	bl	800417c <HAL_GetTick>
 8004a70:	0002      	movs	r2, r0
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e227      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7e:	4b59      	ldr	r3, [pc, #356]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2202      	movs	r2, #2
 8004a84:	4013      	ands	r3, r2
 8004a86:	d0f1      	beq.n	8004a6c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a88:	4b56      	ldr	r3, [pc, #344]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	22f8      	movs	r2, #248	; 0xf8
 8004a8e:	4393      	bics	r3, r2
 8004a90:	0019      	movs	r1, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	00da      	lsls	r2, r3, #3
 8004a98:	4b52      	ldr	r3, [pc, #328]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	e018      	b.n	8004ad2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aa0:	4b50      	ldr	r3, [pc, #320]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	4b4f      	ldr	r3, [pc, #316]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004aa6:	2101      	movs	r1, #1
 8004aa8:	438a      	bics	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aac:	f7ff fb66 	bl	800417c <HAL_GetTick>
 8004ab0:	0003      	movs	r3, r0
 8004ab2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ab4:	e008      	b.n	8004ac8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ab6:	f7ff fb61 	bl	800417c <HAL_GetTick>
 8004aba:	0002      	movs	r2, r0
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e202      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ac8:	4b46      	ldr	r3, [pc, #280]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2202      	movs	r2, #2
 8004ace:	4013      	ands	r3, r2
 8004ad0:	d1f1      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2208      	movs	r2, #8
 8004ad8:	4013      	ands	r3, r2
 8004ada:	d036      	beq.n	8004b4a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d019      	beq.n	8004b18 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ae4:	4b3f      	ldr	r3, [pc, #252]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004ae6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ae8:	4b3e      	ldr	r3, [pc, #248]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004aea:	2101      	movs	r1, #1
 8004aec:	430a      	orrs	r2, r1
 8004aee:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004af0:	f7ff fb44 	bl	800417c <HAL_GetTick>
 8004af4:	0003      	movs	r3, r0
 8004af6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004afa:	f7ff fb3f 	bl	800417c <HAL_GetTick>
 8004afe:	0002      	movs	r2, r0
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e1e0      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b0c:	4b35      	ldr	r3, [pc, #212]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	2202      	movs	r2, #2
 8004b12:	4013      	ands	r3, r2
 8004b14:	d0f1      	beq.n	8004afa <HAL_RCC_OscConfig+0x242>
 8004b16:	e018      	b.n	8004b4a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b18:	4b32      	ldr	r3, [pc, #200]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b1c:	4b31      	ldr	r3, [pc, #196]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b1e:	2101      	movs	r1, #1
 8004b20:	438a      	bics	r2, r1
 8004b22:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b24:	f7ff fb2a 	bl	800417c <HAL_GetTick>
 8004b28:	0003      	movs	r3, r0
 8004b2a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b2c:	e008      	b.n	8004b40 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b2e:	f7ff fb25 	bl	800417c <HAL_GetTick>
 8004b32:	0002      	movs	r2, r0
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e1c6      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b40:	4b28      	ldr	r3, [pc, #160]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	2202      	movs	r2, #2
 8004b46:	4013      	ands	r3, r2
 8004b48:	d1f1      	bne.n	8004b2e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2204      	movs	r2, #4
 8004b50:	4013      	ands	r3, r2
 8004b52:	d100      	bne.n	8004b56 <HAL_RCC_OscConfig+0x29e>
 8004b54:	e0b4      	b.n	8004cc0 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b56:	201f      	movs	r0, #31
 8004b58:	183b      	adds	r3, r7, r0
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b5e:	4b21      	ldr	r3, [pc, #132]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b60:	69da      	ldr	r2, [r3, #28]
 8004b62:	2380      	movs	r3, #128	; 0x80
 8004b64:	055b      	lsls	r3, r3, #21
 8004b66:	4013      	ands	r3, r2
 8004b68:	d110      	bne.n	8004b8c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b6a:	4b1e      	ldr	r3, [pc, #120]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b6c:	69da      	ldr	r2, [r3, #28]
 8004b6e:	4b1d      	ldr	r3, [pc, #116]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b70:	2180      	movs	r1, #128	; 0x80
 8004b72:	0549      	lsls	r1, r1, #21
 8004b74:	430a      	orrs	r2, r1
 8004b76:	61da      	str	r2, [r3, #28]
 8004b78:	4b1a      	ldr	r3, [pc, #104]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004b7a:	69da      	ldr	r2, [r3, #28]
 8004b7c:	2380      	movs	r3, #128	; 0x80
 8004b7e:	055b      	lsls	r3, r3, #21
 8004b80:	4013      	ands	r3, r2
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004b86:	183b      	adds	r3, r7, r0
 8004b88:	2201      	movs	r2, #1
 8004b8a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b8c:	4b18      	ldr	r3, [pc, #96]	; (8004bf0 <HAL_RCC_OscConfig+0x338>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	2380      	movs	r3, #128	; 0x80
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	4013      	ands	r3, r2
 8004b96:	d11a      	bne.n	8004bce <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b98:	4b15      	ldr	r3, [pc, #84]	; (8004bf0 <HAL_RCC_OscConfig+0x338>)
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	4b14      	ldr	r3, [pc, #80]	; (8004bf0 <HAL_RCC_OscConfig+0x338>)
 8004b9e:	2180      	movs	r1, #128	; 0x80
 8004ba0:	0049      	lsls	r1, r1, #1
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ba6:	f7ff fae9 	bl	800417c <HAL_GetTick>
 8004baa:	0003      	movs	r3, r0
 8004bac:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bb0:	f7ff fae4 	bl	800417c <HAL_GetTick>
 8004bb4:	0002      	movs	r2, r0
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b64      	cmp	r3, #100	; 0x64
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e185      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bc2:	4b0b      	ldr	r3, [pc, #44]	; (8004bf0 <HAL_RCC_OscConfig+0x338>)
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	2380      	movs	r3, #128	; 0x80
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	4013      	ands	r3, r2
 8004bcc:	d0f0      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d10e      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x33c>
 8004bd6:	4b03      	ldr	r3, [pc, #12]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004bd8:	6a1a      	ldr	r2, [r3, #32]
 8004bda:	4b02      	ldr	r3, [pc, #8]	; (8004be4 <HAL_RCC_OscConfig+0x32c>)
 8004bdc:	2101      	movs	r1, #1
 8004bde:	430a      	orrs	r2, r1
 8004be0:	621a      	str	r2, [r3, #32]
 8004be2:	e035      	b.n	8004c50 <HAL_RCC_OscConfig+0x398>
 8004be4:	40021000 	.word	0x40021000
 8004be8:	fffeffff 	.word	0xfffeffff
 8004bec:	fffbffff 	.word	0xfffbffff
 8004bf0:	40007000 	.word	0x40007000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10c      	bne.n	8004c16 <HAL_RCC_OscConfig+0x35e>
 8004bfc:	4bb6      	ldr	r3, [pc, #728]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004bfe:	6a1a      	ldr	r2, [r3, #32]
 8004c00:	4bb5      	ldr	r3, [pc, #724]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c02:	2101      	movs	r1, #1
 8004c04:	438a      	bics	r2, r1
 8004c06:	621a      	str	r2, [r3, #32]
 8004c08:	4bb3      	ldr	r3, [pc, #716]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c0a:	6a1a      	ldr	r2, [r3, #32]
 8004c0c:	4bb2      	ldr	r3, [pc, #712]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c0e:	2104      	movs	r1, #4
 8004c10:	438a      	bics	r2, r1
 8004c12:	621a      	str	r2, [r3, #32]
 8004c14:	e01c      	b.n	8004c50 <HAL_RCC_OscConfig+0x398>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	2b05      	cmp	r3, #5
 8004c1c:	d10c      	bne.n	8004c38 <HAL_RCC_OscConfig+0x380>
 8004c1e:	4bae      	ldr	r3, [pc, #696]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c20:	6a1a      	ldr	r2, [r3, #32]
 8004c22:	4bad      	ldr	r3, [pc, #692]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c24:	2104      	movs	r1, #4
 8004c26:	430a      	orrs	r2, r1
 8004c28:	621a      	str	r2, [r3, #32]
 8004c2a:	4bab      	ldr	r3, [pc, #684]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c2c:	6a1a      	ldr	r2, [r3, #32]
 8004c2e:	4baa      	ldr	r3, [pc, #680]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c30:	2101      	movs	r1, #1
 8004c32:	430a      	orrs	r2, r1
 8004c34:	621a      	str	r2, [r3, #32]
 8004c36:	e00b      	b.n	8004c50 <HAL_RCC_OscConfig+0x398>
 8004c38:	4ba7      	ldr	r3, [pc, #668]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c3a:	6a1a      	ldr	r2, [r3, #32]
 8004c3c:	4ba6      	ldr	r3, [pc, #664]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c3e:	2101      	movs	r1, #1
 8004c40:	438a      	bics	r2, r1
 8004c42:	621a      	str	r2, [r3, #32]
 8004c44:	4ba4      	ldr	r3, [pc, #656]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c46:	6a1a      	ldr	r2, [r3, #32]
 8004c48:	4ba3      	ldr	r3, [pc, #652]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c4a:	2104      	movs	r1, #4
 8004c4c:	438a      	bics	r2, r1
 8004c4e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d014      	beq.n	8004c82 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c58:	f7ff fa90 	bl	800417c <HAL_GetTick>
 8004c5c:	0003      	movs	r3, r0
 8004c5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c60:	e009      	b.n	8004c76 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c62:	f7ff fa8b 	bl	800417c <HAL_GetTick>
 8004c66:	0002      	movs	r2, r0
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	4a9b      	ldr	r2, [pc, #620]	; (8004edc <HAL_RCC_OscConfig+0x624>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e12b      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c76:	4b98      	ldr	r3, [pc, #608]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	d0f0      	beq.n	8004c62 <HAL_RCC_OscConfig+0x3aa>
 8004c80:	e013      	b.n	8004caa <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c82:	f7ff fa7b 	bl	800417c <HAL_GetTick>
 8004c86:	0003      	movs	r3, r0
 8004c88:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c8a:	e009      	b.n	8004ca0 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c8c:	f7ff fa76 	bl	800417c <HAL_GetTick>
 8004c90:	0002      	movs	r2, r0
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	4a91      	ldr	r2, [pc, #580]	; (8004edc <HAL_RCC_OscConfig+0x624>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e116      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ca0:	4b8d      	ldr	r3, [pc, #564]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	2202      	movs	r2, #2
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d1f0      	bne.n	8004c8c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004caa:	231f      	movs	r3, #31
 8004cac:	18fb      	adds	r3, r7, r3
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d105      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cb4:	4b88      	ldr	r3, [pc, #544]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004cb6:	69da      	ldr	r2, [r3, #28]
 8004cb8:	4b87      	ldr	r3, [pc, #540]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004cba:	4989      	ldr	r1, [pc, #548]	; (8004ee0 <HAL_RCC_OscConfig+0x628>)
 8004cbc:	400a      	ands	r2, r1
 8004cbe:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2210      	movs	r2, #16
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	d063      	beq.n	8004d92 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d12a      	bne.n	8004d28 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004cd2:	4b81      	ldr	r3, [pc, #516]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004cd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cd6:	4b80      	ldr	r3, [pc, #512]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004cd8:	2104      	movs	r1, #4
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004cde:	4b7e      	ldr	r3, [pc, #504]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004ce0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ce2:	4b7d      	ldr	r3, [pc, #500]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004ce4:	2101      	movs	r1, #1
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cea:	f7ff fa47 	bl	800417c <HAL_GetTick>
 8004cee:	0003      	movs	r3, r0
 8004cf0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004cf4:	f7ff fa42 	bl	800417c <HAL_GetTick>
 8004cf8:	0002      	movs	r2, r0
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e0e3      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004d06:	4b74      	ldr	r3, [pc, #464]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	d0f1      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004d10:	4b71      	ldr	r3, [pc, #452]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d14:	22f8      	movs	r2, #248	; 0xf8
 8004d16:	4393      	bics	r3, r2
 8004d18:	0019      	movs	r1, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	00da      	lsls	r2, r3, #3
 8004d20:	4b6d      	ldr	r3, [pc, #436]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d22:	430a      	orrs	r2, r1
 8004d24:	635a      	str	r2, [r3, #52]	; 0x34
 8004d26:	e034      	b.n	8004d92 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	3305      	adds	r3, #5
 8004d2e:	d111      	bne.n	8004d54 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004d30:	4b69      	ldr	r3, [pc, #420]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d34:	4b68      	ldr	r3, [pc, #416]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d36:	2104      	movs	r1, #4
 8004d38:	438a      	bics	r2, r1
 8004d3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004d3c:	4b66      	ldr	r3, [pc, #408]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d40:	22f8      	movs	r2, #248	; 0xf8
 8004d42:	4393      	bics	r3, r2
 8004d44:	0019      	movs	r1, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	00da      	lsls	r2, r3, #3
 8004d4c:	4b62      	ldr	r3, [pc, #392]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	635a      	str	r2, [r3, #52]	; 0x34
 8004d52:	e01e      	b.n	8004d92 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004d54:	4b60      	ldr	r3, [pc, #384]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d58:	4b5f      	ldr	r3, [pc, #380]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d5a:	2104      	movs	r1, #4
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004d60:	4b5d      	ldr	r3, [pc, #372]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d64:	4b5c      	ldr	r3, [pc, #368]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d66:	2101      	movs	r1, #1
 8004d68:	438a      	bics	r2, r1
 8004d6a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d6c:	f7ff fa06 	bl	800417c <HAL_GetTick>
 8004d70:	0003      	movs	r3, r0
 8004d72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004d76:	f7ff fa01 	bl	800417c <HAL_GetTick>
 8004d7a:	0002      	movs	r2, r0
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e0a2      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004d88:	4b53      	ldr	r3, [pc, #332]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d8c:	2202      	movs	r2, #2
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d1f1      	bne.n	8004d76 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d100      	bne.n	8004d9c <HAL_RCC_OscConfig+0x4e4>
 8004d9a:	e097      	b.n	8004ecc <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d9c:	4b4e      	ldr	r3, [pc, #312]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	220c      	movs	r2, #12
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	d100      	bne.n	8004daa <HAL_RCC_OscConfig+0x4f2>
 8004da8:	e06b      	b.n	8004e82 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d14c      	bne.n	8004e4c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db2:	4b49      	ldr	r3, [pc, #292]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	4b48      	ldr	r3, [pc, #288]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004db8:	494a      	ldr	r1, [pc, #296]	; (8004ee4 <HAL_RCC_OscConfig+0x62c>)
 8004dba:	400a      	ands	r2, r1
 8004dbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbe:	f7ff f9dd 	bl	800417c <HAL_GetTick>
 8004dc2:	0003      	movs	r3, r0
 8004dc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dc8:	f7ff f9d8 	bl	800417c <HAL_GetTick>
 8004dcc:	0002      	movs	r2, r0
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e079      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dda:	4b3f      	ldr	r3, [pc, #252]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	2380      	movs	r3, #128	; 0x80
 8004de0:	049b      	lsls	r3, r3, #18
 8004de2:	4013      	ands	r3, r2
 8004de4:	d1f0      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004de6:	4b3c      	ldr	r3, [pc, #240]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dea:	220f      	movs	r2, #15
 8004dec:	4393      	bics	r3, r2
 8004dee:	0019      	movs	r1, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004df4:	4b38      	ldr	r3, [pc, #224]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004df6:	430a      	orrs	r2, r1
 8004df8:	62da      	str	r2, [r3, #44]	; 0x2c
 8004dfa:	4b37      	ldr	r3, [pc, #220]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	4a3a      	ldr	r2, [pc, #232]	; (8004ee8 <HAL_RCC_OscConfig+0x630>)
 8004e00:	4013      	ands	r3, r2
 8004e02:	0019      	movs	r1, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	431a      	orrs	r2, r3
 8004e0e:	4b32      	ldr	r3, [pc, #200]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e10:	430a      	orrs	r2, r1
 8004e12:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e14:	4b30      	ldr	r3, [pc, #192]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	4b2f      	ldr	r3, [pc, #188]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e1a:	2180      	movs	r1, #128	; 0x80
 8004e1c:	0449      	lsls	r1, r1, #17
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e22:	f7ff f9ab 	bl	800417c <HAL_GetTick>
 8004e26:	0003      	movs	r3, r0
 8004e28:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e2c:	f7ff f9a6 	bl	800417c <HAL_GetTick>
 8004e30:	0002      	movs	r2, r0
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e047      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e3e:	4b26      	ldr	r3, [pc, #152]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	2380      	movs	r3, #128	; 0x80
 8004e44:	049b      	lsls	r3, r3, #18
 8004e46:	4013      	ands	r3, r2
 8004e48:	d0f0      	beq.n	8004e2c <HAL_RCC_OscConfig+0x574>
 8004e4a:	e03f      	b.n	8004ecc <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4c:	4b22      	ldr	r3, [pc, #136]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	4b21      	ldr	r3, [pc, #132]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e52:	4924      	ldr	r1, [pc, #144]	; (8004ee4 <HAL_RCC_OscConfig+0x62c>)
 8004e54:	400a      	ands	r2, r1
 8004e56:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e58:	f7ff f990 	bl	800417c <HAL_GetTick>
 8004e5c:	0003      	movs	r3, r0
 8004e5e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e60:	e008      	b.n	8004e74 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e62:	f7ff f98b 	bl	800417c <HAL_GetTick>
 8004e66:	0002      	movs	r2, r0
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e02c      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e74:	4b18      	ldr	r3, [pc, #96]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	2380      	movs	r3, #128	; 0x80
 8004e7a:	049b      	lsls	r3, r3, #18
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	d1f0      	bne.n	8004e62 <HAL_RCC_OscConfig+0x5aa>
 8004e80:	e024      	b.n	8004ecc <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d101      	bne.n	8004e8e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e01f      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004e8e:	4b12      	ldr	r3, [pc, #72]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004e94:	4b10      	ldr	r3, [pc, #64]	; (8004ed8 <HAL_RCC_OscConfig+0x620>)
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	2380      	movs	r3, #128	; 0x80
 8004e9e:	025b      	lsls	r3, r3, #9
 8004ea0:	401a      	ands	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d10e      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	220f      	movs	r2, #15
 8004eae:	401a      	ands	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d107      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	23f0      	movs	r3, #240	; 0xf0
 8004ebc:	039b      	lsls	r3, r3, #14
 8004ebe:	401a      	ands	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d001      	beq.n	8004ecc <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e000      	b.n	8004ece <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	0018      	movs	r0, r3
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	b008      	add	sp, #32
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	46c0      	nop			; (mov r8, r8)
 8004ed8:	40021000 	.word	0x40021000
 8004edc:	00001388 	.word	0x00001388
 8004ee0:	efffffff 	.word	0xefffffff
 8004ee4:	feffffff 	.word	0xfeffffff
 8004ee8:	ffc2ffff 	.word	0xffc2ffff

08004eec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d101      	bne.n	8004f00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e0b3      	b.n	8005068 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f00:	4b5b      	ldr	r3, [pc, #364]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2201      	movs	r2, #1
 8004f06:	4013      	ands	r3, r2
 8004f08:	683a      	ldr	r2, [r7, #0]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d911      	bls.n	8004f32 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f0e:	4b58      	ldr	r3, [pc, #352]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2201      	movs	r2, #1
 8004f14:	4393      	bics	r3, r2
 8004f16:	0019      	movs	r1, r3
 8004f18:	4b55      	ldr	r3, [pc, #340]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f20:	4b53      	ldr	r3, [pc, #332]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2201      	movs	r2, #1
 8004f26:	4013      	ands	r3, r2
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d001      	beq.n	8004f32 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e09a      	b.n	8005068 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2202      	movs	r2, #2
 8004f38:	4013      	ands	r3, r2
 8004f3a:	d015      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2204      	movs	r2, #4
 8004f42:	4013      	ands	r3, r2
 8004f44:	d006      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004f46:	4b4b      	ldr	r3, [pc, #300]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	4b4a      	ldr	r3, [pc, #296]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004f4c:	21e0      	movs	r1, #224	; 0xe0
 8004f4e:	00c9      	lsls	r1, r1, #3
 8004f50:	430a      	orrs	r2, r1
 8004f52:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f54:	4b47      	ldr	r3, [pc, #284]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	22f0      	movs	r2, #240	; 0xf0
 8004f5a:	4393      	bics	r3, r2
 8004f5c:	0019      	movs	r1, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	689a      	ldr	r2, [r3, #8]
 8004f62:	4b44      	ldr	r3, [pc, #272]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004f64:	430a      	orrs	r2, r1
 8004f66:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	4013      	ands	r3, r2
 8004f70:	d040      	beq.n	8004ff4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d107      	bne.n	8004f8a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f7a:	4b3e      	ldr	r3, [pc, #248]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	2380      	movs	r3, #128	; 0x80
 8004f80:	029b      	lsls	r3, r3, #10
 8004f82:	4013      	ands	r3, r2
 8004f84:	d114      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e06e      	b.n	8005068 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d107      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f92:	4b38      	ldr	r3, [pc, #224]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	2380      	movs	r3, #128	; 0x80
 8004f98:	049b      	lsls	r3, r3, #18
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	d108      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e062      	b.n	8005068 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fa2:	4b34      	ldr	r3, [pc, #208]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	4013      	ands	r3, r2
 8004faa:	d101      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e05b      	b.n	8005068 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fb0:	4b30      	ldr	r3, [pc, #192]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2203      	movs	r2, #3
 8004fb6:	4393      	bics	r3, r2
 8004fb8:	0019      	movs	r1, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	4b2d      	ldr	r3, [pc, #180]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fc4:	f7ff f8da 	bl	800417c <HAL_GetTick>
 8004fc8:	0003      	movs	r3, r0
 8004fca:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fcc:	e009      	b.n	8004fe2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fce:	f7ff f8d5 	bl	800417c <HAL_GetTick>
 8004fd2:	0002      	movs	r2, r0
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	4a27      	ldr	r2, [pc, #156]	; (8005078 <HAL_RCC_ClockConfig+0x18c>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e042      	b.n	8005068 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fe2:	4b24      	ldr	r3, [pc, #144]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	220c      	movs	r2, #12
 8004fe8:	401a      	ands	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d1ec      	bne.n	8004fce <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ff4:	4b1e      	ldr	r3, [pc, #120]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d211      	bcs.n	8005026 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005002:	4b1b      	ldr	r3, [pc, #108]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2201      	movs	r2, #1
 8005008:	4393      	bics	r3, r2
 800500a:	0019      	movs	r1, r3
 800500c:	4b18      	ldr	r3, [pc, #96]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005014:	4b16      	ldr	r3, [pc, #88]	; (8005070 <HAL_RCC_ClockConfig+0x184>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2201      	movs	r2, #1
 800501a:	4013      	ands	r3, r2
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	429a      	cmp	r2, r3
 8005020:	d001      	beq.n	8005026 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e020      	b.n	8005068 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2204      	movs	r2, #4
 800502c:	4013      	ands	r3, r2
 800502e:	d009      	beq.n	8005044 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005030:	4b10      	ldr	r3, [pc, #64]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	4a11      	ldr	r2, [pc, #68]	; (800507c <HAL_RCC_ClockConfig+0x190>)
 8005036:	4013      	ands	r3, r2
 8005038:	0019      	movs	r1, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68da      	ldr	r2, [r3, #12]
 800503e:	4b0d      	ldr	r3, [pc, #52]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 8005040:	430a      	orrs	r2, r1
 8005042:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005044:	f000 f820 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 8005048:	0001      	movs	r1, r0
 800504a:	4b0a      	ldr	r3, [pc, #40]	; (8005074 <HAL_RCC_ClockConfig+0x188>)
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	091b      	lsrs	r3, r3, #4
 8005050:	220f      	movs	r2, #15
 8005052:	4013      	ands	r3, r2
 8005054:	4a0a      	ldr	r2, [pc, #40]	; (8005080 <HAL_RCC_ClockConfig+0x194>)
 8005056:	5cd3      	ldrb	r3, [r2, r3]
 8005058:	000a      	movs	r2, r1
 800505a:	40da      	lsrs	r2, r3
 800505c:	4b09      	ldr	r3, [pc, #36]	; (8005084 <HAL_RCC_ClockConfig+0x198>)
 800505e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005060:	2003      	movs	r0, #3
 8005062:	f7ff f845 	bl	80040f0 <HAL_InitTick>
  
  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	0018      	movs	r0, r3
 800506a:	46bd      	mov	sp, r7
 800506c:	b004      	add	sp, #16
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40022000 	.word	0x40022000
 8005074:	40021000 	.word	0x40021000
 8005078:	00001388 	.word	0x00001388
 800507c:	fffff8ff 	.word	0xfffff8ff
 8005080:	0800b6c0 	.word	0x0800b6c0
 8005084:	20000000 	.word	0x20000000

08005088 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005088:	b590      	push	{r4, r7, lr}
 800508a:	b08f      	sub	sp, #60	; 0x3c
 800508c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800508e:	2314      	movs	r3, #20
 8005090:	18fb      	adds	r3, r7, r3
 8005092:	4a2b      	ldr	r2, [pc, #172]	; (8005140 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005094:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005096:	c313      	stmia	r3!, {r0, r1, r4}
 8005098:	6812      	ldr	r2, [r2, #0]
 800509a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800509c:	1d3b      	adds	r3, r7, #4
 800509e:	4a29      	ldr	r2, [pc, #164]	; (8005144 <HAL_RCC_GetSysClockFreq+0xbc>)
 80050a0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80050a2:	c313      	stmia	r3!, {r0, r1, r4}
 80050a4:	6812      	ldr	r2, [r2, #0]
 80050a6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050ac:	2300      	movs	r3, #0
 80050ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80050b0:	2300      	movs	r3, #0
 80050b2:	637b      	str	r3, [r7, #52]	; 0x34
 80050b4:	2300      	movs	r3, #0
 80050b6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80050bc:	4b22      	ldr	r3, [pc, #136]	; (8005148 <HAL_RCC_GetSysClockFreq+0xc0>)
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050c4:	220c      	movs	r2, #12
 80050c6:	4013      	ands	r3, r2
 80050c8:	2b04      	cmp	r3, #4
 80050ca:	d002      	beq.n	80050d2 <HAL_RCC_GetSysClockFreq+0x4a>
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d003      	beq.n	80050d8 <HAL_RCC_GetSysClockFreq+0x50>
 80050d0:	e02d      	b.n	800512e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050d2:	4b1e      	ldr	r3, [pc, #120]	; (800514c <HAL_RCC_GetSysClockFreq+0xc4>)
 80050d4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80050d6:	e02d      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80050d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050da:	0c9b      	lsrs	r3, r3, #18
 80050dc:	220f      	movs	r2, #15
 80050de:	4013      	ands	r3, r2
 80050e0:	2214      	movs	r2, #20
 80050e2:	18ba      	adds	r2, r7, r2
 80050e4:	5cd3      	ldrb	r3, [r2, r3]
 80050e6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80050e8:	4b17      	ldr	r3, [pc, #92]	; (8005148 <HAL_RCC_GetSysClockFreq+0xc0>)
 80050ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ec:	220f      	movs	r2, #15
 80050ee:	4013      	ands	r3, r2
 80050f0:	1d3a      	adds	r2, r7, #4
 80050f2:	5cd3      	ldrb	r3, [r2, r3]
 80050f4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80050f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050f8:	2380      	movs	r3, #128	; 0x80
 80050fa:	025b      	lsls	r3, r3, #9
 80050fc:	4013      	ands	r3, r2
 80050fe:	d009      	beq.n	8005114 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005100:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005102:	4812      	ldr	r0, [pc, #72]	; (800514c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005104:	f7fb f81c 	bl	8000140 <__udivsi3>
 8005108:	0003      	movs	r3, r0
 800510a:	001a      	movs	r2, r3
 800510c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510e:	4353      	muls	r3, r2
 8005110:	637b      	str	r3, [r7, #52]	; 0x34
 8005112:	e009      	b.n	8005128 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005114:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005116:	000a      	movs	r2, r1
 8005118:	0152      	lsls	r2, r2, #5
 800511a:	1a52      	subs	r2, r2, r1
 800511c:	0193      	lsls	r3, r2, #6
 800511e:	1a9b      	subs	r3, r3, r2
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	185b      	adds	r3, r3, r1
 8005124:	021b      	lsls	r3, r3, #8
 8005126:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8005128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800512a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800512c:	e002      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800512e:	4b07      	ldr	r3, [pc, #28]	; (800514c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005130:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005132:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005136:	0018      	movs	r0, r3
 8005138:	46bd      	mov	sp, r7
 800513a:	b00f      	add	sp, #60	; 0x3c
 800513c:	bd90      	pop	{r4, r7, pc}
 800513e:	46c0      	nop			; (mov r8, r8)
 8005140:	0800b5a0 	.word	0x0800b5a0
 8005144:	0800b5b0 	.word	0x0800b5b0
 8005148:	40021000 	.word	0x40021000
 800514c:	007a1200 	.word	0x007a1200

08005150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005154:	4b02      	ldr	r3, [pc, #8]	; (8005160 <HAL_RCC_GetHCLKFreq+0x10>)
 8005156:	681b      	ldr	r3, [r3, #0]
}
 8005158:	0018      	movs	r0, r3
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	46c0      	nop			; (mov r8, r8)
 8005160:	20000000 	.word	0x20000000

08005164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005168:	f7ff fff2 	bl	8005150 <HAL_RCC_GetHCLKFreq>
 800516c:	0001      	movs	r1, r0
 800516e:	4b06      	ldr	r3, [pc, #24]	; (8005188 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	0a1b      	lsrs	r3, r3, #8
 8005174:	2207      	movs	r2, #7
 8005176:	4013      	ands	r3, r2
 8005178:	4a04      	ldr	r2, [pc, #16]	; (800518c <HAL_RCC_GetPCLK1Freq+0x28>)
 800517a:	5cd3      	ldrb	r3, [r2, r3]
 800517c:	40d9      	lsrs	r1, r3
 800517e:	000b      	movs	r3, r1
}    
 8005180:	0018      	movs	r0, r3
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	46c0      	nop			; (mov r8, r8)
 8005188:	40021000 	.word	0x40021000
 800518c:	0800b6d0 	.word	0x0800b6d0

08005190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005198:	2300      	movs	r3, #0
 800519a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	2380      	movs	r3, #128	; 0x80
 80051a6:	025b      	lsls	r3, r3, #9
 80051a8:	4013      	ands	r3, r2
 80051aa:	d100      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80051ac:	e08e      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80051ae:	2017      	movs	r0, #23
 80051b0:	183b      	adds	r3, r7, r0
 80051b2:	2200      	movs	r2, #0
 80051b4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051b6:	4b5f      	ldr	r3, [pc, #380]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80051b8:	69da      	ldr	r2, [r3, #28]
 80051ba:	2380      	movs	r3, #128	; 0x80
 80051bc:	055b      	lsls	r3, r3, #21
 80051be:	4013      	ands	r3, r2
 80051c0:	d110      	bne.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051c2:	4b5c      	ldr	r3, [pc, #368]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80051c4:	69da      	ldr	r2, [r3, #28]
 80051c6:	4b5b      	ldr	r3, [pc, #364]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80051c8:	2180      	movs	r1, #128	; 0x80
 80051ca:	0549      	lsls	r1, r1, #21
 80051cc:	430a      	orrs	r2, r1
 80051ce:	61da      	str	r2, [r3, #28]
 80051d0:	4b58      	ldr	r3, [pc, #352]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80051d2:	69da      	ldr	r2, [r3, #28]
 80051d4:	2380      	movs	r3, #128	; 0x80
 80051d6:	055b      	lsls	r3, r3, #21
 80051d8:	4013      	ands	r3, r2
 80051da:	60bb      	str	r3, [r7, #8]
 80051dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051de:	183b      	adds	r3, r7, r0
 80051e0:	2201      	movs	r2, #1
 80051e2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e4:	4b54      	ldr	r3, [pc, #336]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	2380      	movs	r3, #128	; 0x80
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	4013      	ands	r3, r2
 80051ee:	d11a      	bne.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051f0:	4b51      	ldr	r3, [pc, #324]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	4b50      	ldr	r3, [pc, #320]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051f6:	2180      	movs	r1, #128	; 0x80
 80051f8:	0049      	lsls	r1, r1, #1
 80051fa:	430a      	orrs	r2, r1
 80051fc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051fe:	f7fe ffbd 	bl	800417c <HAL_GetTick>
 8005202:	0003      	movs	r3, r0
 8005204:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005206:	e008      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005208:	f7fe ffb8 	bl	800417c <HAL_GetTick>
 800520c:	0002      	movs	r2, r0
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b64      	cmp	r3, #100	; 0x64
 8005214:	d901      	bls.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e087      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521a:	4b47      	ldr	r3, [pc, #284]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	2380      	movs	r3, #128	; 0x80
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	4013      	ands	r3, r2
 8005224:	d0f0      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005226:	4b43      	ldr	r3, [pc, #268]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005228:	6a1a      	ldr	r2, [r3, #32]
 800522a:	23c0      	movs	r3, #192	; 0xc0
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4013      	ands	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d034      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	23c0      	movs	r3, #192	; 0xc0
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4013      	ands	r3, r2
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	429a      	cmp	r2, r3
 8005246:	d02c      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005248:	4b3a      	ldr	r3, [pc, #232]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	4a3b      	ldr	r2, [pc, #236]	; (800533c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800524e:	4013      	ands	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005252:	4b38      	ldr	r3, [pc, #224]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005254:	6a1a      	ldr	r2, [r3, #32]
 8005256:	4b37      	ldr	r3, [pc, #220]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005258:	2180      	movs	r1, #128	; 0x80
 800525a:	0249      	lsls	r1, r1, #9
 800525c:	430a      	orrs	r2, r1
 800525e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005260:	4b34      	ldr	r3, [pc, #208]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005262:	6a1a      	ldr	r2, [r3, #32]
 8005264:	4b33      	ldr	r3, [pc, #204]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005266:	4936      	ldr	r1, [pc, #216]	; (8005340 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005268:	400a      	ands	r2, r1
 800526a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800526c:	4b31      	ldr	r3, [pc, #196]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2201      	movs	r2, #1
 8005276:	4013      	ands	r3, r2
 8005278:	d013      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800527a:	f7fe ff7f 	bl	800417c <HAL_GetTick>
 800527e:	0003      	movs	r3, r0
 8005280:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005282:	e009      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005284:	f7fe ff7a 	bl	800417c <HAL_GetTick>
 8005288:	0002      	movs	r2, r0
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	4a2d      	ldr	r2, [pc, #180]	; (8005344 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d901      	bls.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e048      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005298:	4b26      	ldr	r3, [pc, #152]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	2202      	movs	r2, #2
 800529e:	4013      	ands	r3, r2
 80052a0:	d0f0      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052a2:	4b24      	ldr	r3, [pc, #144]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	4a25      	ldr	r2, [pc, #148]	; (800533c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052a8:	4013      	ands	r3, r2
 80052aa:	0019      	movs	r1, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	4b20      	ldr	r3, [pc, #128]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80052b2:	430a      	orrs	r2, r1
 80052b4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80052b6:	2317      	movs	r3, #23
 80052b8:	18fb      	adds	r3, r7, r3
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d105      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052c0:	4b1c      	ldr	r3, [pc, #112]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	4b1b      	ldr	r3, [pc, #108]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80052c6:	4920      	ldr	r1, [pc, #128]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052c8:	400a      	ands	r2, r1
 80052ca:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2201      	movs	r2, #1
 80052d2:	4013      	ands	r3, r2
 80052d4:	d009      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052d6:	4b17      	ldr	r3, [pc, #92]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	2203      	movs	r2, #3
 80052dc:	4393      	bics	r3, r2
 80052de:	0019      	movs	r1, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	4b13      	ldr	r3, [pc, #76]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80052e6:	430a      	orrs	r2, r1
 80052e8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2220      	movs	r2, #32
 80052f0:	4013      	ands	r3, r2
 80052f2:	d009      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052f4:	4b0f      	ldr	r3, [pc, #60]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80052f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f8:	2210      	movs	r2, #16
 80052fa:	4393      	bics	r3, r2
 80052fc:	0019      	movs	r1, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68da      	ldr	r2, [r3, #12]
 8005302:	4b0c      	ldr	r3, [pc, #48]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005304:	430a      	orrs	r2, r1
 8005306:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	2380      	movs	r3, #128	; 0x80
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	4013      	ands	r3, r2
 8005312:	d009      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005314:	4b07      	ldr	r3, [pc, #28]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005318:	2240      	movs	r2, #64	; 0x40
 800531a:	4393      	bics	r3, r2
 800531c:	0019      	movs	r1, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	691a      	ldr	r2, [r3, #16]
 8005322:	4b04      	ldr	r3, [pc, #16]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8005324:	430a      	orrs	r2, r1
 8005326:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	0018      	movs	r0, r3
 800532c:	46bd      	mov	sp, r7
 800532e:	b006      	add	sp, #24
 8005330:	bd80      	pop	{r7, pc}
 8005332:	46c0      	nop			; (mov r8, r8)
 8005334:	40021000 	.word	0x40021000
 8005338:	40007000 	.word	0x40007000
 800533c:	fffffcff 	.word	0xfffffcff
 8005340:	fffeffff 	.word	0xfffeffff
 8005344:	00001388 	.word	0x00001388
 8005348:	efffffff 	.word	0xefffffff

0800534c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e0a8      	b.n	80054b0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	2b00      	cmp	r3, #0
 8005364:	d109      	bne.n	800537a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685a      	ldr	r2, [r3, #4]
 800536a:	2382      	movs	r3, #130	; 0x82
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	429a      	cmp	r2, r3
 8005370:	d009      	beq.n	8005386 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	61da      	str	r2, [r3, #28]
 8005378:	e005      	b.n	8005386 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	225d      	movs	r2, #93	; 0x5d
 8005390:	5c9b      	ldrb	r3, [r3, r2]
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b00      	cmp	r3, #0
 8005396:	d107      	bne.n	80053a8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	225c      	movs	r2, #92	; 0x5c
 800539c:	2100      	movs	r1, #0
 800539e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	0018      	movs	r0, r3
 80053a4:	f7fe fcf0 	bl	8003d88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	225d      	movs	r2, #93	; 0x5d
 80053ac:	2102      	movs	r1, #2
 80053ae:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2140      	movs	r1, #64	; 0x40
 80053bc:	438a      	bics	r2, r1
 80053be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	23e0      	movs	r3, #224	; 0xe0
 80053c6:	00db      	lsls	r3, r3, #3
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d902      	bls.n	80053d2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053cc:	2300      	movs	r3, #0
 80053ce:	60fb      	str	r3, [r7, #12]
 80053d0:	e002      	b.n	80053d8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053d2:	2380      	movs	r3, #128	; 0x80
 80053d4:	015b      	lsls	r3, r3, #5
 80053d6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	68da      	ldr	r2, [r3, #12]
 80053dc:	23f0      	movs	r3, #240	; 0xf0
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d008      	beq.n	80053f6 <HAL_SPI_Init+0xaa>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68da      	ldr	r2, [r3, #12]
 80053e8:	23e0      	movs	r3, #224	; 0xe0
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d002      	beq.n	80053f6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	2382      	movs	r3, #130	; 0x82
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	401a      	ands	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6899      	ldr	r1, [r3, #8]
 8005404:	2384      	movs	r3, #132	; 0x84
 8005406:	021b      	lsls	r3, r3, #8
 8005408:	400b      	ands	r3, r1
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	2102      	movs	r1, #2
 8005412:	400b      	ands	r3, r1
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	2101      	movs	r1, #1
 800541c:	400b      	ands	r3, r1
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6999      	ldr	r1, [r3, #24]
 8005424:	2380      	movs	r3, #128	; 0x80
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	400b      	ands	r3, r1
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	69db      	ldr	r3, [r3, #28]
 8005430:	2138      	movs	r1, #56	; 0x38
 8005432:	400b      	ands	r3, r1
 8005434:	431a      	orrs	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	2180      	movs	r1, #128	; 0x80
 800543c:	400b      	ands	r3, r1
 800543e:	431a      	orrs	r2, r3
 8005440:	0011      	movs	r1, r2
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005446:	2380      	movs	r3, #128	; 0x80
 8005448:	019b      	lsls	r3, r3, #6
 800544a:	401a      	ands	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	699b      	ldr	r3, [r3, #24]
 8005458:	0c1b      	lsrs	r3, r3, #16
 800545a:	2204      	movs	r2, #4
 800545c:	401a      	ands	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005462:	2110      	movs	r1, #16
 8005464:	400b      	ands	r3, r1
 8005466:	431a      	orrs	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800546c:	2108      	movs	r1, #8
 800546e:	400b      	ands	r3, r1
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68d9      	ldr	r1, [r3, #12]
 8005476:	23f0      	movs	r3, #240	; 0xf0
 8005478:	011b      	lsls	r3, r3, #4
 800547a:	400b      	ands	r3, r1
 800547c:	431a      	orrs	r2, r3
 800547e:	0011      	movs	r1, r2
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	2380      	movs	r3, #128	; 0x80
 8005484:	015b      	lsls	r3, r3, #5
 8005486:	401a      	ands	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	69da      	ldr	r2, [r3, #28]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4907      	ldr	r1, [pc, #28]	; (80054b8 <HAL_SPI_Init+0x16c>)
 800549c:	400a      	ands	r2, r1
 800549e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	225d      	movs	r2, #93	; 0x5d
 80054aa:	2101      	movs	r1, #1
 80054ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	0018      	movs	r0, r3
 80054b2:	46bd      	mov	sp, r7
 80054b4:	b004      	add	sp, #16
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	fffff7ff 	.word	0xfffff7ff

080054bc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b088      	sub	sp, #32
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	603b      	str	r3, [r7, #0]
 80054c8:	1dbb      	adds	r3, r7, #6
 80054ca:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054cc:	231f      	movs	r3, #31
 80054ce:	18fb      	adds	r3, r7, r3
 80054d0:	2200      	movs	r2, #0
 80054d2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	225c      	movs	r2, #92	; 0x5c
 80054d8:	5c9b      	ldrb	r3, [r3, r2]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d101      	bne.n	80054e2 <HAL_SPI_Transmit+0x26>
 80054de:	2302      	movs	r3, #2
 80054e0:	e140      	b.n	8005764 <HAL_SPI_Transmit+0x2a8>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	225c      	movs	r2, #92	; 0x5c
 80054e6:	2101      	movs	r1, #1
 80054e8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054ea:	f7fe fe47 	bl	800417c <HAL_GetTick>
 80054ee:	0003      	movs	r3, r0
 80054f0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80054f2:	2316      	movs	r3, #22
 80054f4:	18fb      	adds	r3, r7, r3
 80054f6:	1dba      	adds	r2, r7, #6
 80054f8:	8812      	ldrh	r2, [r2, #0]
 80054fa:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	225d      	movs	r2, #93	; 0x5d
 8005500:	5c9b      	ldrb	r3, [r3, r2]
 8005502:	b2db      	uxtb	r3, r3
 8005504:	2b01      	cmp	r3, #1
 8005506:	d004      	beq.n	8005512 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005508:	231f      	movs	r3, #31
 800550a:	18fb      	adds	r3, r7, r3
 800550c:	2202      	movs	r2, #2
 800550e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005510:	e11d      	b.n	800574e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d003      	beq.n	8005520 <HAL_SPI_Transmit+0x64>
 8005518:	1dbb      	adds	r3, r7, #6
 800551a:	881b      	ldrh	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d104      	bne.n	800552a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005520:	231f      	movs	r3, #31
 8005522:	18fb      	adds	r3, r7, r3
 8005524:	2201      	movs	r2, #1
 8005526:	701a      	strb	r2, [r3, #0]
    goto error;
 8005528:	e111      	b.n	800574e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	225d      	movs	r2, #93	; 0x5d
 800552e:	2103      	movs	r1, #3
 8005530:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	1dba      	adds	r2, r7, #6
 8005542:	8812      	ldrh	r2, [r2, #0]
 8005544:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	1dba      	adds	r2, r7, #6
 800554a:	8812      	ldrh	r2, [r2, #0]
 800554c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2244      	movs	r2, #68	; 0x44
 8005558:	2100      	movs	r1, #0
 800555a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2246      	movs	r2, #70	; 0x46
 8005560:	2100      	movs	r1, #0
 8005562:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	689a      	ldr	r2, [r3, #8]
 8005574:	2380      	movs	r3, #128	; 0x80
 8005576:	021b      	lsls	r3, r3, #8
 8005578:	429a      	cmp	r2, r3
 800557a:	d110      	bne.n	800559e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2140      	movs	r1, #64	; 0x40
 8005588:	438a      	bics	r2, r1
 800558a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2180      	movs	r1, #128	; 0x80
 8005598:	01c9      	lsls	r1, r1, #7
 800559a:	430a      	orrs	r2, r1
 800559c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2240      	movs	r2, #64	; 0x40
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b40      	cmp	r3, #64	; 0x40
 80055aa:	d007      	beq.n	80055bc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2140      	movs	r1, #64	; 0x40
 80055b8:	430a      	orrs	r2, r1
 80055ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	68da      	ldr	r2, [r3, #12]
 80055c0:	23e0      	movs	r3, #224	; 0xe0
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d94e      	bls.n	8005666 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d004      	beq.n	80055da <HAL_SPI_Transmit+0x11e>
 80055d0:	2316      	movs	r3, #22
 80055d2:	18fb      	adds	r3, r7, r3
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d13f      	bne.n	800565a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055de:	881a      	ldrh	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ea:	1c9a      	adds	r2, r3, #2
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055fe:	e02c      	b.n	800565a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	2202      	movs	r2, #2
 8005608:	4013      	ands	r3, r2
 800560a:	2b02      	cmp	r3, #2
 800560c:	d112      	bne.n	8005634 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005612:	881a      	ldrh	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561e:	1c9a      	adds	r2, r3, #2
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005632:	e012      	b.n	800565a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005634:	f7fe fda2 	bl	800417c <HAL_GetTick>
 8005638:	0002      	movs	r2, r0
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	429a      	cmp	r2, r3
 8005642:	d802      	bhi.n	800564a <HAL_SPI_Transmit+0x18e>
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	3301      	adds	r3, #1
 8005648:	d102      	bne.n	8005650 <HAL_SPI_Transmit+0x194>
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d104      	bne.n	800565a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8005650:	231f      	movs	r3, #31
 8005652:	18fb      	adds	r3, r7, r3
 8005654:	2203      	movs	r2, #3
 8005656:	701a      	strb	r2, [r3, #0]
          goto error;
 8005658:	e079      	b.n	800574e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800565e:	b29b      	uxth	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1cd      	bne.n	8005600 <HAL_SPI_Transmit+0x144>
 8005664:	e04f      	b.n	8005706 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d004      	beq.n	8005678 <HAL_SPI_Transmit+0x1bc>
 800566e:	2316      	movs	r3, #22
 8005670:	18fb      	adds	r3, r7, r3
 8005672:	881b      	ldrh	r3, [r3, #0]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d141      	bne.n	80056fc <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	330c      	adds	r3, #12
 8005682:	7812      	ldrb	r2, [r2, #0]
 8005684:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005694:	b29b      	uxth	r3, r3
 8005696:	3b01      	subs	r3, #1
 8005698:	b29a      	uxth	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800569e:	e02d      	b.n	80056fc <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	2202      	movs	r2, #2
 80056a8:	4013      	ands	r3, r2
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d113      	bne.n	80056d6 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	330c      	adds	r3, #12
 80056b8:	7812      	ldrb	r2, [r2, #0]
 80056ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	3b01      	subs	r3, #1
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056d4:	e012      	b.n	80056fc <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056d6:	f7fe fd51 	bl	800417c <HAL_GetTick>
 80056da:	0002      	movs	r2, r0
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d802      	bhi.n	80056ec <HAL_SPI_Transmit+0x230>
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	3301      	adds	r3, #1
 80056ea:	d102      	bne.n	80056f2 <HAL_SPI_Transmit+0x236>
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d104      	bne.n	80056fc <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80056f2:	231f      	movs	r3, #31
 80056f4:	18fb      	adds	r3, r7, r3
 80056f6:	2203      	movs	r2, #3
 80056f8:	701a      	strb	r2, [r3, #0]
          goto error;
 80056fa:	e028      	b.n	800574e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005700:	b29b      	uxth	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1cc      	bne.n	80056a0 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	6839      	ldr	r1, [r7, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	0018      	movs	r0, r3
 800570e:	f000 fcd9 	bl	80060c4 <SPI_EndRxTxTransaction>
 8005712:	1e03      	subs	r3, r0, #0
 8005714:	d002      	beq.n	800571c <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2220      	movs	r2, #32
 800571a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005724:	2300      	movs	r3, #0
 8005726:	613b      	str	r3, [r7, #16]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	613b      	str	r3, [r7, #16]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	613b      	str	r3, [r7, #16]
 8005738:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800573e:	2b00      	cmp	r3, #0
 8005740:	d004      	beq.n	800574c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8005742:	231f      	movs	r3, #31
 8005744:	18fb      	adds	r3, r7, r3
 8005746:	2201      	movs	r2, #1
 8005748:	701a      	strb	r2, [r3, #0]
 800574a:	e000      	b.n	800574e <HAL_SPI_Transmit+0x292>
  }

error:
 800574c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	225d      	movs	r2, #93	; 0x5d
 8005752:	2101      	movs	r1, #1
 8005754:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	225c      	movs	r2, #92	; 0x5c
 800575a:	2100      	movs	r1, #0
 800575c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800575e:	231f      	movs	r3, #31
 8005760:	18fb      	adds	r3, r7, r3
 8005762:	781b      	ldrb	r3, [r3, #0]
}
 8005764:	0018      	movs	r0, r3
 8005766:	46bd      	mov	sp, r7
 8005768:	b008      	add	sp, #32
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800576c:	b590      	push	{r4, r7, lr}
 800576e:	b089      	sub	sp, #36	; 0x24
 8005770:	af02      	add	r7, sp, #8
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	603b      	str	r3, [r7, #0]
 8005778:	1dbb      	adds	r3, r7, #6
 800577a:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800577c:	2317      	movs	r3, #23
 800577e:	18fb      	adds	r3, r7, r3
 8005780:	2200      	movs	r2, #0
 8005782:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	2382      	movs	r3, #130	; 0x82
 800578a:	005b      	lsls	r3, r3, #1
 800578c:	429a      	cmp	r2, r3
 800578e:	d113      	bne.n	80057b8 <HAL_SPI_Receive+0x4c>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d10f      	bne.n	80057b8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	225d      	movs	r2, #93	; 0x5d
 800579c:	2104      	movs	r1, #4
 800579e:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80057a0:	1dbb      	adds	r3, r7, #6
 80057a2:	881c      	ldrh	r4, [r3, #0]
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	0023      	movs	r3, r4
 80057b0:	f000 f928 	bl	8005a04 <HAL_SPI_TransmitReceive>
 80057b4:	0003      	movs	r3, r0
 80057b6:	e11c      	b.n	80059f2 <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	225c      	movs	r2, #92	; 0x5c
 80057bc:	5c9b      	ldrb	r3, [r3, r2]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d101      	bne.n	80057c6 <HAL_SPI_Receive+0x5a>
 80057c2:	2302      	movs	r3, #2
 80057c4:	e115      	b.n	80059f2 <HAL_SPI_Receive+0x286>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	225c      	movs	r2, #92	; 0x5c
 80057ca:	2101      	movs	r1, #1
 80057cc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057ce:	f7fe fcd5 	bl	800417c <HAL_GetTick>
 80057d2:	0003      	movs	r3, r0
 80057d4:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	225d      	movs	r2, #93	; 0x5d
 80057da:	5c9b      	ldrb	r3, [r3, r2]
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d004      	beq.n	80057ec <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 80057e2:	2317      	movs	r3, #23
 80057e4:	18fb      	adds	r3, r7, r3
 80057e6:	2202      	movs	r2, #2
 80057e8:	701a      	strb	r2, [r3, #0]
    goto error;
 80057ea:	e0f7      	b.n	80059dc <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d003      	beq.n	80057fa <HAL_SPI_Receive+0x8e>
 80057f2:	1dbb      	adds	r3, r7, #6
 80057f4:	881b      	ldrh	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d104      	bne.n	8005804 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 80057fa:	2317      	movs	r3, #23
 80057fc:	18fb      	adds	r3, r7, r3
 80057fe:	2201      	movs	r2, #1
 8005800:	701a      	strb	r2, [r3, #0]
    goto error;
 8005802:	e0eb      	b.n	80059dc <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	225d      	movs	r2, #93	; 0x5d
 8005808:	2104      	movs	r1, #4
 800580a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	1dba      	adds	r2, r7, #6
 800581c:	2144      	movs	r1, #68	; 0x44
 800581e:	8812      	ldrh	r2, [r2, #0]
 8005820:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	1dba      	adds	r2, r7, #6
 8005826:	2146      	movs	r1, #70	; 0x46
 8005828:	8812      	ldrh	r2, [r2, #0]
 800582a:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2200      	movs	r2, #0
 800583c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2200      	movs	r2, #0
 8005848:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	23e0      	movs	r3, #224	; 0xe0
 8005850:	00db      	lsls	r3, r3, #3
 8005852:	429a      	cmp	r2, r3
 8005854:	d908      	bls.n	8005868 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685a      	ldr	r2, [r3, #4]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4966      	ldr	r1, [pc, #408]	; (80059fc <HAL_SPI_Receive+0x290>)
 8005862:	400a      	ands	r2, r1
 8005864:	605a      	str	r2, [r3, #4]
 8005866:	e008      	b.n	800587a <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2180      	movs	r1, #128	; 0x80
 8005874:	0149      	lsls	r1, r1, #5
 8005876:	430a      	orrs	r2, r1
 8005878:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	2380      	movs	r3, #128	; 0x80
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	429a      	cmp	r2, r3
 8005884:	d10f      	bne.n	80058a6 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2140      	movs	r1, #64	; 0x40
 8005892:	438a      	bics	r2, r1
 8005894:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4957      	ldr	r1, [pc, #348]	; (8005a00 <HAL_SPI_Receive+0x294>)
 80058a2:	400a      	ands	r2, r1
 80058a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2240      	movs	r2, #64	; 0x40
 80058ae:	4013      	ands	r3, r2
 80058b0:	2b40      	cmp	r3, #64	; 0x40
 80058b2:	d007      	beq.n	80058c4 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2140      	movs	r1, #64	; 0x40
 80058c0:	430a      	orrs	r2, r1
 80058c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	23e0      	movs	r3, #224	; 0xe0
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d900      	bls.n	80058d2 <HAL_SPI_Receive+0x166>
 80058d0:	e069      	b.n	80059a6 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80058d2:	e031      	b.n	8005938 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	2201      	movs	r2, #1
 80058dc:	4013      	ands	r3, r2
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d117      	bne.n	8005912 <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	330c      	adds	r3, #12
 80058e8:	001a      	movs	r2, r3
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ee:	7812      	ldrb	r2, [r2, #0]
 80058f0:	b2d2      	uxtb	r2, r2
 80058f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2246      	movs	r2, #70	; 0x46
 8005902:	5a9b      	ldrh	r3, [r3, r2]
 8005904:	b29b      	uxth	r3, r3
 8005906:	3b01      	subs	r3, #1
 8005908:	b299      	uxth	r1, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2246      	movs	r2, #70	; 0x46
 800590e:	5299      	strh	r1, [r3, r2]
 8005910:	e012      	b.n	8005938 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005912:	f7fe fc33 	bl	800417c <HAL_GetTick>
 8005916:	0002      	movs	r2, r0
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	683a      	ldr	r2, [r7, #0]
 800591e:	429a      	cmp	r2, r3
 8005920:	d802      	bhi.n	8005928 <HAL_SPI_Receive+0x1bc>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	3301      	adds	r3, #1
 8005926:	d102      	bne.n	800592e <HAL_SPI_Receive+0x1c2>
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d104      	bne.n	8005938 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 800592e:	2317      	movs	r3, #23
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	2203      	movs	r2, #3
 8005934:	701a      	strb	r2, [r3, #0]
          goto error;
 8005936:	e051      	b.n	80059dc <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2246      	movs	r2, #70	; 0x46
 800593c:	5a9b      	ldrh	r3, [r3, r2]
 800593e:	b29b      	uxth	r3, r3
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1c7      	bne.n	80058d4 <HAL_SPI_Receive+0x168>
 8005944:	e035      	b.n	80059b2 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	2201      	movs	r2, #1
 800594e:	4013      	ands	r3, r2
 8005950:	2b01      	cmp	r3, #1
 8005952:	d115      	bne.n	8005980 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595e:	b292      	uxth	r2, r2
 8005960:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005966:	1c9a      	adds	r2, r3, #2
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2246      	movs	r2, #70	; 0x46
 8005970:	5a9b      	ldrh	r3, [r3, r2]
 8005972:	b29b      	uxth	r3, r3
 8005974:	3b01      	subs	r3, #1
 8005976:	b299      	uxth	r1, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2246      	movs	r2, #70	; 0x46
 800597c:	5299      	strh	r1, [r3, r2]
 800597e:	e012      	b.n	80059a6 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005980:	f7fe fbfc 	bl	800417c <HAL_GetTick>
 8005984:	0002      	movs	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	429a      	cmp	r2, r3
 800598e:	d802      	bhi.n	8005996 <HAL_SPI_Receive+0x22a>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	3301      	adds	r3, #1
 8005994:	d102      	bne.n	800599c <HAL_SPI_Receive+0x230>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d104      	bne.n	80059a6 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 800599c:	2317      	movs	r3, #23
 800599e:	18fb      	adds	r3, r7, r3
 80059a0:	2203      	movs	r2, #3
 80059a2:	701a      	strb	r2, [r3, #0]
          goto error;
 80059a4:	e01a      	b.n	80059dc <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2246      	movs	r2, #70	; 0x46
 80059aa:	5a9b      	ldrh	r3, [r3, r2]
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1c9      	bne.n	8005946 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	6839      	ldr	r1, [r7, #0]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	0018      	movs	r0, r3
 80059ba:	f000 fb25 	bl	8006008 <SPI_EndRxTransaction>
 80059be:	1e03      	subs	r3, r0, #0
 80059c0:	d002      	beq.n	80059c8 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2220      	movs	r2, #32
 80059c6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d004      	beq.n	80059da <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 80059d0:	2317      	movs	r3, #23
 80059d2:	18fb      	adds	r3, r7, r3
 80059d4:	2201      	movs	r2, #1
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	e000      	b.n	80059dc <HAL_SPI_Receive+0x270>
  }

error :
 80059da:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	225d      	movs	r2, #93	; 0x5d
 80059e0:	2101      	movs	r1, #1
 80059e2:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	225c      	movs	r2, #92	; 0x5c
 80059e8:	2100      	movs	r1, #0
 80059ea:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80059ec:	2317      	movs	r3, #23
 80059ee:	18fb      	adds	r3, r7, r3
 80059f0:	781b      	ldrb	r3, [r3, #0]
}
 80059f2:	0018      	movs	r0, r3
 80059f4:	46bd      	mov	sp, r7
 80059f6:	b007      	add	sp, #28
 80059f8:	bd90      	pop	{r4, r7, pc}
 80059fa:	46c0      	nop			; (mov r8, r8)
 80059fc:	ffffefff 	.word	0xffffefff
 8005a00:	ffffbfff 	.word	0xffffbfff

08005a04 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b08a      	sub	sp, #40	; 0x28
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
 8005a10:	001a      	movs	r2, r3
 8005a12:	1cbb      	adds	r3, r7, #2
 8005a14:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a16:	2301      	movs	r3, #1
 8005a18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a1a:	2323      	movs	r3, #35	; 0x23
 8005a1c:	18fb      	adds	r3, r7, r3
 8005a1e:	2200      	movs	r2, #0
 8005a20:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	225c      	movs	r2, #92	; 0x5c
 8005a26:	5c9b      	ldrb	r3, [r3, r2]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_SPI_TransmitReceive+0x2c>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e1b5      	b.n	8005d9c <HAL_SPI_TransmitReceive+0x398>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	225c      	movs	r2, #92	; 0x5c
 8005a34:	2101      	movs	r1, #1
 8005a36:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a38:	f7fe fba0 	bl	800417c <HAL_GetTick>
 8005a3c:	0003      	movs	r3, r0
 8005a3e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a40:	201b      	movs	r0, #27
 8005a42:	183b      	adds	r3, r7, r0
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	215d      	movs	r1, #93	; 0x5d
 8005a48:	5c52      	ldrb	r2, [r2, r1]
 8005a4a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005a52:	2312      	movs	r3, #18
 8005a54:	18fb      	adds	r3, r7, r3
 8005a56:	1cba      	adds	r2, r7, #2
 8005a58:	8812      	ldrh	r2, [r2, #0]
 8005a5a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a5c:	183b      	adds	r3, r7, r0
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d011      	beq.n	8005a88 <HAL_SPI_TransmitReceive+0x84>
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	2382      	movs	r3, #130	; 0x82
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d107      	bne.n	8005a7e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d103      	bne.n	8005a7e <HAL_SPI_TransmitReceive+0x7a>
 8005a76:	183b      	adds	r3, r7, r0
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	2b04      	cmp	r3, #4
 8005a7c:	d004      	beq.n	8005a88 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8005a7e:	2323      	movs	r3, #35	; 0x23
 8005a80:	18fb      	adds	r3, r7, r3
 8005a82:	2202      	movs	r2, #2
 8005a84:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a86:	e17e      	b.n	8005d86 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d006      	beq.n	8005a9c <HAL_SPI_TransmitReceive+0x98>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d003      	beq.n	8005a9c <HAL_SPI_TransmitReceive+0x98>
 8005a94:	1cbb      	adds	r3, r7, #2
 8005a96:	881b      	ldrh	r3, [r3, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d104      	bne.n	8005aa6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8005a9c:	2323      	movs	r3, #35	; 0x23
 8005a9e:	18fb      	adds	r3, r7, r3
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	701a      	strb	r2, [r3, #0]
    goto error;
 8005aa4:	e16f      	b.n	8005d86 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	225d      	movs	r2, #93	; 0x5d
 8005aaa:	5c9b      	ldrb	r3, [r3, r2]
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b04      	cmp	r3, #4
 8005ab0:	d003      	beq.n	8005aba <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	225d      	movs	r2, #93	; 0x5d
 8005ab6:	2105      	movs	r1, #5
 8005ab8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	1cba      	adds	r2, r7, #2
 8005aca:	2146      	movs	r1, #70	; 0x46
 8005acc:	8812      	ldrh	r2, [r2, #0]
 8005ace:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	1cba      	adds	r2, r7, #2
 8005ad4:	2144      	movs	r1, #68	; 0x44
 8005ad6:	8812      	ldrh	r2, [r2, #0]
 8005ad8:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	1cba      	adds	r2, r7, #2
 8005ae4:	8812      	ldrh	r2, [r2, #0]
 8005ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	1cba      	adds	r2, r7, #2
 8005aec:	8812      	ldrh	r2, [r2, #0]
 8005aee:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	68da      	ldr	r2, [r3, #12]
 8005b00:	23e0      	movs	r3, #224	; 0xe0
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d908      	bls.n	8005b1a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	49a4      	ldr	r1, [pc, #656]	; (8005da4 <HAL_SPI_TransmitReceive+0x3a0>)
 8005b14:	400a      	ands	r2, r1
 8005b16:	605a      	str	r2, [r3, #4]
 8005b18:	e008      	b.n	8005b2c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2180      	movs	r1, #128	; 0x80
 8005b26:	0149      	lsls	r1, r1, #5
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2240      	movs	r2, #64	; 0x40
 8005b34:	4013      	ands	r3, r2
 8005b36:	2b40      	cmp	r3, #64	; 0x40
 8005b38:	d007      	beq.n	8005b4a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2140      	movs	r1, #64	; 0x40
 8005b46:	430a      	orrs	r2, r1
 8005b48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	23e0      	movs	r3, #224	; 0xe0
 8005b50:	00db      	lsls	r3, r3, #3
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d800      	bhi.n	8005b58 <HAL_SPI_TransmitReceive+0x154>
 8005b56:	e07f      	b.n	8005c58 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d005      	beq.n	8005b6c <HAL_SPI_TransmitReceive+0x168>
 8005b60:	2312      	movs	r3, #18
 8005b62:	18fb      	adds	r3, r7, r3
 8005b64:	881b      	ldrh	r3, [r3, #0]
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d000      	beq.n	8005b6c <HAL_SPI_TransmitReceive+0x168>
 8005b6a:	e069      	b.n	8005c40 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b70:	881a      	ldrh	r2, [r3, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7c:	1c9a      	adds	r2, r3, #2
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b90:	e056      	b.n	8005c40 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	2202      	movs	r2, #2
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d11b      	bne.n	8005bd8 <HAL_SPI_TransmitReceive+0x1d4>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d016      	beq.n	8005bd8 <HAL_SPI_TransmitReceive+0x1d4>
 8005baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d113      	bne.n	8005bd8 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb4:	881a      	ldrh	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc0:	1c9a      	adds	r2, r3, #2
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	2201      	movs	r2, #1
 8005be0:	4013      	ands	r3, r2
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d11c      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x21c>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2246      	movs	r2, #70	; 0x46
 8005bea:	5a9b      	ldrh	r3, [r3, r2]
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d016      	beq.n	8005c20 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68da      	ldr	r2, [r3, #12]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfc:	b292      	uxth	r2, r2
 8005bfe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c04:	1c9a      	adds	r2, r3, #2
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2246      	movs	r2, #70	; 0x46
 8005c0e:	5a9b      	ldrh	r3, [r3, r2]
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b299      	uxth	r1, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2246      	movs	r2, #70	; 0x46
 8005c1a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c20:	f7fe faac 	bl	800417c <HAL_GetTick>
 8005c24:	0002      	movs	r2, r0
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d807      	bhi.n	8005c40 <HAL_SPI_TransmitReceive+0x23c>
 8005c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c32:	3301      	adds	r3, #1
 8005c34:	d004      	beq.n	8005c40 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8005c36:	2323      	movs	r3, #35	; 0x23
 8005c38:	18fb      	adds	r3, r7, r3
 8005c3a:	2203      	movs	r2, #3
 8005c3c:	701a      	strb	r2, [r3, #0]
        goto error;
 8005c3e:	e0a2      	b.n	8005d86 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1a3      	bne.n	8005b92 <HAL_SPI_TransmitReceive+0x18e>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2246      	movs	r2, #70	; 0x46
 8005c4e:	5a9b      	ldrh	r3, [r3, r2]
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d19d      	bne.n	8005b92 <HAL_SPI_TransmitReceive+0x18e>
 8005c56:	e085      	b.n	8005d64 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d005      	beq.n	8005c6c <HAL_SPI_TransmitReceive+0x268>
 8005c60:	2312      	movs	r3, #18
 8005c62:	18fb      	adds	r3, r7, r3
 8005c64:	881b      	ldrh	r3, [r3, #0]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d000      	beq.n	8005c6c <HAL_SPI_TransmitReceive+0x268>
 8005c6a:	e070      	b.n	8005d4e <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	330c      	adds	r3, #12
 8005c76:	7812      	ldrb	r2, [r2, #0]
 8005c78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7e:	1c5a      	adds	r2, r3, #1
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c92:	e05c      	b.n	8005d4e <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d11c      	bne.n	8005cdc <HAL_SPI_TransmitReceive+0x2d8>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d017      	beq.n	8005cdc <HAL_SPI_TransmitReceive+0x2d8>
 8005cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d114      	bne.n	8005cdc <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	330c      	adds	r3, #12
 8005cbc:	7812      	ldrb	r2, [r2, #0]
 8005cbe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc4:	1c5a      	adds	r2, r3, #1
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d11e      	bne.n	8005d28 <HAL_SPI_TransmitReceive+0x324>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2246      	movs	r2, #70	; 0x46
 8005cee:	5a9b      	ldrh	r3, [r3, r2]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d018      	beq.n	8005d28 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	330c      	adds	r3, #12
 8005cfc:	001a      	movs	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	7812      	ldrb	r2, [r2, #0]
 8005d04:	b2d2      	uxtb	r2, r2
 8005d06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2246      	movs	r2, #70	; 0x46
 8005d16:	5a9b      	ldrh	r3, [r3, r2]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	b299      	uxth	r1, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2246      	movs	r2, #70	; 0x46
 8005d22:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d24:	2301      	movs	r3, #1
 8005d26:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d28:	f7fe fa28 	bl	800417c <HAL_GetTick>
 8005d2c:	0002      	movs	r2, r0
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d802      	bhi.n	8005d3e <HAL_SPI_TransmitReceive+0x33a>
 8005d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	d102      	bne.n	8005d44 <HAL_SPI_TransmitReceive+0x340>
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d104      	bne.n	8005d4e <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8005d44:	2323      	movs	r3, #35	; 0x23
 8005d46:	18fb      	adds	r3, r7, r3
 8005d48:	2203      	movs	r2, #3
 8005d4a:	701a      	strb	r2, [r3, #0]
        goto error;
 8005d4c:	e01b      	b.n	8005d86 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d19d      	bne.n	8005c94 <HAL_SPI_TransmitReceive+0x290>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2246      	movs	r2, #70	; 0x46
 8005d5c:	5a9b      	ldrh	r3, [r3, r2]
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d197      	bne.n	8005c94 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d64:	69fa      	ldr	r2, [r7, #28]
 8005d66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	0018      	movs	r0, r3
 8005d6c:	f000 f9aa 	bl	80060c4 <SPI_EndRxTxTransaction>
 8005d70:	1e03      	subs	r3, r0, #0
 8005d72:	d007      	beq.n	8005d84 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8005d74:	2323      	movs	r3, #35	; 0x23
 8005d76:	18fb      	adds	r3, r7, r3
 8005d78:	2201      	movs	r2, #1
 8005d7a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2220      	movs	r2, #32
 8005d80:	661a      	str	r2, [r3, #96]	; 0x60
 8005d82:	e000      	b.n	8005d86 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8005d84:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	225d      	movs	r2, #93	; 0x5d
 8005d8a:	2101      	movs	r1, #1
 8005d8c:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	225c      	movs	r2, #92	; 0x5c
 8005d92:	2100      	movs	r1, #0
 8005d94:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005d96:	2323      	movs	r3, #35	; 0x23
 8005d98:	18fb      	adds	r3, r7, r3
 8005d9a:	781b      	ldrb	r3, [r3, #0]
}
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	b00a      	add	sp, #40	; 0x28
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	ffffefff 	.word	0xffffefff

08005da8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b088      	sub	sp, #32
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	603b      	str	r3, [r7, #0]
 8005db4:	1dfb      	adds	r3, r7, #7
 8005db6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005db8:	f7fe f9e0 	bl	800417c <HAL_GetTick>
 8005dbc:	0002      	movs	r2, r0
 8005dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc0:	1a9b      	subs	r3, r3, r2
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	18d3      	adds	r3, r2, r3
 8005dc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005dc8:	f7fe f9d8 	bl	800417c <HAL_GetTick>
 8005dcc:	0003      	movs	r3, r0
 8005dce:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005dd0:	4b3a      	ldr	r3, [pc, #232]	; (8005ebc <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	015b      	lsls	r3, r3, #5
 8005dd6:	0d1b      	lsrs	r3, r3, #20
 8005dd8:	69fa      	ldr	r2, [r7, #28]
 8005dda:	4353      	muls	r3, r2
 8005ddc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dde:	e058      	b.n	8005e92 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	3301      	adds	r3, #1
 8005de4:	d055      	beq.n	8005e92 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005de6:	f7fe f9c9 	bl	800417c <HAL_GetTick>
 8005dea:	0002      	movs	r2, r0
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	69fa      	ldr	r2, [r7, #28]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d902      	bls.n	8005dfc <SPI_WaitFlagStateUntilTimeout+0x54>
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d142      	bne.n	8005e82 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	21e0      	movs	r1, #224	; 0xe0
 8005e08:	438a      	bics	r2, r1
 8005e0a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	2382      	movs	r3, #130	; 0x82
 8005e12:	005b      	lsls	r3, r3, #1
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d113      	bne.n	8005e40 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	689a      	ldr	r2, [r3, #8]
 8005e1c:	2380      	movs	r3, #128	; 0x80
 8005e1e:	021b      	lsls	r3, r3, #8
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d005      	beq.n	8005e30 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	689a      	ldr	r2, [r3, #8]
 8005e28:	2380      	movs	r3, #128	; 0x80
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d107      	bne.n	8005e40 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2140      	movs	r1, #64	; 0x40
 8005e3c:	438a      	bics	r2, r1
 8005e3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e44:	2380      	movs	r3, #128	; 0x80
 8005e46:	019b      	lsls	r3, r3, #6
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d110      	bne.n	8005e6e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	491a      	ldr	r1, [pc, #104]	; (8005ec0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005e58:	400a      	ands	r2, r1
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2180      	movs	r1, #128	; 0x80
 8005e68:	0189      	lsls	r1, r1, #6
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	225d      	movs	r2, #93	; 0x5d
 8005e72:	2101      	movs	r1, #1
 8005e74:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	225c      	movs	r2, #92	; 0x5c
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e017      	b.n	8005eb2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d101      	bne.n	8005e8c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	68ba      	ldr	r2, [r7, #8]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	425a      	negs	r2, r3
 8005ea2:	4153      	adcs	r3, r2
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	001a      	movs	r2, r3
 8005ea8:	1dfb      	adds	r3, r7, #7
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d197      	bne.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	0018      	movs	r0, r3
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	b008      	add	sp, #32
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	46c0      	nop			; (mov r8, r8)
 8005ebc:	20000000 	.word	0x20000000
 8005ec0:	ffffdfff 	.word	0xffffdfff

08005ec4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b08a      	sub	sp, #40	; 0x28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
 8005ed0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005ed2:	2317      	movs	r3, #23
 8005ed4:	18fb      	adds	r3, r7, r3
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005eda:	f7fe f94f 	bl	800417c <HAL_GetTick>
 8005ede:	0002      	movs	r2, r0
 8005ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee2:	1a9b      	subs	r3, r3, r2
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	18d3      	adds	r3, r2, r3
 8005ee8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005eea:	f7fe f947 	bl	800417c <HAL_GetTick>
 8005eee:	0003      	movs	r3, r0
 8005ef0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	330c      	adds	r3, #12
 8005ef8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005efa:	4b41      	ldr	r3, [pc, #260]	; (8006000 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	0013      	movs	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	189b      	adds	r3, r3, r2
 8005f04:	00da      	lsls	r2, r3, #3
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	0d1b      	lsrs	r3, r3, #20
 8005f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f0c:	4353      	muls	r3, r2
 8005f0e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005f10:	e068      	b.n	8005fe4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	23c0      	movs	r3, #192	; 0xc0
 8005f16:	00db      	lsls	r3, r3, #3
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d10a      	bne.n	8005f32 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d107      	bne.n	8005f32 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	2117      	movs	r1, #23
 8005f2a:	187b      	adds	r3, r7, r1
 8005f2c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005f2e:	187b      	adds	r3, r7, r1
 8005f30:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	3301      	adds	r3, #1
 8005f36:	d055      	beq.n	8005fe4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f38:	f7fe f920 	bl	800417c <HAL_GetTick>
 8005f3c:	0002      	movs	r2, r0
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d902      	bls.n	8005f4e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8005f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d142      	bne.n	8005fd4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	21e0      	movs	r1, #224	; 0xe0
 8005f5a:	438a      	bics	r2, r1
 8005f5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	2382      	movs	r3, #130	; 0x82
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d113      	bne.n	8005f92 <SPI_WaitFifoStateUntilTimeout+0xce>
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	689a      	ldr	r2, [r3, #8]
 8005f6e:	2380      	movs	r3, #128	; 0x80
 8005f70:	021b      	lsls	r3, r3, #8
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d005      	beq.n	8005f82 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	689a      	ldr	r2, [r3, #8]
 8005f7a:	2380      	movs	r3, #128	; 0x80
 8005f7c:	00db      	lsls	r3, r3, #3
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d107      	bne.n	8005f92 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2140      	movs	r1, #64	; 0x40
 8005f8e:	438a      	bics	r2, r1
 8005f90:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f96:	2380      	movs	r3, #128	; 0x80
 8005f98:	019b      	lsls	r3, r3, #6
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d110      	bne.n	8005fc0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4916      	ldr	r1, [pc, #88]	; (8006004 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8005faa:	400a      	ands	r2, r1
 8005fac:	601a      	str	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2180      	movs	r1, #128	; 0x80
 8005fba:	0189      	lsls	r1, r1, #6
 8005fbc:	430a      	orrs	r2, r1
 8005fbe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	225d      	movs	r2, #93	; 0x5d
 8005fc4:	2101      	movs	r1, #1
 8005fc6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	225c      	movs	r2, #92	; 0x5c
 8005fcc:	2100      	movs	r1, #0
 8005fce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e010      	b.n	8005ff6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	4013      	ands	r3, r2
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d18e      	bne.n	8005f12 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	0018      	movs	r0, r3
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	b00a      	add	sp, #40	; 0x28
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	46c0      	nop			; (mov r8, r8)
 8006000:	20000000 	.word	0x20000000
 8006004:	ffffdfff 	.word	0xffffdfff

08006008 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af02      	add	r7, sp, #8
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	2382      	movs	r3, #130	; 0x82
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	429a      	cmp	r2, r3
 800601e:	d113      	bne.n	8006048 <SPI_EndRxTransaction+0x40>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	2380      	movs	r3, #128	; 0x80
 8006026:	021b      	lsls	r3, r3, #8
 8006028:	429a      	cmp	r2, r3
 800602a:	d005      	beq.n	8006038 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	2380      	movs	r3, #128	; 0x80
 8006032:	00db      	lsls	r3, r3, #3
 8006034:	429a      	cmp	r2, r3
 8006036:	d107      	bne.n	8006048 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2140      	movs	r1, #64	; 0x40
 8006044:	438a      	bics	r2, r1
 8006046:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006048:	68ba      	ldr	r2, [r7, #8]
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	0013      	movs	r3, r2
 8006052:	2200      	movs	r2, #0
 8006054:	2180      	movs	r1, #128	; 0x80
 8006056:	f7ff fea7 	bl	8005da8 <SPI_WaitFlagStateUntilTimeout>
 800605a:	1e03      	subs	r3, r0, #0
 800605c:	d007      	beq.n	800606e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006062:	2220      	movs	r2, #32
 8006064:	431a      	orrs	r2, r3
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e026      	b.n	80060bc <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	2382      	movs	r3, #130	; 0x82
 8006074:	005b      	lsls	r3, r3, #1
 8006076:	429a      	cmp	r2, r3
 8006078:	d11f      	bne.n	80060ba <SPI_EndRxTransaction+0xb2>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	689a      	ldr	r2, [r3, #8]
 800607e:	2380      	movs	r3, #128	; 0x80
 8006080:	021b      	lsls	r3, r3, #8
 8006082:	429a      	cmp	r2, r3
 8006084:	d005      	beq.n	8006092 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689a      	ldr	r2, [r3, #8]
 800608a:	2380      	movs	r3, #128	; 0x80
 800608c:	00db      	lsls	r3, r3, #3
 800608e:	429a      	cmp	r2, r3
 8006090:	d113      	bne.n	80060ba <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	23c0      	movs	r3, #192	; 0xc0
 8006096:	00d9      	lsls	r1, r3, #3
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	0013      	movs	r3, r2
 80060a0:	2200      	movs	r2, #0
 80060a2:	f7ff ff0f 	bl	8005ec4 <SPI_WaitFifoStateUntilTimeout>
 80060a6:	1e03      	subs	r3, r0, #0
 80060a8:	d007      	beq.n	80060ba <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060ae:	2220      	movs	r2, #32
 80060b0:	431a      	orrs	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e000      	b.n	80060bc <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	0018      	movs	r0, r3
 80060be:	46bd      	mov	sp, r7
 80060c0:	b004      	add	sp, #16
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af02      	add	r7, sp, #8
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	23c0      	movs	r3, #192	; 0xc0
 80060d4:	0159      	lsls	r1, r3, #5
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	0013      	movs	r3, r2
 80060de:	2200      	movs	r2, #0
 80060e0:	f7ff fef0 	bl	8005ec4 <SPI_WaitFifoStateUntilTimeout>
 80060e4:	1e03      	subs	r3, r0, #0
 80060e6:	d007      	beq.n	80060f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060ec:	2220      	movs	r2, #32
 80060ee:	431a      	orrs	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e027      	b.n	8006148 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	0013      	movs	r3, r2
 8006102:	2200      	movs	r2, #0
 8006104:	2180      	movs	r1, #128	; 0x80
 8006106:	f7ff fe4f 	bl	8005da8 <SPI_WaitFlagStateUntilTimeout>
 800610a:	1e03      	subs	r3, r0, #0
 800610c:	d007      	beq.n	800611e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006112:	2220      	movs	r2, #32
 8006114:	431a      	orrs	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e014      	b.n	8006148 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800611e:	68ba      	ldr	r2, [r7, #8]
 8006120:	23c0      	movs	r3, #192	; 0xc0
 8006122:	00d9      	lsls	r1, r3, #3
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	0013      	movs	r3, r2
 800612c:	2200      	movs	r2, #0
 800612e:	f7ff fec9 	bl	8005ec4 <SPI_WaitFifoStateUntilTimeout>
 8006132:	1e03      	subs	r3, r0, #0
 8006134:	d007      	beq.n	8006146 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800613a:	2220      	movs	r2, #32
 800613c:	431a      	orrs	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e000      	b.n	8006148 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	0018      	movs	r0, r3
 800614a:	46bd      	mov	sp, r7
 800614c:	b004      	add	sp, #16
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e044      	b.n	80061ec <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006166:	2b00      	cmp	r3, #0
 8006168:	d107      	bne.n	800617a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2274      	movs	r2, #116	; 0x74
 800616e:	2100      	movs	r1, #0
 8006170:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	0018      	movs	r0, r3
 8006176:	f7fd fe55 	bl	8003e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2224      	movs	r2, #36	; 0x24
 800617e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2101      	movs	r1, #1
 800618c:	438a      	bics	r2, r1
 800618e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	0018      	movs	r0, r3
 8006194:	f000 f8da 	bl	800634c <UART_SetConfig>
 8006198:	0003      	movs	r3, r0
 800619a:	2b01      	cmp	r3, #1
 800619c:	d101      	bne.n	80061a2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e024      	b.n	80061ec <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d003      	beq.n	80061b2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	0018      	movs	r0, r3
 80061ae:	f000 fa0d 	bl	80065cc <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	490d      	ldr	r1, [pc, #52]	; (80061f4 <HAL_UART_Init+0xa4>)
 80061be:	400a      	ands	r2, r1
 80061c0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689a      	ldr	r2, [r3, #8]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	212a      	movs	r1, #42	; 0x2a
 80061ce:	438a      	bics	r2, r1
 80061d0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2101      	movs	r1, #1
 80061de:	430a      	orrs	r2, r1
 80061e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	0018      	movs	r0, r3
 80061e6:	f000 faa5 	bl	8006734 <UART_CheckIdleState>
 80061ea:	0003      	movs	r3, r0
}
 80061ec:	0018      	movs	r0, r3
 80061ee:	46bd      	mov	sp, r7
 80061f0:	b002      	add	sp, #8
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	ffffb7ff 	.word	0xffffb7ff

080061f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b08a      	sub	sp, #40	; 0x28
 80061fc:	af02      	add	r7, sp, #8
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	603b      	str	r3, [r7, #0]
 8006204:	1dbb      	adds	r3, r7, #6
 8006206:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800620c:	2b20      	cmp	r3, #32
 800620e:	d000      	beq.n	8006212 <HAL_UART_Transmit+0x1a>
 8006210:	e096      	b.n	8006340 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d003      	beq.n	8006220 <HAL_UART_Transmit+0x28>
 8006218:	1dbb      	adds	r3, r7, #6
 800621a:	881b      	ldrh	r3, [r3, #0]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d101      	bne.n	8006224 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e08e      	b.n	8006342 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	689a      	ldr	r2, [r3, #8]
 8006228:	2380      	movs	r3, #128	; 0x80
 800622a:	015b      	lsls	r3, r3, #5
 800622c:	429a      	cmp	r2, r3
 800622e:	d109      	bne.n	8006244 <HAL_UART_Transmit+0x4c>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d105      	bne.n	8006244 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2201      	movs	r2, #1
 800623c:	4013      	ands	r3, r2
 800623e:	d001      	beq.n	8006244 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e07e      	b.n	8006342 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2274      	movs	r2, #116	; 0x74
 8006248:	5c9b      	ldrb	r3, [r3, r2]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d101      	bne.n	8006252 <HAL_UART_Transmit+0x5a>
 800624e:	2302      	movs	r3, #2
 8006250:	e077      	b.n	8006342 <HAL_UART_Transmit+0x14a>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2274      	movs	r2, #116	; 0x74
 8006256:	2101      	movs	r1, #1
 8006258:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2280      	movs	r2, #128	; 0x80
 800625e:	2100      	movs	r1, #0
 8006260:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2221      	movs	r2, #33	; 0x21
 8006266:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006268:	f7fd ff88 	bl	800417c <HAL_GetTick>
 800626c:	0003      	movs	r3, r0
 800626e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	1dba      	adds	r2, r7, #6
 8006274:	2150      	movs	r1, #80	; 0x50
 8006276:	8812      	ldrh	r2, [r2, #0]
 8006278:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	1dba      	adds	r2, r7, #6
 800627e:	2152      	movs	r1, #82	; 0x52
 8006280:	8812      	ldrh	r2, [r2, #0]
 8006282:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	689a      	ldr	r2, [r3, #8]
 8006288:	2380      	movs	r3, #128	; 0x80
 800628a:	015b      	lsls	r3, r3, #5
 800628c:	429a      	cmp	r2, r3
 800628e:	d108      	bne.n	80062a2 <HAL_UART_Transmit+0xaa>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d104      	bne.n	80062a2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8006298:	2300      	movs	r3, #0
 800629a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	61bb      	str	r3, [r7, #24]
 80062a0:	e003      	b.n	80062aa <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2274      	movs	r2, #116	; 0x74
 80062ae:	2100      	movs	r1, #0
 80062b0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80062b2:	e02d      	b.n	8006310 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	0013      	movs	r3, r2
 80062be:	2200      	movs	r2, #0
 80062c0:	2180      	movs	r1, #128	; 0x80
 80062c2:	f000 fa7f 	bl	80067c4 <UART_WaitOnFlagUntilTimeout>
 80062c6:	1e03      	subs	r3, r0, #0
 80062c8:	d001      	beq.n	80062ce <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e039      	b.n	8006342 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10b      	bne.n	80062ec <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	881a      	ldrh	r2, [r3, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	05d2      	lsls	r2, r2, #23
 80062de:	0dd2      	lsrs	r2, r2, #23
 80062e0:	b292      	uxth	r2, r2
 80062e2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	3302      	adds	r3, #2
 80062e8:	61bb      	str	r3, [r7, #24]
 80062ea:	e008      	b.n	80062fe <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062ec:	69fb      	ldr	r3, [r7, #28]
 80062ee:	781a      	ldrb	r2, [r3, #0]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	b292      	uxth	r2, r2
 80062f6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	3301      	adds	r3, #1
 80062fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2252      	movs	r2, #82	; 0x52
 8006302:	5a9b      	ldrh	r3, [r3, r2]
 8006304:	b29b      	uxth	r3, r3
 8006306:	3b01      	subs	r3, #1
 8006308:	b299      	uxth	r1, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2252      	movs	r2, #82	; 0x52
 800630e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2252      	movs	r2, #82	; 0x52
 8006314:	5a9b      	ldrh	r3, [r3, r2]
 8006316:	b29b      	uxth	r3, r3
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1cb      	bne.n	80062b4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	0013      	movs	r3, r2
 8006326:	2200      	movs	r2, #0
 8006328:	2140      	movs	r1, #64	; 0x40
 800632a:	f000 fa4b 	bl	80067c4 <UART_WaitOnFlagUntilTimeout>
 800632e:	1e03      	subs	r3, r0, #0
 8006330:	d001      	beq.n	8006336 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e005      	b.n	8006342 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2220      	movs	r2, #32
 800633a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800633c:	2300      	movs	r3, #0
 800633e:	e000      	b.n	8006342 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006340:	2302      	movs	r3, #2
  }
}
 8006342:	0018      	movs	r0, r3
 8006344:	46bd      	mov	sp, r7
 8006346:	b008      	add	sp, #32
 8006348:	bd80      	pop	{r7, pc}
	...

0800634c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b088      	sub	sp, #32
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006354:	231e      	movs	r3, #30
 8006356:	18fb      	adds	r3, r7, r3
 8006358:	2200      	movs	r2, #0
 800635a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	689a      	ldr	r2, [r3, #8]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	431a      	orrs	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	4313      	orrs	r3, r2
 8006372:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a8d      	ldr	r2, [pc, #564]	; (80065b0 <UART_SetConfig+0x264>)
 800637c:	4013      	ands	r3, r2
 800637e:	0019      	movs	r1, r3
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	430a      	orrs	r2, r1
 8006388:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	4a88      	ldr	r2, [pc, #544]	; (80065b4 <UART_SetConfig+0x268>)
 8006392:	4013      	ands	r3, r2
 8006394:	0019      	movs	r1, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a1b      	ldr	r3, [r3, #32]
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	4a7f      	ldr	r2, [pc, #508]	; (80065b8 <UART_SetConfig+0x26c>)
 80063ba:	4013      	ands	r3, r2
 80063bc:	0019      	movs	r1, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	430a      	orrs	r2, r1
 80063c6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a7b      	ldr	r2, [pc, #492]	; (80065bc <UART_SetConfig+0x270>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d127      	bne.n	8006422 <UART_SetConfig+0xd6>
 80063d2:	4b7b      	ldr	r3, [pc, #492]	; (80065c0 <UART_SetConfig+0x274>)
 80063d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d6:	2203      	movs	r2, #3
 80063d8:	4013      	ands	r3, r2
 80063da:	2b03      	cmp	r3, #3
 80063dc:	d00d      	beq.n	80063fa <UART_SetConfig+0xae>
 80063de:	d81b      	bhi.n	8006418 <UART_SetConfig+0xcc>
 80063e0:	2b02      	cmp	r3, #2
 80063e2:	d014      	beq.n	800640e <UART_SetConfig+0xc2>
 80063e4:	d818      	bhi.n	8006418 <UART_SetConfig+0xcc>
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <UART_SetConfig+0xa4>
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d00a      	beq.n	8006404 <UART_SetConfig+0xb8>
 80063ee:	e013      	b.n	8006418 <UART_SetConfig+0xcc>
 80063f0:	231f      	movs	r3, #31
 80063f2:	18fb      	adds	r3, r7, r3
 80063f4:	2200      	movs	r2, #0
 80063f6:	701a      	strb	r2, [r3, #0]
 80063f8:	e021      	b.n	800643e <UART_SetConfig+0xf2>
 80063fa:	231f      	movs	r3, #31
 80063fc:	18fb      	adds	r3, r7, r3
 80063fe:	2202      	movs	r2, #2
 8006400:	701a      	strb	r2, [r3, #0]
 8006402:	e01c      	b.n	800643e <UART_SetConfig+0xf2>
 8006404:	231f      	movs	r3, #31
 8006406:	18fb      	adds	r3, r7, r3
 8006408:	2204      	movs	r2, #4
 800640a:	701a      	strb	r2, [r3, #0]
 800640c:	e017      	b.n	800643e <UART_SetConfig+0xf2>
 800640e:	231f      	movs	r3, #31
 8006410:	18fb      	adds	r3, r7, r3
 8006412:	2208      	movs	r2, #8
 8006414:	701a      	strb	r2, [r3, #0]
 8006416:	e012      	b.n	800643e <UART_SetConfig+0xf2>
 8006418:	231f      	movs	r3, #31
 800641a:	18fb      	adds	r3, r7, r3
 800641c:	2210      	movs	r2, #16
 800641e:	701a      	strb	r2, [r3, #0]
 8006420:	e00d      	b.n	800643e <UART_SetConfig+0xf2>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a67      	ldr	r2, [pc, #412]	; (80065c4 <UART_SetConfig+0x278>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d104      	bne.n	8006436 <UART_SetConfig+0xea>
 800642c:	231f      	movs	r3, #31
 800642e:	18fb      	adds	r3, r7, r3
 8006430:	2200      	movs	r2, #0
 8006432:	701a      	strb	r2, [r3, #0]
 8006434:	e003      	b.n	800643e <UART_SetConfig+0xf2>
 8006436:	231f      	movs	r3, #31
 8006438:	18fb      	adds	r3, r7, r3
 800643a:	2210      	movs	r2, #16
 800643c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	69da      	ldr	r2, [r3, #28]
 8006442:	2380      	movs	r3, #128	; 0x80
 8006444:	021b      	lsls	r3, r3, #8
 8006446:	429a      	cmp	r2, r3
 8006448:	d15d      	bne.n	8006506 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800644a:	231f      	movs	r3, #31
 800644c:	18fb      	adds	r3, r7, r3
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	2b08      	cmp	r3, #8
 8006452:	d015      	beq.n	8006480 <UART_SetConfig+0x134>
 8006454:	dc18      	bgt.n	8006488 <UART_SetConfig+0x13c>
 8006456:	2b04      	cmp	r3, #4
 8006458:	d00d      	beq.n	8006476 <UART_SetConfig+0x12a>
 800645a:	dc15      	bgt.n	8006488 <UART_SetConfig+0x13c>
 800645c:	2b00      	cmp	r3, #0
 800645e:	d002      	beq.n	8006466 <UART_SetConfig+0x11a>
 8006460:	2b02      	cmp	r3, #2
 8006462:	d005      	beq.n	8006470 <UART_SetConfig+0x124>
 8006464:	e010      	b.n	8006488 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006466:	f7fe fe7d 	bl	8005164 <HAL_RCC_GetPCLK1Freq>
 800646a:	0003      	movs	r3, r0
 800646c:	61bb      	str	r3, [r7, #24]
        break;
 800646e:	e012      	b.n	8006496 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006470:	4b55      	ldr	r3, [pc, #340]	; (80065c8 <UART_SetConfig+0x27c>)
 8006472:	61bb      	str	r3, [r7, #24]
        break;
 8006474:	e00f      	b.n	8006496 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006476:	f7fe fe07 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 800647a:	0003      	movs	r3, r0
 800647c:	61bb      	str	r3, [r7, #24]
        break;
 800647e:	e00a      	b.n	8006496 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006480:	2380      	movs	r3, #128	; 0x80
 8006482:	021b      	lsls	r3, r3, #8
 8006484:	61bb      	str	r3, [r7, #24]
        break;
 8006486:	e006      	b.n	8006496 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800648c:	231e      	movs	r3, #30
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	2201      	movs	r2, #1
 8006492:	701a      	strb	r2, [r3, #0]
        break;
 8006494:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d100      	bne.n	800649e <UART_SetConfig+0x152>
 800649c:	e07b      	b.n	8006596 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	005a      	lsls	r2, r3, #1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	085b      	lsrs	r3, r3, #1
 80064a8:	18d2      	adds	r2, r2, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	0019      	movs	r1, r3
 80064b0:	0010      	movs	r0, r2
 80064b2:	f7f9 fe45 	bl	8000140 <__udivsi3>
 80064b6:	0003      	movs	r3, r0
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b0f      	cmp	r3, #15
 80064c0:	d91c      	bls.n	80064fc <UART_SetConfig+0x1b0>
 80064c2:	693a      	ldr	r2, [r7, #16]
 80064c4:	2380      	movs	r3, #128	; 0x80
 80064c6:	025b      	lsls	r3, r3, #9
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d217      	bcs.n	80064fc <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	b29a      	uxth	r2, r3
 80064d0:	200e      	movs	r0, #14
 80064d2:	183b      	adds	r3, r7, r0
 80064d4:	210f      	movs	r1, #15
 80064d6:	438a      	bics	r2, r1
 80064d8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	085b      	lsrs	r3, r3, #1
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2207      	movs	r2, #7
 80064e2:	4013      	ands	r3, r2
 80064e4:	b299      	uxth	r1, r3
 80064e6:	183b      	adds	r3, r7, r0
 80064e8:	183a      	adds	r2, r7, r0
 80064ea:	8812      	ldrh	r2, [r2, #0]
 80064ec:	430a      	orrs	r2, r1
 80064ee:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	183a      	adds	r2, r7, r0
 80064f6:	8812      	ldrh	r2, [r2, #0]
 80064f8:	60da      	str	r2, [r3, #12]
 80064fa:	e04c      	b.n	8006596 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80064fc:	231e      	movs	r3, #30
 80064fe:	18fb      	adds	r3, r7, r3
 8006500:	2201      	movs	r2, #1
 8006502:	701a      	strb	r2, [r3, #0]
 8006504:	e047      	b.n	8006596 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006506:	231f      	movs	r3, #31
 8006508:	18fb      	adds	r3, r7, r3
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	2b08      	cmp	r3, #8
 800650e:	d015      	beq.n	800653c <UART_SetConfig+0x1f0>
 8006510:	dc18      	bgt.n	8006544 <UART_SetConfig+0x1f8>
 8006512:	2b04      	cmp	r3, #4
 8006514:	d00d      	beq.n	8006532 <UART_SetConfig+0x1e6>
 8006516:	dc15      	bgt.n	8006544 <UART_SetConfig+0x1f8>
 8006518:	2b00      	cmp	r3, #0
 800651a:	d002      	beq.n	8006522 <UART_SetConfig+0x1d6>
 800651c:	2b02      	cmp	r3, #2
 800651e:	d005      	beq.n	800652c <UART_SetConfig+0x1e0>
 8006520:	e010      	b.n	8006544 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006522:	f7fe fe1f 	bl	8005164 <HAL_RCC_GetPCLK1Freq>
 8006526:	0003      	movs	r3, r0
 8006528:	61bb      	str	r3, [r7, #24]
        break;
 800652a:	e012      	b.n	8006552 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800652c:	4b26      	ldr	r3, [pc, #152]	; (80065c8 <UART_SetConfig+0x27c>)
 800652e:	61bb      	str	r3, [r7, #24]
        break;
 8006530:	e00f      	b.n	8006552 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006532:	f7fe fda9 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 8006536:	0003      	movs	r3, r0
 8006538:	61bb      	str	r3, [r7, #24]
        break;
 800653a:	e00a      	b.n	8006552 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800653c:	2380      	movs	r3, #128	; 0x80
 800653e:	021b      	lsls	r3, r3, #8
 8006540:	61bb      	str	r3, [r7, #24]
        break;
 8006542:	e006      	b.n	8006552 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006548:	231e      	movs	r3, #30
 800654a:	18fb      	adds	r3, r7, r3
 800654c:	2201      	movs	r2, #1
 800654e:	701a      	strb	r2, [r3, #0]
        break;
 8006550:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d01e      	beq.n	8006596 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	085a      	lsrs	r2, r3, #1
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	18d2      	adds	r2, r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	0019      	movs	r1, r3
 8006568:	0010      	movs	r0, r2
 800656a:	f7f9 fde9 	bl	8000140 <__udivsi3>
 800656e:	0003      	movs	r3, r0
 8006570:	b29b      	uxth	r3, r3
 8006572:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	2b0f      	cmp	r3, #15
 8006578:	d909      	bls.n	800658e <UART_SetConfig+0x242>
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	2380      	movs	r3, #128	; 0x80
 800657e:	025b      	lsls	r3, r3, #9
 8006580:	429a      	cmp	r2, r3
 8006582:	d204      	bcs.n	800658e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	60da      	str	r2, [r3, #12]
 800658c:	e003      	b.n	8006596 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800658e:	231e      	movs	r3, #30
 8006590:	18fb      	adds	r3, r7, r3
 8006592:	2201      	movs	r2, #1
 8006594:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80065a2:	231e      	movs	r3, #30
 80065a4:	18fb      	adds	r3, r7, r3
 80065a6:	781b      	ldrb	r3, [r3, #0]
}
 80065a8:	0018      	movs	r0, r3
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b008      	add	sp, #32
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	ffff69f3 	.word	0xffff69f3
 80065b4:	ffffcfff 	.word	0xffffcfff
 80065b8:	fffff4ff 	.word	0xfffff4ff
 80065bc:	40013800 	.word	0x40013800
 80065c0:	40021000 	.word	0x40021000
 80065c4:	40004400 	.word	0x40004400
 80065c8:	007a1200 	.word	0x007a1200

080065cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d8:	2201      	movs	r2, #1
 80065da:	4013      	ands	r3, r2
 80065dc:	d00b      	beq.n	80065f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	4a4a      	ldr	r2, [pc, #296]	; (8006710 <UART_AdvFeatureConfig+0x144>)
 80065e6:	4013      	ands	r3, r2
 80065e8:	0019      	movs	r1, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	430a      	orrs	r2, r1
 80065f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fa:	2202      	movs	r2, #2
 80065fc:	4013      	ands	r3, r2
 80065fe:	d00b      	beq.n	8006618 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	4a43      	ldr	r2, [pc, #268]	; (8006714 <UART_AdvFeatureConfig+0x148>)
 8006608:	4013      	ands	r3, r2
 800660a:	0019      	movs	r1, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661c:	2204      	movs	r2, #4
 800661e:	4013      	ands	r3, r2
 8006620:	d00b      	beq.n	800663a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	4a3b      	ldr	r2, [pc, #236]	; (8006718 <UART_AdvFeatureConfig+0x14c>)
 800662a:	4013      	ands	r3, r2
 800662c:	0019      	movs	r1, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663e:	2208      	movs	r2, #8
 8006640:	4013      	ands	r3, r2
 8006642:	d00b      	beq.n	800665c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	4a34      	ldr	r2, [pc, #208]	; (800671c <UART_AdvFeatureConfig+0x150>)
 800664c:	4013      	ands	r3, r2
 800664e:	0019      	movs	r1, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006660:	2210      	movs	r2, #16
 8006662:	4013      	ands	r3, r2
 8006664:	d00b      	beq.n	800667e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	4a2c      	ldr	r2, [pc, #176]	; (8006720 <UART_AdvFeatureConfig+0x154>)
 800666e:	4013      	ands	r3, r2
 8006670:	0019      	movs	r1, r3
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006682:	2220      	movs	r2, #32
 8006684:	4013      	ands	r3, r2
 8006686:	d00b      	beq.n	80066a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	4a25      	ldr	r2, [pc, #148]	; (8006724 <UART_AdvFeatureConfig+0x158>)
 8006690:	4013      	ands	r3, r2
 8006692:	0019      	movs	r1, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	2240      	movs	r2, #64	; 0x40
 80066a6:	4013      	ands	r3, r2
 80066a8:	d01d      	beq.n	80066e6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	4a1d      	ldr	r2, [pc, #116]	; (8006728 <UART_AdvFeatureConfig+0x15c>)
 80066b2:	4013      	ands	r3, r2
 80066b4:	0019      	movs	r1, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066c6:	2380      	movs	r3, #128	; 0x80
 80066c8:	035b      	lsls	r3, r3, #13
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d10b      	bne.n	80066e6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	4a15      	ldr	r2, [pc, #84]	; (800672c <UART_AdvFeatureConfig+0x160>)
 80066d6:	4013      	ands	r3, r2
 80066d8:	0019      	movs	r1, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	430a      	orrs	r2, r1
 80066e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ea:	2280      	movs	r2, #128	; 0x80
 80066ec:	4013      	ands	r3, r2
 80066ee:	d00b      	beq.n	8006708 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	4a0e      	ldr	r2, [pc, #56]	; (8006730 <UART_AdvFeatureConfig+0x164>)
 80066f8:	4013      	ands	r3, r2
 80066fa:	0019      	movs	r1, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	430a      	orrs	r2, r1
 8006706:	605a      	str	r2, [r3, #4]
  }
}
 8006708:	46c0      	nop			; (mov r8, r8)
 800670a:	46bd      	mov	sp, r7
 800670c:	b002      	add	sp, #8
 800670e:	bd80      	pop	{r7, pc}
 8006710:	fffdffff 	.word	0xfffdffff
 8006714:	fffeffff 	.word	0xfffeffff
 8006718:	fffbffff 	.word	0xfffbffff
 800671c:	ffff7fff 	.word	0xffff7fff
 8006720:	ffffefff 	.word	0xffffefff
 8006724:	ffffdfff 	.word	0xffffdfff
 8006728:	ffefffff 	.word	0xffefffff
 800672c:	ff9fffff 	.word	0xff9fffff
 8006730:	fff7ffff 	.word	0xfff7ffff

08006734 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b086      	sub	sp, #24
 8006738:	af02      	add	r7, sp, #8
 800673a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2280      	movs	r2, #128	; 0x80
 8006740:	2100      	movs	r1, #0
 8006742:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006744:	f7fd fd1a 	bl	800417c <HAL_GetTick>
 8006748:	0003      	movs	r3, r0
 800674a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2208      	movs	r2, #8
 8006754:	4013      	ands	r3, r2
 8006756:	2b08      	cmp	r3, #8
 8006758:	d10c      	bne.n	8006774 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2280      	movs	r2, #128	; 0x80
 800675e:	0391      	lsls	r1, r2, #14
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	4a17      	ldr	r2, [pc, #92]	; (80067c0 <UART_CheckIdleState+0x8c>)
 8006764:	9200      	str	r2, [sp, #0]
 8006766:	2200      	movs	r2, #0
 8006768:	f000 f82c 	bl	80067c4 <UART_WaitOnFlagUntilTimeout>
 800676c:	1e03      	subs	r3, r0, #0
 800676e:	d001      	beq.n	8006774 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e021      	b.n	80067b8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2204      	movs	r2, #4
 800677c:	4013      	ands	r3, r2
 800677e:	2b04      	cmp	r3, #4
 8006780:	d10c      	bne.n	800679c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2280      	movs	r2, #128	; 0x80
 8006786:	03d1      	lsls	r1, r2, #15
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	4a0d      	ldr	r2, [pc, #52]	; (80067c0 <UART_CheckIdleState+0x8c>)
 800678c:	9200      	str	r2, [sp, #0]
 800678e:	2200      	movs	r2, #0
 8006790:	f000 f818 	bl	80067c4 <UART_WaitOnFlagUntilTimeout>
 8006794:	1e03      	subs	r3, r0, #0
 8006796:	d001      	beq.n	800679c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e00d      	b.n	80067b8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2220      	movs	r2, #32
 80067a0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2220      	movs	r2, #32
 80067a6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2274      	movs	r2, #116	; 0x74
 80067b2:	2100      	movs	r1, #0
 80067b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	0018      	movs	r0, r3
 80067ba:	46bd      	mov	sp, r7
 80067bc:	b004      	add	sp, #16
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	01ffffff 	.word	0x01ffffff

080067c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b094      	sub	sp, #80	; 0x50
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	603b      	str	r3, [r7, #0]
 80067d0:	1dfb      	adds	r3, r7, #7
 80067d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067d4:	e0a3      	b.n	800691e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067d8:	3301      	adds	r3, #1
 80067da:	d100      	bne.n	80067de <UART_WaitOnFlagUntilTimeout+0x1a>
 80067dc:	e09f      	b.n	800691e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067de:	f7fd fccd 	bl	800417c <HAL_GetTick>
 80067e2:	0002      	movs	r2, r0
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d302      	bcc.n	80067f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80067ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d13d      	bne.n	8006870 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067f4:	f3ef 8310 	mrs	r3, PRIMASK
 80067f8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80067fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067fc:	647b      	str	r3, [r7, #68]	; 0x44
 80067fe:	2301      	movs	r3, #1
 8006800:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006804:	f383 8810 	msr	PRIMASK, r3
}
 8006808:	46c0      	nop			; (mov r8, r8)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	494c      	ldr	r1, [pc, #304]	; (8006948 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006816:	400a      	ands	r2, r1
 8006818:	601a      	str	r2, [r3, #0]
 800681a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800681c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800681e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006820:	f383 8810 	msr	PRIMASK, r3
}
 8006824:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006826:	f3ef 8310 	mrs	r3, PRIMASK
 800682a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800682c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800682e:	643b      	str	r3, [r7, #64]	; 0x40
 8006830:	2301      	movs	r3, #1
 8006832:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006836:	f383 8810 	msr	PRIMASK, r3
}
 800683a:	46c0      	nop			; (mov r8, r8)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	689a      	ldr	r2, [r3, #8]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2101      	movs	r1, #1
 8006848:	438a      	bics	r2, r1
 800684a:	609a      	str	r2, [r3, #8]
 800684c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800684e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006852:	f383 8810 	msr	PRIMASK, r3
}
 8006856:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2220      	movs	r2, #32
 800685c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2220      	movs	r2, #32
 8006862:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2274      	movs	r2, #116	; 0x74
 8006868:	2100      	movs	r1, #0
 800686a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e067      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2204      	movs	r2, #4
 8006878:	4013      	ands	r3, r2
 800687a:	d050      	beq.n	800691e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	69da      	ldr	r2, [r3, #28]
 8006882:	2380      	movs	r3, #128	; 0x80
 8006884:	011b      	lsls	r3, r3, #4
 8006886:	401a      	ands	r2, r3
 8006888:	2380      	movs	r3, #128	; 0x80
 800688a:	011b      	lsls	r3, r3, #4
 800688c:	429a      	cmp	r2, r3
 800688e:	d146      	bne.n	800691e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2280      	movs	r2, #128	; 0x80
 8006896:	0112      	lsls	r2, r2, #4
 8006898:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800689a:	f3ef 8310 	mrs	r3, PRIMASK
 800689e:	613b      	str	r3, [r7, #16]
  return(result);
 80068a0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068a4:	2301      	movs	r3, #1
 80068a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	f383 8810 	msr	PRIMASK, r3
}
 80068ae:	46c0      	nop			; (mov r8, r8)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4923      	ldr	r1, [pc, #140]	; (8006948 <UART_WaitOnFlagUntilTimeout+0x184>)
 80068bc:	400a      	ands	r2, r1
 80068be:	601a      	str	r2, [r3, #0]
 80068c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068c2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	f383 8810 	msr	PRIMASK, r3
}
 80068ca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068cc:	f3ef 8310 	mrs	r3, PRIMASK
 80068d0:	61fb      	str	r3, [r7, #28]
  return(result);
 80068d2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80068d6:	2301      	movs	r3, #1
 80068d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	f383 8810 	msr	PRIMASK, r3
}
 80068e0:	46c0      	nop			; (mov r8, r8)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	689a      	ldr	r2, [r3, #8]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2101      	movs	r1, #1
 80068ee:	438a      	bics	r2, r1
 80068f0:	609a      	str	r2, [r3, #8]
 80068f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068f4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f8:	f383 8810 	msr	PRIMASK, r3
}
 80068fc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2220      	movs	r2, #32
 8006902:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2220      	movs	r2, #32
 8006908:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2280      	movs	r2, #128	; 0x80
 800690e:	2120      	movs	r1, #32
 8006910:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2274      	movs	r2, #116	; 0x74
 8006916:	2100      	movs	r1, #0
 8006918:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e010      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	4013      	ands	r3, r2
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	425a      	negs	r2, r3
 800692e:	4153      	adcs	r3, r2
 8006930:	b2db      	uxtb	r3, r3
 8006932:	001a      	movs	r2, r3
 8006934:	1dfb      	adds	r3, r7, #7
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	429a      	cmp	r2, r3
 800693a:	d100      	bne.n	800693e <UART_WaitOnFlagUntilTimeout+0x17a>
 800693c:	e74b      	b.n	80067d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800693e:	2300      	movs	r3, #0
}
 8006940:	0018      	movs	r0, r3
 8006942:	46bd      	mov	sp, r7
 8006944:	b014      	add	sp, #80	; 0x50
 8006946:	bd80      	pop	{r7, pc}
 8006948:	fffffe5f 	.word	0xfffffe5f

0800694c <__errno>:
 800694c:	4b01      	ldr	r3, [pc, #4]	; (8006954 <__errno+0x8>)
 800694e:	6818      	ldr	r0, [r3, #0]
 8006950:	4770      	bx	lr
 8006952:	46c0      	nop			; (mov r8, r8)
 8006954:	2000000c 	.word	0x2000000c

08006958 <__libc_init_array>:
 8006958:	b570      	push	{r4, r5, r6, lr}
 800695a:	2600      	movs	r6, #0
 800695c:	4d0c      	ldr	r5, [pc, #48]	; (8006990 <__libc_init_array+0x38>)
 800695e:	4c0d      	ldr	r4, [pc, #52]	; (8006994 <__libc_init_array+0x3c>)
 8006960:	1b64      	subs	r4, r4, r5
 8006962:	10a4      	asrs	r4, r4, #2
 8006964:	42a6      	cmp	r6, r4
 8006966:	d109      	bne.n	800697c <__libc_init_array+0x24>
 8006968:	2600      	movs	r6, #0
 800696a:	f004 fd55 	bl	800b418 <_init>
 800696e:	4d0a      	ldr	r5, [pc, #40]	; (8006998 <__libc_init_array+0x40>)
 8006970:	4c0a      	ldr	r4, [pc, #40]	; (800699c <__libc_init_array+0x44>)
 8006972:	1b64      	subs	r4, r4, r5
 8006974:	10a4      	asrs	r4, r4, #2
 8006976:	42a6      	cmp	r6, r4
 8006978:	d105      	bne.n	8006986 <__libc_init_array+0x2e>
 800697a:	bd70      	pop	{r4, r5, r6, pc}
 800697c:	00b3      	lsls	r3, r6, #2
 800697e:	58eb      	ldr	r3, [r5, r3]
 8006980:	4798      	blx	r3
 8006982:	3601      	adds	r6, #1
 8006984:	e7ee      	b.n	8006964 <__libc_init_array+0xc>
 8006986:	00b3      	lsls	r3, r6, #2
 8006988:	58eb      	ldr	r3, [r5, r3]
 800698a:	4798      	blx	r3
 800698c:	3601      	adds	r6, #1
 800698e:	e7f2      	b.n	8006976 <__libc_init_array+0x1e>
 8006990:	0800bb7c 	.word	0x0800bb7c
 8006994:	0800bb7c 	.word	0x0800bb7c
 8006998:	0800bb7c 	.word	0x0800bb7c
 800699c:	0800bb80 	.word	0x0800bb80

080069a0 <memset>:
 80069a0:	0003      	movs	r3, r0
 80069a2:	1882      	adds	r2, r0, r2
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d100      	bne.n	80069aa <memset+0xa>
 80069a8:	4770      	bx	lr
 80069aa:	7019      	strb	r1, [r3, #0]
 80069ac:	3301      	adds	r3, #1
 80069ae:	e7f9      	b.n	80069a4 <memset+0x4>

080069b0 <__cvt>:
 80069b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069b2:	001e      	movs	r6, r3
 80069b4:	2300      	movs	r3, #0
 80069b6:	0014      	movs	r4, r2
 80069b8:	b08b      	sub	sp, #44	; 0x2c
 80069ba:	429e      	cmp	r6, r3
 80069bc:	da04      	bge.n	80069c8 <__cvt+0x18>
 80069be:	2180      	movs	r1, #128	; 0x80
 80069c0:	0609      	lsls	r1, r1, #24
 80069c2:	1873      	adds	r3, r6, r1
 80069c4:	001e      	movs	r6, r3
 80069c6:	232d      	movs	r3, #45	; 0x2d
 80069c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80069cc:	7013      	strb	r3, [r2, #0]
 80069ce:	2320      	movs	r3, #32
 80069d0:	2203      	movs	r2, #3
 80069d2:	439f      	bics	r7, r3
 80069d4:	2f46      	cmp	r7, #70	; 0x46
 80069d6:	d007      	beq.n	80069e8 <__cvt+0x38>
 80069d8:	003b      	movs	r3, r7
 80069da:	3b45      	subs	r3, #69	; 0x45
 80069dc:	4259      	negs	r1, r3
 80069de:	414b      	adcs	r3, r1
 80069e0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80069e2:	3a01      	subs	r2, #1
 80069e4:	18cb      	adds	r3, r1, r3
 80069e6:	9310      	str	r3, [sp, #64]	; 0x40
 80069e8:	ab09      	add	r3, sp, #36	; 0x24
 80069ea:	9304      	str	r3, [sp, #16]
 80069ec:	ab08      	add	r3, sp, #32
 80069ee:	9303      	str	r3, [sp, #12]
 80069f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80069f2:	9200      	str	r2, [sp, #0]
 80069f4:	9302      	str	r3, [sp, #8]
 80069f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80069f8:	0022      	movs	r2, r4
 80069fa:	9301      	str	r3, [sp, #4]
 80069fc:	0033      	movs	r3, r6
 80069fe:	f001 fdd1 	bl	80085a4 <_dtoa_r>
 8006a02:	0005      	movs	r5, r0
 8006a04:	2f47      	cmp	r7, #71	; 0x47
 8006a06:	d102      	bne.n	8006a0e <__cvt+0x5e>
 8006a08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a0a:	07db      	lsls	r3, r3, #31
 8006a0c:	d528      	bpl.n	8006a60 <__cvt+0xb0>
 8006a0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a10:	18eb      	adds	r3, r5, r3
 8006a12:	9307      	str	r3, [sp, #28]
 8006a14:	2f46      	cmp	r7, #70	; 0x46
 8006a16:	d114      	bne.n	8006a42 <__cvt+0x92>
 8006a18:	782b      	ldrb	r3, [r5, #0]
 8006a1a:	2b30      	cmp	r3, #48	; 0x30
 8006a1c:	d10c      	bne.n	8006a38 <__cvt+0x88>
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2300      	movs	r3, #0
 8006a22:	0020      	movs	r0, r4
 8006a24:	0031      	movs	r1, r6
 8006a26:	f7f9 fd11 	bl	800044c <__aeabi_dcmpeq>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d104      	bne.n	8006a38 <__cvt+0x88>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a32:	1a9b      	subs	r3, r3, r2
 8006a34:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a36:	6013      	str	r3, [r2, #0]
 8006a38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a3a:	9a07      	ldr	r2, [sp, #28]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	18d3      	adds	r3, r2, r3
 8006a40:	9307      	str	r3, [sp, #28]
 8006a42:	2200      	movs	r2, #0
 8006a44:	2300      	movs	r3, #0
 8006a46:	0020      	movs	r0, r4
 8006a48:	0031      	movs	r1, r6
 8006a4a:	f7f9 fcff 	bl	800044c <__aeabi_dcmpeq>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d001      	beq.n	8006a56 <__cvt+0xa6>
 8006a52:	9b07      	ldr	r3, [sp, #28]
 8006a54:	9309      	str	r3, [sp, #36]	; 0x24
 8006a56:	2230      	movs	r2, #48	; 0x30
 8006a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a5a:	9907      	ldr	r1, [sp, #28]
 8006a5c:	428b      	cmp	r3, r1
 8006a5e:	d306      	bcc.n	8006a6e <__cvt+0xbe>
 8006a60:	0028      	movs	r0, r5
 8006a62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a64:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a66:	1b5b      	subs	r3, r3, r5
 8006a68:	6013      	str	r3, [r2, #0]
 8006a6a:	b00b      	add	sp, #44	; 0x2c
 8006a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a6e:	1c59      	adds	r1, r3, #1
 8006a70:	9109      	str	r1, [sp, #36]	; 0x24
 8006a72:	701a      	strb	r2, [r3, #0]
 8006a74:	e7f0      	b.n	8006a58 <__cvt+0xa8>

08006a76 <__exponent>:
 8006a76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a78:	1c83      	adds	r3, r0, #2
 8006a7a:	b087      	sub	sp, #28
 8006a7c:	9303      	str	r3, [sp, #12]
 8006a7e:	0005      	movs	r5, r0
 8006a80:	000c      	movs	r4, r1
 8006a82:	232b      	movs	r3, #43	; 0x2b
 8006a84:	7002      	strb	r2, [r0, #0]
 8006a86:	2900      	cmp	r1, #0
 8006a88:	da01      	bge.n	8006a8e <__exponent+0x18>
 8006a8a:	424c      	negs	r4, r1
 8006a8c:	3302      	adds	r3, #2
 8006a8e:	706b      	strb	r3, [r5, #1]
 8006a90:	2c09      	cmp	r4, #9
 8006a92:	dd31      	ble.n	8006af8 <__exponent+0x82>
 8006a94:	270a      	movs	r7, #10
 8006a96:	ab04      	add	r3, sp, #16
 8006a98:	1dde      	adds	r6, r3, #7
 8006a9a:	0020      	movs	r0, r4
 8006a9c:	0039      	movs	r1, r7
 8006a9e:	9601      	str	r6, [sp, #4]
 8006aa0:	f7f9 fcbe 	bl	8000420 <__aeabi_idivmod>
 8006aa4:	3e01      	subs	r6, #1
 8006aa6:	3130      	adds	r1, #48	; 0x30
 8006aa8:	0020      	movs	r0, r4
 8006aaa:	7031      	strb	r1, [r6, #0]
 8006aac:	0039      	movs	r1, r7
 8006aae:	9402      	str	r4, [sp, #8]
 8006ab0:	f7f9 fbd0 	bl	8000254 <__divsi3>
 8006ab4:	9b02      	ldr	r3, [sp, #8]
 8006ab6:	0004      	movs	r4, r0
 8006ab8:	2b63      	cmp	r3, #99	; 0x63
 8006aba:	dcee      	bgt.n	8006a9a <__exponent+0x24>
 8006abc:	9b01      	ldr	r3, [sp, #4]
 8006abe:	3430      	adds	r4, #48	; 0x30
 8006ac0:	1e9a      	subs	r2, r3, #2
 8006ac2:	0013      	movs	r3, r2
 8006ac4:	9903      	ldr	r1, [sp, #12]
 8006ac6:	7014      	strb	r4, [r2, #0]
 8006ac8:	a804      	add	r0, sp, #16
 8006aca:	3007      	adds	r0, #7
 8006acc:	4298      	cmp	r0, r3
 8006ace:	d80e      	bhi.n	8006aee <__exponent+0x78>
 8006ad0:	ab04      	add	r3, sp, #16
 8006ad2:	3307      	adds	r3, #7
 8006ad4:	2000      	movs	r0, #0
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d804      	bhi.n	8006ae4 <__exponent+0x6e>
 8006ada:	ab04      	add	r3, sp, #16
 8006adc:	3009      	adds	r0, #9
 8006ade:	18c0      	adds	r0, r0, r3
 8006ae0:	9b01      	ldr	r3, [sp, #4]
 8006ae2:	1ac0      	subs	r0, r0, r3
 8006ae4:	9b03      	ldr	r3, [sp, #12]
 8006ae6:	1818      	adds	r0, r3, r0
 8006ae8:	1b40      	subs	r0, r0, r5
 8006aea:	b007      	add	sp, #28
 8006aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006aee:	7818      	ldrb	r0, [r3, #0]
 8006af0:	3301      	adds	r3, #1
 8006af2:	7008      	strb	r0, [r1, #0]
 8006af4:	3101      	adds	r1, #1
 8006af6:	e7e7      	b.n	8006ac8 <__exponent+0x52>
 8006af8:	2330      	movs	r3, #48	; 0x30
 8006afa:	18e4      	adds	r4, r4, r3
 8006afc:	70ab      	strb	r3, [r5, #2]
 8006afe:	1d28      	adds	r0, r5, #4
 8006b00:	70ec      	strb	r4, [r5, #3]
 8006b02:	e7f1      	b.n	8006ae8 <__exponent+0x72>

08006b04 <_printf_float>:
 8006b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b06:	b095      	sub	sp, #84	; 0x54
 8006b08:	000c      	movs	r4, r1
 8006b0a:	9209      	str	r2, [sp, #36]	; 0x24
 8006b0c:	001e      	movs	r6, r3
 8006b0e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006b10:	0007      	movs	r7, r0
 8006b12:	f002 fed5 	bl	80098c0 <_localeconv_r>
 8006b16:	6803      	ldr	r3, [r0, #0]
 8006b18:	0018      	movs	r0, r3
 8006b1a:	930c      	str	r3, [sp, #48]	; 0x30
 8006b1c:	f7f9 faf4 	bl	8000108 <strlen>
 8006b20:	2300      	movs	r3, #0
 8006b22:	9312      	str	r3, [sp, #72]	; 0x48
 8006b24:	7e23      	ldrb	r3, [r4, #24]
 8006b26:	2207      	movs	r2, #7
 8006b28:	930a      	str	r3, [sp, #40]	; 0x28
 8006b2a:	6823      	ldr	r3, [r4, #0]
 8006b2c:	900e      	str	r0, [sp, #56]	; 0x38
 8006b2e:	930d      	str	r3, [sp, #52]	; 0x34
 8006b30:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b32:	682b      	ldr	r3, [r5, #0]
 8006b34:	05c9      	lsls	r1, r1, #23
 8006b36:	d547      	bpl.n	8006bc8 <_printf_float+0xc4>
 8006b38:	189b      	adds	r3, r3, r2
 8006b3a:	4393      	bics	r3, r2
 8006b3c:	001a      	movs	r2, r3
 8006b3e:	3208      	adds	r2, #8
 8006b40:	602a      	str	r2, [r5, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	64a2      	str	r2, [r4, #72]	; 0x48
 8006b48:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006b4e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006b50:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b52:	006b      	lsls	r3, r5, #1
 8006b54:	085b      	lsrs	r3, r3, #1
 8006b56:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b58:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b5a:	4ba7      	ldr	r3, [pc, #668]	; (8006df8 <_printf_float+0x2f4>)
 8006b5c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b5e:	4252      	negs	r2, r2
 8006b60:	f7fb fd72 	bl	8002648 <__aeabi_dcmpun>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	d131      	bne.n	8006bcc <_printf_float+0xc8>
 8006b68:	2201      	movs	r2, #1
 8006b6a:	4ba3      	ldr	r3, [pc, #652]	; (8006df8 <_printf_float+0x2f4>)
 8006b6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b70:	4252      	negs	r2, r2
 8006b72:	f7f9 fc7b 	bl	800046c <__aeabi_dcmple>
 8006b76:	2800      	cmp	r0, #0
 8006b78:	d128      	bne.n	8006bcc <_printf_float+0xc8>
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	0029      	movs	r1, r5
 8006b80:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b82:	f7f9 fc69 	bl	8000458 <__aeabi_dcmplt>
 8006b86:	2800      	cmp	r0, #0
 8006b88:	d003      	beq.n	8006b92 <_printf_float+0x8e>
 8006b8a:	0023      	movs	r3, r4
 8006b8c:	222d      	movs	r2, #45	; 0x2d
 8006b8e:	3343      	adds	r3, #67	; 0x43
 8006b90:	701a      	strb	r2, [r3, #0]
 8006b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b94:	4d99      	ldr	r5, [pc, #612]	; (8006dfc <_printf_float+0x2f8>)
 8006b96:	2b47      	cmp	r3, #71	; 0x47
 8006b98:	d900      	bls.n	8006b9c <_printf_float+0x98>
 8006b9a:	4d99      	ldr	r5, [pc, #612]	; (8006e00 <_printf_float+0x2fc>)
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ba0:	6123      	str	r3, [r4, #16]
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	439a      	bics	r2, r3
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	6022      	str	r2, [r4, #0]
 8006baa:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bae:	0021      	movs	r1, r4
 8006bb0:	0038      	movs	r0, r7
 8006bb2:	9600      	str	r6, [sp, #0]
 8006bb4:	aa13      	add	r2, sp, #76	; 0x4c
 8006bb6:	f000 f9e7 	bl	8006f88 <_printf_common>
 8006bba:	1c43      	adds	r3, r0, #1
 8006bbc:	d000      	beq.n	8006bc0 <_printf_float+0xbc>
 8006bbe:	e0a2      	b.n	8006d06 <_printf_float+0x202>
 8006bc0:	2001      	movs	r0, #1
 8006bc2:	4240      	negs	r0, r0
 8006bc4:	b015      	add	sp, #84	; 0x54
 8006bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bc8:	3307      	adds	r3, #7
 8006bca:	e7b6      	b.n	8006b3a <_printf_float+0x36>
 8006bcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bce:	002b      	movs	r3, r5
 8006bd0:	0010      	movs	r0, r2
 8006bd2:	0029      	movs	r1, r5
 8006bd4:	f7fb fd38 	bl	8002648 <__aeabi_dcmpun>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	d00b      	beq.n	8006bf4 <_printf_float+0xf0>
 8006bdc:	2d00      	cmp	r5, #0
 8006bde:	da03      	bge.n	8006be8 <_printf_float+0xe4>
 8006be0:	0023      	movs	r3, r4
 8006be2:	222d      	movs	r2, #45	; 0x2d
 8006be4:	3343      	adds	r3, #67	; 0x43
 8006be6:	701a      	strb	r2, [r3, #0]
 8006be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bea:	4d86      	ldr	r5, [pc, #536]	; (8006e04 <_printf_float+0x300>)
 8006bec:	2b47      	cmp	r3, #71	; 0x47
 8006bee:	d9d5      	bls.n	8006b9c <_printf_float+0x98>
 8006bf0:	4d85      	ldr	r5, [pc, #532]	; (8006e08 <_printf_float+0x304>)
 8006bf2:	e7d3      	b.n	8006b9c <_printf_float+0x98>
 8006bf4:	2220      	movs	r2, #32
 8006bf6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006bf8:	6863      	ldr	r3, [r4, #4]
 8006bfa:	4391      	bics	r1, r2
 8006bfc:	910f      	str	r1, [sp, #60]	; 0x3c
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	d149      	bne.n	8006c96 <_printf_float+0x192>
 8006c02:	3307      	adds	r3, #7
 8006c04:	6063      	str	r3, [r4, #4]
 8006c06:	2380      	movs	r3, #128	; 0x80
 8006c08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c0a:	00db      	lsls	r3, r3, #3
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	2200      	movs	r2, #0
 8006c10:	9206      	str	r2, [sp, #24]
 8006c12:	aa12      	add	r2, sp, #72	; 0x48
 8006c14:	9205      	str	r2, [sp, #20]
 8006c16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c18:	a908      	add	r1, sp, #32
 8006c1a:	9204      	str	r2, [sp, #16]
 8006c1c:	aa11      	add	r2, sp, #68	; 0x44
 8006c1e:	9203      	str	r2, [sp, #12]
 8006c20:	2223      	movs	r2, #35	; 0x23
 8006c22:	6023      	str	r3, [r4, #0]
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	6863      	ldr	r3, [r4, #4]
 8006c28:	1852      	adds	r2, r2, r1
 8006c2a:	9202      	str	r2, [sp, #8]
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	0038      	movs	r0, r7
 8006c30:	002b      	movs	r3, r5
 8006c32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c34:	f7ff febc 	bl	80069b0 <__cvt>
 8006c38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c3a:	0005      	movs	r5, r0
 8006c3c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c3e:	2b47      	cmp	r3, #71	; 0x47
 8006c40:	d108      	bne.n	8006c54 <_printf_float+0x150>
 8006c42:	1ccb      	adds	r3, r1, #3
 8006c44:	db02      	blt.n	8006c4c <_printf_float+0x148>
 8006c46:	6863      	ldr	r3, [r4, #4]
 8006c48:	4299      	cmp	r1, r3
 8006c4a:	dd48      	ble.n	8006cde <_printf_float+0x1da>
 8006c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c4e:	3b02      	subs	r3, #2
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	930a      	str	r3, [sp, #40]	; 0x28
 8006c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c56:	2b65      	cmp	r3, #101	; 0x65
 8006c58:	d824      	bhi.n	8006ca4 <_printf_float+0x1a0>
 8006c5a:	0020      	movs	r0, r4
 8006c5c:	001a      	movs	r2, r3
 8006c5e:	3901      	subs	r1, #1
 8006c60:	3050      	adds	r0, #80	; 0x50
 8006c62:	9111      	str	r1, [sp, #68]	; 0x44
 8006c64:	f7ff ff07 	bl	8006a76 <__exponent>
 8006c68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c6a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006c6c:	1813      	adds	r3, r2, r0
 8006c6e:	6123      	str	r3, [r4, #16]
 8006c70:	2a01      	cmp	r2, #1
 8006c72:	dc02      	bgt.n	8006c7a <_printf_float+0x176>
 8006c74:	6822      	ldr	r2, [r4, #0]
 8006c76:	07d2      	lsls	r2, r2, #31
 8006c78:	d501      	bpl.n	8006c7e <_printf_float+0x17a>
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	6123      	str	r3, [r4, #16]
 8006c7e:	2323      	movs	r3, #35	; 0x23
 8006c80:	aa08      	add	r2, sp, #32
 8006c82:	189b      	adds	r3, r3, r2
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d100      	bne.n	8006c8c <_printf_float+0x188>
 8006c8a:	e78f      	b.n	8006bac <_printf_float+0xa8>
 8006c8c:	0023      	movs	r3, r4
 8006c8e:	222d      	movs	r2, #45	; 0x2d
 8006c90:	3343      	adds	r3, #67	; 0x43
 8006c92:	701a      	strb	r2, [r3, #0]
 8006c94:	e78a      	b.n	8006bac <_printf_float+0xa8>
 8006c96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c98:	2a47      	cmp	r2, #71	; 0x47
 8006c9a:	d1b4      	bne.n	8006c06 <_printf_float+0x102>
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1b2      	bne.n	8006c06 <_printf_float+0x102>
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	e7af      	b.n	8006c04 <_printf_float+0x100>
 8006ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ca6:	2b66      	cmp	r3, #102	; 0x66
 8006ca8:	d11b      	bne.n	8006ce2 <_printf_float+0x1de>
 8006caa:	6863      	ldr	r3, [r4, #4]
 8006cac:	2900      	cmp	r1, #0
 8006cae:	dd0d      	ble.n	8006ccc <_printf_float+0x1c8>
 8006cb0:	6121      	str	r1, [r4, #16]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d102      	bne.n	8006cbc <_printf_float+0x1b8>
 8006cb6:	6822      	ldr	r2, [r4, #0]
 8006cb8:	07d2      	lsls	r2, r2, #31
 8006cba:	d502      	bpl.n	8006cc2 <_printf_float+0x1be>
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	1859      	adds	r1, r3, r1
 8006cc0:	6121      	str	r1, [r4, #16]
 8006cc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cc4:	65a3      	str	r3, [r4, #88]	; 0x58
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cca:	e7d8      	b.n	8006c7e <_printf_float+0x17a>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d103      	bne.n	8006cd8 <_printf_float+0x1d4>
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	6821      	ldr	r1, [r4, #0]
 8006cd4:	4211      	tst	r1, r2
 8006cd6:	d000      	beq.n	8006cda <_printf_float+0x1d6>
 8006cd8:	1c9a      	adds	r2, r3, #2
 8006cda:	6122      	str	r2, [r4, #16]
 8006cdc:	e7f1      	b.n	8006cc2 <_printf_float+0x1be>
 8006cde:	2367      	movs	r3, #103	; 0x67
 8006ce0:	930a      	str	r3, [sp, #40]	; 0x28
 8006ce2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	db06      	blt.n	8006cf8 <_printf_float+0x1f4>
 8006cea:	6822      	ldr	r2, [r4, #0]
 8006cec:	6123      	str	r3, [r4, #16]
 8006cee:	07d2      	lsls	r2, r2, #31
 8006cf0:	d5e7      	bpl.n	8006cc2 <_printf_float+0x1be>
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	6123      	str	r3, [r4, #16]
 8006cf6:	e7e4      	b.n	8006cc2 <_printf_float+0x1be>
 8006cf8:	2101      	movs	r1, #1
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	dc01      	bgt.n	8006d02 <_printf_float+0x1fe>
 8006cfe:	1849      	adds	r1, r1, r1
 8006d00:	1ac9      	subs	r1, r1, r3
 8006d02:	1852      	adds	r2, r2, r1
 8006d04:	e7e9      	b.n	8006cda <_printf_float+0x1d6>
 8006d06:	6822      	ldr	r2, [r4, #0]
 8006d08:	0553      	lsls	r3, r2, #21
 8006d0a:	d407      	bmi.n	8006d1c <_printf_float+0x218>
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	002a      	movs	r2, r5
 8006d10:	0038      	movs	r0, r7
 8006d12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d14:	47b0      	blx	r6
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	d128      	bne.n	8006d6c <_printf_float+0x268>
 8006d1a:	e751      	b.n	8006bc0 <_printf_float+0xbc>
 8006d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d1e:	2b65      	cmp	r3, #101	; 0x65
 8006d20:	d800      	bhi.n	8006d24 <_printf_float+0x220>
 8006d22:	e0e1      	b.n	8006ee8 <_printf_float+0x3e4>
 8006d24:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006d26:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f7f9 fb8e 	bl	800044c <__aeabi_dcmpeq>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	d031      	beq.n	8006d98 <_printf_float+0x294>
 8006d34:	2301      	movs	r3, #1
 8006d36:	0038      	movs	r0, r7
 8006d38:	4a34      	ldr	r2, [pc, #208]	; (8006e0c <_printf_float+0x308>)
 8006d3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d3c:	47b0      	blx	r6
 8006d3e:	1c43      	adds	r3, r0, #1
 8006d40:	d100      	bne.n	8006d44 <_printf_float+0x240>
 8006d42:	e73d      	b.n	8006bc0 <_printf_float+0xbc>
 8006d44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d46:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	db02      	blt.n	8006d52 <_printf_float+0x24e>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	07db      	lsls	r3, r3, #31
 8006d50:	d50c      	bpl.n	8006d6c <_printf_float+0x268>
 8006d52:	0038      	movs	r0, r7
 8006d54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d5a:	47b0      	blx	r6
 8006d5c:	2500      	movs	r5, #0
 8006d5e:	1c43      	adds	r3, r0, #1
 8006d60:	d100      	bne.n	8006d64 <_printf_float+0x260>
 8006d62:	e72d      	b.n	8006bc0 <_printf_float+0xbc>
 8006d64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d66:	3b01      	subs	r3, #1
 8006d68:	42ab      	cmp	r3, r5
 8006d6a:	dc0a      	bgt.n	8006d82 <_printf_float+0x27e>
 8006d6c:	6823      	ldr	r3, [r4, #0]
 8006d6e:	079b      	lsls	r3, r3, #30
 8006d70:	d500      	bpl.n	8006d74 <_printf_float+0x270>
 8006d72:	e106      	b.n	8006f82 <_printf_float+0x47e>
 8006d74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d76:	68e0      	ldr	r0, [r4, #12]
 8006d78:	4298      	cmp	r0, r3
 8006d7a:	db00      	blt.n	8006d7e <_printf_float+0x27a>
 8006d7c:	e722      	b.n	8006bc4 <_printf_float+0xc0>
 8006d7e:	0018      	movs	r0, r3
 8006d80:	e720      	b.n	8006bc4 <_printf_float+0xc0>
 8006d82:	0022      	movs	r2, r4
 8006d84:	2301      	movs	r3, #1
 8006d86:	0038      	movs	r0, r7
 8006d88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d8a:	321a      	adds	r2, #26
 8006d8c:	47b0      	blx	r6
 8006d8e:	1c43      	adds	r3, r0, #1
 8006d90:	d100      	bne.n	8006d94 <_printf_float+0x290>
 8006d92:	e715      	b.n	8006bc0 <_printf_float+0xbc>
 8006d94:	3501      	adds	r5, #1
 8006d96:	e7e5      	b.n	8006d64 <_printf_float+0x260>
 8006d98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	dc38      	bgt.n	8006e10 <_printf_float+0x30c>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	0038      	movs	r0, r7
 8006da2:	4a1a      	ldr	r2, [pc, #104]	; (8006e0c <_printf_float+0x308>)
 8006da4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006da6:	47b0      	blx	r6
 8006da8:	1c43      	adds	r3, r0, #1
 8006daa:	d100      	bne.n	8006dae <_printf_float+0x2aa>
 8006dac:	e708      	b.n	8006bc0 <_printf_float+0xbc>
 8006dae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006db0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006db2:	4313      	orrs	r3, r2
 8006db4:	d102      	bne.n	8006dbc <_printf_float+0x2b8>
 8006db6:	6823      	ldr	r3, [r4, #0]
 8006db8:	07db      	lsls	r3, r3, #31
 8006dba:	d5d7      	bpl.n	8006d6c <_printf_float+0x268>
 8006dbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dbe:	0038      	movs	r0, r7
 8006dc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dc4:	47b0      	blx	r6
 8006dc6:	1c43      	adds	r3, r0, #1
 8006dc8:	d100      	bne.n	8006dcc <_printf_float+0x2c8>
 8006dca:	e6f9      	b.n	8006bc0 <_printf_float+0xbc>
 8006dcc:	2300      	movs	r3, #0
 8006dce:	930a      	str	r3, [sp, #40]	; 0x28
 8006dd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006dd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dd4:	425b      	negs	r3, r3
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	dc01      	bgt.n	8006dde <_printf_float+0x2da>
 8006dda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ddc:	e797      	b.n	8006d0e <_printf_float+0x20a>
 8006dde:	0022      	movs	r2, r4
 8006de0:	2301      	movs	r3, #1
 8006de2:	0038      	movs	r0, r7
 8006de4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006de6:	321a      	adds	r2, #26
 8006de8:	47b0      	blx	r6
 8006dea:	1c43      	adds	r3, r0, #1
 8006dec:	d100      	bne.n	8006df0 <_printf_float+0x2ec>
 8006dee:	e6e7      	b.n	8006bc0 <_printf_float+0xbc>
 8006df0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006df2:	3301      	adds	r3, #1
 8006df4:	e7eb      	b.n	8006dce <_printf_float+0x2ca>
 8006df6:	46c0      	nop			; (mov r8, r8)
 8006df8:	7fefffff 	.word	0x7fefffff
 8006dfc:	0800b6dc 	.word	0x0800b6dc
 8006e00:	0800b6e0 	.word	0x0800b6e0
 8006e04:	0800b6e4 	.word	0x0800b6e4
 8006e08:	0800b6e8 	.word	0x0800b6e8
 8006e0c:	0800b6ec 	.word	0x0800b6ec
 8006e10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e14:	920a      	str	r2, [sp, #40]	; 0x28
 8006e16:	429a      	cmp	r2, r3
 8006e18:	dd00      	ble.n	8006e1c <_printf_float+0x318>
 8006e1a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	dc3c      	bgt.n	8006e9c <_printf_float+0x398>
 8006e22:	2300      	movs	r3, #0
 8006e24:	930d      	str	r3, [sp, #52]	; 0x34
 8006e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e28:	43db      	mvns	r3, r3
 8006e2a:	17db      	asrs	r3, r3, #31
 8006e2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e32:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e36:	4013      	ands	r3, r2
 8006e38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	dc34      	bgt.n	8006eac <_printf_float+0x3a8>
 8006e42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e46:	4293      	cmp	r3, r2
 8006e48:	db3d      	blt.n	8006ec6 <_printf_float+0x3c2>
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	07db      	lsls	r3, r3, #31
 8006e4e:	d43a      	bmi.n	8006ec6 <_printf_float+0x3c2>
 8006e50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e54:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	1a52      	subs	r2, r2, r1
 8006e5a:	920a      	str	r2, [sp, #40]	; 0x28
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	dd00      	ble.n	8006e62 <_printf_float+0x35e>
 8006e60:	930a      	str	r3, [sp, #40]	; 0x28
 8006e62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	dc36      	bgt.n	8006ed6 <_printf_float+0x3d2>
 8006e68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e6a:	2500      	movs	r5, #0
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	17db      	asrs	r3, r3, #31
 8006e70:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006e74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e76:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e78:	1a9b      	subs	r3, r3, r2
 8006e7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e7c:	400a      	ands	r2, r1
 8006e7e:	1a9b      	subs	r3, r3, r2
 8006e80:	42ab      	cmp	r3, r5
 8006e82:	dc00      	bgt.n	8006e86 <_printf_float+0x382>
 8006e84:	e772      	b.n	8006d6c <_printf_float+0x268>
 8006e86:	0022      	movs	r2, r4
 8006e88:	2301      	movs	r3, #1
 8006e8a:	0038      	movs	r0, r7
 8006e8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e8e:	321a      	adds	r2, #26
 8006e90:	47b0      	blx	r6
 8006e92:	1c43      	adds	r3, r0, #1
 8006e94:	d100      	bne.n	8006e98 <_printf_float+0x394>
 8006e96:	e693      	b.n	8006bc0 <_printf_float+0xbc>
 8006e98:	3501      	adds	r5, #1
 8006e9a:	e7ea      	b.n	8006e72 <_printf_float+0x36e>
 8006e9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e9e:	002a      	movs	r2, r5
 8006ea0:	0038      	movs	r0, r7
 8006ea2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ea4:	47b0      	blx	r6
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	d1bb      	bne.n	8006e22 <_printf_float+0x31e>
 8006eaa:	e689      	b.n	8006bc0 <_printf_float+0xbc>
 8006eac:	0022      	movs	r2, r4
 8006eae:	2301      	movs	r3, #1
 8006eb0:	0038      	movs	r0, r7
 8006eb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006eb4:	321a      	adds	r2, #26
 8006eb6:	47b0      	blx	r6
 8006eb8:	1c43      	adds	r3, r0, #1
 8006eba:	d100      	bne.n	8006ebe <_printf_float+0x3ba>
 8006ebc:	e680      	b.n	8006bc0 <_printf_float+0xbc>
 8006ebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	930d      	str	r3, [sp, #52]	; 0x34
 8006ec4:	e7b3      	b.n	8006e2e <_printf_float+0x32a>
 8006ec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ec8:	0038      	movs	r0, r7
 8006eca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ecc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ece:	47b0      	blx	r6
 8006ed0:	1c43      	adds	r3, r0, #1
 8006ed2:	d1bd      	bne.n	8006e50 <_printf_float+0x34c>
 8006ed4:	e674      	b.n	8006bc0 <_printf_float+0xbc>
 8006ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ed8:	0038      	movs	r0, r7
 8006eda:	18ea      	adds	r2, r5, r3
 8006edc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee0:	47b0      	blx	r6
 8006ee2:	1c43      	adds	r3, r0, #1
 8006ee4:	d1c0      	bne.n	8006e68 <_printf_float+0x364>
 8006ee6:	e66b      	b.n	8006bc0 <_printf_float+0xbc>
 8006ee8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	dc02      	bgt.n	8006ef4 <_printf_float+0x3f0>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	421a      	tst	r2, r3
 8006ef2:	d034      	beq.n	8006f5e <_printf_float+0x45a>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	002a      	movs	r2, r5
 8006ef8:	0038      	movs	r0, r7
 8006efa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006efc:	47b0      	blx	r6
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	d100      	bne.n	8006f04 <_printf_float+0x400>
 8006f02:	e65d      	b.n	8006bc0 <_printf_float+0xbc>
 8006f04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f06:	0038      	movs	r0, r7
 8006f08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f0c:	47b0      	blx	r6
 8006f0e:	1c43      	adds	r3, r0, #1
 8006f10:	d100      	bne.n	8006f14 <_printf_float+0x410>
 8006f12:	e655      	b.n	8006bc0 <_printf_float+0xbc>
 8006f14:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006f16:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006f18:	2200      	movs	r2, #0
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f7f9 fa96 	bl	800044c <__aeabi_dcmpeq>
 8006f20:	2800      	cmp	r0, #0
 8006f22:	d11a      	bne.n	8006f5a <_printf_float+0x456>
 8006f24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f26:	1c6a      	adds	r2, r5, #1
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	0038      	movs	r0, r7
 8006f2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f2e:	47b0      	blx	r6
 8006f30:	1c43      	adds	r3, r0, #1
 8006f32:	d10e      	bne.n	8006f52 <_printf_float+0x44e>
 8006f34:	e644      	b.n	8006bc0 <_printf_float+0xbc>
 8006f36:	0022      	movs	r2, r4
 8006f38:	2301      	movs	r3, #1
 8006f3a:	0038      	movs	r0, r7
 8006f3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f3e:	321a      	adds	r2, #26
 8006f40:	47b0      	blx	r6
 8006f42:	1c43      	adds	r3, r0, #1
 8006f44:	d100      	bne.n	8006f48 <_printf_float+0x444>
 8006f46:	e63b      	b.n	8006bc0 <_printf_float+0xbc>
 8006f48:	3501      	adds	r5, #1
 8006f4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	42ab      	cmp	r3, r5
 8006f50:	dcf1      	bgt.n	8006f36 <_printf_float+0x432>
 8006f52:	0022      	movs	r2, r4
 8006f54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f56:	3250      	adds	r2, #80	; 0x50
 8006f58:	e6da      	b.n	8006d10 <_printf_float+0x20c>
 8006f5a:	2500      	movs	r5, #0
 8006f5c:	e7f5      	b.n	8006f4a <_printf_float+0x446>
 8006f5e:	002a      	movs	r2, r5
 8006f60:	e7e3      	b.n	8006f2a <_printf_float+0x426>
 8006f62:	0022      	movs	r2, r4
 8006f64:	2301      	movs	r3, #1
 8006f66:	0038      	movs	r0, r7
 8006f68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f6a:	3219      	adds	r2, #25
 8006f6c:	47b0      	blx	r6
 8006f6e:	1c43      	adds	r3, r0, #1
 8006f70:	d100      	bne.n	8006f74 <_printf_float+0x470>
 8006f72:	e625      	b.n	8006bc0 <_printf_float+0xbc>
 8006f74:	3501      	adds	r5, #1
 8006f76:	68e3      	ldr	r3, [r4, #12]
 8006f78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006f7a:	1a9b      	subs	r3, r3, r2
 8006f7c:	42ab      	cmp	r3, r5
 8006f7e:	dcf0      	bgt.n	8006f62 <_printf_float+0x45e>
 8006f80:	e6f8      	b.n	8006d74 <_printf_float+0x270>
 8006f82:	2500      	movs	r5, #0
 8006f84:	e7f7      	b.n	8006f76 <_printf_float+0x472>
 8006f86:	46c0      	nop			; (mov r8, r8)

08006f88 <_printf_common>:
 8006f88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f8a:	0015      	movs	r5, r2
 8006f8c:	9301      	str	r3, [sp, #4]
 8006f8e:	688a      	ldr	r2, [r1, #8]
 8006f90:	690b      	ldr	r3, [r1, #16]
 8006f92:	000c      	movs	r4, r1
 8006f94:	9000      	str	r0, [sp, #0]
 8006f96:	4293      	cmp	r3, r2
 8006f98:	da00      	bge.n	8006f9c <_printf_common+0x14>
 8006f9a:	0013      	movs	r3, r2
 8006f9c:	0022      	movs	r2, r4
 8006f9e:	602b      	str	r3, [r5, #0]
 8006fa0:	3243      	adds	r2, #67	; 0x43
 8006fa2:	7812      	ldrb	r2, [r2, #0]
 8006fa4:	2a00      	cmp	r2, #0
 8006fa6:	d001      	beq.n	8006fac <_printf_common+0x24>
 8006fa8:	3301      	adds	r3, #1
 8006faa:	602b      	str	r3, [r5, #0]
 8006fac:	6823      	ldr	r3, [r4, #0]
 8006fae:	069b      	lsls	r3, r3, #26
 8006fb0:	d502      	bpl.n	8006fb8 <_printf_common+0x30>
 8006fb2:	682b      	ldr	r3, [r5, #0]
 8006fb4:	3302      	adds	r3, #2
 8006fb6:	602b      	str	r3, [r5, #0]
 8006fb8:	6822      	ldr	r2, [r4, #0]
 8006fba:	2306      	movs	r3, #6
 8006fbc:	0017      	movs	r7, r2
 8006fbe:	401f      	ands	r7, r3
 8006fc0:	421a      	tst	r2, r3
 8006fc2:	d027      	beq.n	8007014 <_printf_common+0x8c>
 8006fc4:	0023      	movs	r3, r4
 8006fc6:	3343      	adds	r3, #67	; 0x43
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	1e5a      	subs	r2, r3, #1
 8006fcc:	4193      	sbcs	r3, r2
 8006fce:	6822      	ldr	r2, [r4, #0]
 8006fd0:	0692      	lsls	r2, r2, #26
 8006fd2:	d430      	bmi.n	8007036 <_printf_common+0xae>
 8006fd4:	0022      	movs	r2, r4
 8006fd6:	9901      	ldr	r1, [sp, #4]
 8006fd8:	9800      	ldr	r0, [sp, #0]
 8006fda:	9e08      	ldr	r6, [sp, #32]
 8006fdc:	3243      	adds	r2, #67	; 0x43
 8006fde:	47b0      	blx	r6
 8006fe0:	1c43      	adds	r3, r0, #1
 8006fe2:	d025      	beq.n	8007030 <_printf_common+0xa8>
 8006fe4:	2306      	movs	r3, #6
 8006fe6:	6820      	ldr	r0, [r4, #0]
 8006fe8:	682a      	ldr	r2, [r5, #0]
 8006fea:	68e1      	ldr	r1, [r4, #12]
 8006fec:	2500      	movs	r5, #0
 8006fee:	4003      	ands	r3, r0
 8006ff0:	2b04      	cmp	r3, #4
 8006ff2:	d103      	bne.n	8006ffc <_printf_common+0x74>
 8006ff4:	1a8d      	subs	r5, r1, r2
 8006ff6:	43eb      	mvns	r3, r5
 8006ff8:	17db      	asrs	r3, r3, #31
 8006ffa:	401d      	ands	r5, r3
 8006ffc:	68a3      	ldr	r3, [r4, #8]
 8006ffe:	6922      	ldr	r2, [r4, #16]
 8007000:	4293      	cmp	r3, r2
 8007002:	dd01      	ble.n	8007008 <_printf_common+0x80>
 8007004:	1a9b      	subs	r3, r3, r2
 8007006:	18ed      	adds	r5, r5, r3
 8007008:	2700      	movs	r7, #0
 800700a:	42bd      	cmp	r5, r7
 800700c:	d120      	bne.n	8007050 <_printf_common+0xc8>
 800700e:	2000      	movs	r0, #0
 8007010:	e010      	b.n	8007034 <_printf_common+0xac>
 8007012:	3701      	adds	r7, #1
 8007014:	68e3      	ldr	r3, [r4, #12]
 8007016:	682a      	ldr	r2, [r5, #0]
 8007018:	1a9b      	subs	r3, r3, r2
 800701a:	42bb      	cmp	r3, r7
 800701c:	ddd2      	ble.n	8006fc4 <_printf_common+0x3c>
 800701e:	0022      	movs	r2, r4
 8007020:	2301      	movs	r3, #1
 8007022:	9901      	ldr	r1, [sp, #4]
 8007024:	9800      	ldr	r0, [sp, #0]
 8007026:	9e08      	ldr	r6, [sp, #32]
 8007028:	3219      	adds	r2, #25
 800702a:	47b0      	blx	r6
 800702c:	1c43      	adds	r3, r0, #1
 800702e:	d1f0      	bne.n	8007012 <_printf_common+0x8a>
 8007030:	2001      	movs	r0, #1
 8007032:	4240      	negs	r0, r0
 8007034:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007036:	2030      	movs	r0, #48	; 0x30
 8007038:	18e1      	adds	r1, r4, r3
 800703a:	3143      	adds	r1, #67	; 0x43
 800703c:	7008      	strb	r0, [r1, #0]
 800703e:	0021      	movs	r1, r4
 8007040:	1c5a      	adds	r2, r3, #1
 8007042:	3145      	adds	r1, #69	; 0x45
 8007044:	7809      	ldrb	r1, [r1, #0]
 8007046:	18a2      	adds	r2, r4, r2
 8007048:	3243      	adds	r2, #67	; 0x43
 800704a:	3302      	adds	r3, #2
 800704c:	7011      	strb	r1, [r2, #0]
 800704e:	e7c1      	b.n	8006fd4 <_printf_common+0x4c>
 8007050:	0022      	movs	r2, r4
 8007052:	2301      	movs	r3, #1
 8007054:	9901      	ldr	r1, [sp, #4]
 8007056:	9800      	ldr	r0, [sp, #0]
 8007058:	9e08      	ldr	r6, [sp, #32]
 800705a:	321a      	adds	r2, #26
 800705c:	47b0      	blx	r6
 800705e:	1c43      	adds	r3, r0, #1
 8007060:	d0e6      	beq.n	8007030 <_printf_common+0xa8>
 8007062:	3701      	adds	r7, #1
 8007064:	e7d1      	b.n	800700a <_printf_common+0x82>
	...

08007068 <_printf_i>:
 8007068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800706a:	b08b      	sub	sp, #44	; 0x2c
 800706c:	9206      	str	r2, [sp, #24]
 800706e:	000a      	movs	r2, r1
 8007070:	3243      	adds	r2, #67	; 0x43
 8007072:	9307      	str	r3, [sp, #28]
 8007074:	9005      	str	r0, [sp, #20]
 8007076:	9204      	str	r2, [sp, #16]
 8007078:	7e0a      	ldrb	r2, [r1, #24]
 800707a:	000c      	movs	r4, r1
 800707c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800707e:	2a78      	cmp	r2, #120	; 0x78
 8007080:	d807      	bhi.n	8007092 <_printf_i+0x2a>
 8007082:	2a62      	cmp	r2, #98	; 0x62
 8007084:	d809      	bhi.n	800709a <_printf_i+0x32>
 8007086:	2a00      	cmp	r2, #0
 8007088:	d100      	bne.n	800708c <_printf_i+0x24>
 800708a:	e0c1      	b.n	8007210 <_printf_i+0x1a8>
 800708c:	2a58      	cmp	r2, #88	; 0x58
 800708e:	d100      	bne.n	8007092 <_printf_i+0x2a>
 8007090:	e08c      	b.n	80071ac <_printf_i+0x144>
 8007092:	0026      	movs	r6, r4
 8007094:	3642      	adds	r6, #66	; 0x42
 8007096:	7032      	strb	r2, [r6, #0]
 8007098:	e022      	b.n	80070e0 <_printf_i+0x78>
 800709a:	0010      	movs	r0, r2
 800709c:	3863      	subs	r0, #99	; 0x63
 800709e:	2815      	cmp	r0, #21
 80070a0:	d8f7      	bhi.n	8007092 <_printf_i+0x2a>
 80070a2:	f7f9 f843 	bl	800012c <__gnu_thumb1_case_shi>
 80070a6:	0016      	.short	0x0016
 80070a8:	fff6001f 	.word	0xfff6001f
 80070ac:	fff6fff6 	.word	0xfff6fff6
 80070b0:	001ffff6 	.word	0x001ffff6
 80070b4:	fff6fff6 	.word	0xfff6fff6
 80070b8:	fff6fff6 	.word	0xfff6fff6
 80070bc:	003600a8 	.word	0x003600a8
 80070c0:	fff6009a 	.word	0xfff6009a
 80070c4:	00b9fff6 	.word	0x00b9fff6
 80070c8:	0036fff6 	.word	0x0036fff6
 80070cc:	fff6fff6 	.word	0xfff6fff6
 80070d0:	009e      	.short	0x009e
 80070d2:	0026      	movs	r6, r4
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	3642      	adds	r6, #66	; 0x42
 80070d8:	1d11      	adds	r1, r2, #4
 80070da:	6019      	str	r1, [r3, #0]
 80070dc:	6813      	ldr	r3, [r2, #0]
 80070de:	7033      	strb	r3, [r6, #0]
 80070e0:	2301      	movs	r3, #1
 80070e2:	e0a7      	b.n	8007234 <_printf_i+0x1cc>
 80070e4:	6808      	ldr	r0, [r1, #0]
 80070e6:	6819      	ldr	r1, [r3, #0]
 80070e8:	1d0a      	adds	r2, r1, #4
 80070ea:	0605      	lsls	r5, r0, #24
 80070ec:	d50b      	bpl.n	8007106 <_printf_i+0x9e>
 80070ee:	680d      	ldr	r5, [r1, #0]
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	2d00      	cmp	r5, #0
 80070f4:	da03      	bge.n	80070fe <_printf_i+0x96>
 80070f6:	232d      	movs	r3, #45	; 0x2d
 80070f8:	9a04      	ldr	r2, [sp, #16]
 80070fa:	426d      	negs	r5, r5
 80070fc:	7013      	strb	r3, [r2, #0]
 80070fe:	4b61      	ldr	r3, [pc, #388]	; (8007284 <_printf_i+0x21c>)
 8007100:	270a      	movs	r7, #10
 8007102:	9303      	str	r3, [sp, #12]
 8007104:	e01b      	b.n	800713e <_printf_i+0xd6>
 8007106:	680d      	ldr	r5, [r1, #0]
 8007108:	601a      	str	r2, [r3, #0]
 800710a:	0641      	lsls	r1, r0, #25
 800710c:	d5f1      	bpl.n	80070f2 <_printf_i+0x8a>
 800710e:	b22d      	sxth	r5, r5
 8007110:	e7ef      	b.n	80070f2 <_printf_i+0x8a>
 8007112:	680d      	ldr	r5, [r1, #0]
 8007114:	6819      	ldr	r1, [r3, #0]
 8007116:	1d08      	adds	r0, r1, #4
 8007118:	6018      	str	r0, [r3, #0]
 800711a:	062e      	lsls	r6, r5, #24
 800711c:	d501      	bpl.n	8007122 <_printf_i+0xba>
 800711e:	680d      	ldr	r5, [r1, #0]
 8007120:	e003      	b.n	800712a <_printf_i+0xc2>
 8007122:	066d      	lsls	r5, r5, #25
 8007124:	d5fb      	bpl.n	800711e <_printf_i+0xb6>
 8007126:	680d      	ldr	r5, [r1, #0]
 8007128:	b2ad      	uxth	r5, r5
 800712a:	4b56      	ldr	r3, [pc, #344]	; (8007284 <_printf_i+0x21c>)
 800712c:	2708      	movs	r7, #8
 800712e:	9303      	str	r3, [sp, #12]
 8007130:	2a6f      	cmp	r2, #111	; 0x6f
 8007132:	d000      	beq.n	8007136 <_printf_i+0xce>
 8007134:	3702      	adds	r7, #2
 8007136:	0023      	movs	r3, r4
 8007138:	2200      	movs	r2, #0
 800713a:	3343      	adds	r3, #67	; 0x43
 800713c:	701a      	strb	r2, [r3, #0]
 800713e:	6863      	ldr	r3, [r4, #4]
 8007140:	60a3      	str	r3, [r4, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	db03      	blt.n	800714e <_printf_i+0xe6>
 8007146:	2204      	movs	r2, #4
 8007148:	6821      	ldr	r1, [r4, #0]
 800714a:	4391      	bics	r1, r2
 800714c:	6021      	str	r1, [r4, #0]
 800714e:	2d00      	cmp	r5, #0
 8007150:	d102      	bne.n	8007158 <_printf_i+0xf0>
 8007152:	9e04      	ldr	r6, [sp, #16]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00c      	beq.n	8007172 <_printf_i+0x10a>
 8007158:	9e04      	ldr	r6, [sp, #16]
 800715a:	0028      	movs	r0, r5
 800715c:	0039      	movs	r1, r7
 800715e:	f7f9 f875 	bl	800024c <__aeabi_uidivmod>
 8007162:	9b03      	ldr	r3, [sp, #12]
 8007164:	3e01      	subs	r6, #1
 8007166:	5c5b      	ldrb	r3, [r3, r1]
 8007168:	7033      	strb	r3, [r6, #0]
 800716a:	002b      	movs	r3, r5
 800716c:	0005      	movs	r5, r0
 800716e:	429f      	cmp	r7, r3
 8007170:	d9f3      	bls.n	800715a <_printf_i+0xf2>
 8007172:	2f08      	cmp	r7, #8
 8007174:	d109      	bne.n	800718a <_printf_i+0x122>
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	07db      	lsls	r3, r3, #31
 800717a:	d506      	bpl.n	800718a <_printf_i+0x122>
 800717c:	6863      	ldr	r3, [r4, #4]
 800717e:	6922      	ldr	r2, [r4, #16]
 8007180:	4293      	cmp	r3, r2
 8007182:	dc02      	bgt.n	800718a <_printf_i+0x122>
 8007184:	2330      	movs	r3, #48	; 0x30
 8007186:	3e01      	subs	r6, #1
 8007188:	7033      	strb	r3, [r6, #0]
 800718a:	9b04      	ldr	r3, [sp, #16]
 800718c:	1b9b      	subs	r3, r3, r6
 800718e:	6123      	str	r3, [r4, #16]
 8007190:	9b07      	ldr	r3, [sp, #28]
 8007192:	0021      	movs	r1, r4
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	9805      	ldr	r0, [sp, #20]
 8007198:	9b06      	ldr	r3, [sp, #24]
 800719a:	aa09      	add	r2, sp, #36	; 0x24
 800719c:	f7ff fef4 	bl	8006f88 <_printf_common>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	d14c      	bne.n	800723e <_printf_i+0x1d6>
 80071a4:	2001      	movs	r0, #1
 80071a6:	4240      	negs	r0, r0
 80071a8:	b00b      	add	sp, #44	; 0x2c
 80071aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ac:	3145      	adds	r1, #69	; 0x45
 80071ae:	700a      	strb	r2, [r1, #0]
 80071b0:	4a34      	ldr	r2, [pc, #208]	; (8007284 <_printf_i+0x21c>)
 80071b2:	9203      	str	r2, [sp, #12]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	6821      	ldr	r1, [r4, #0]
 80071b8:	ca20      	ldmia	r2!, {r5}
 80071ba:	601a      	str	r2, [r3, #0]
 80071bc:	0608      	lsls	r0, r1, #24
 80071be:	d516      	bpl.n	80071ee <_printf_i+0x186>
 80071c0:	07cb      	lsls	r3, r1, #31
 80071c2:	d502      	bpl.n	80071ca <_printf_i+0x162>
 80071c4:	2320      	movs	r3, #32
 80071c6:	4319      	orrs	r1, r3
 80071c8:	6021      	str	r1, [r4, #0]
 80071ca:	2710      	movs	r7, #16
 80071cc:	2d00      	cmp	r5, #0
 80071ce:	d1b2      	bne.n	8007136 <_printf_i+0xce>
 80071d0:	2320      	movs	r3, #32
 80071d2:	6822      	ldr	r2, [r4, #0]
 80071d4:	439a      	bics	r2, r3
 80071d6:	6022      	str	r2, [r4, #0]
 80071d8:	e7ad      	b.n	8007136 <_printf_i+0xce>
 80071da:	2220      	movs	r2, #32
 80071dc:	6809      	ldr	r1, [r1, #0]
 80071de:	430a      	orrs	r2, r1
 80071e0:	6022      	str	r2, [r4, #0]
 80071e2:	0022      	movs	r2, r4
 80071e4:	2178      	movs	r1, #120	; 0x78
 80071e6:	3245      	adds	r2, #69	; 0x45
 80071e8:	7011      	strb	r1, [r2, #0]
 80071ea:	4a27      	ldr	r2, [pc, #156]	; (8007288 <_printf_i+0x220>)
 80071ec:	e7e1      	b.n	80071b2 <_printf_i+0x14a>
 80071ee:	0648      	lsls	r0, r1, #25
 80071f0:	d5e6      	bpl.n	80071c0 <_printf_i+0x158>
 80071f2:	b2ad      	uxth	r5, r5
 80071f4:	e7e4      	b.n	80071c0 <_printf_i+0x158>
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	680d      	ldr	r5, [r1, #0]
 80071fa:	1d10      	adds	r0, r2, #4
 80071fc:	6949      	ldr	r1, [r1, #20]
 80071fe:	6018      	str	r0, [r3, #0]
 8007200:	6813      	ldr	r3, [r2, #0]
 8007202:	062e      	lsls	r6, r5, #24
 8007204:	d501      	bpl.n	800720a <_printf_i+0x1a2>
 8007206:	6019      	str	r1, [r3, #0]
 8007208:	e002      	b.n	8007210 <_printf_i+0x1a8>
 800720a:	066d      	lsls	r5, r5, #25
 800720c:	d5fb      	bpl.n	8007206 <_printf_i+0x19e>
 800720e:	8019      	strh	r1, [r3, #0]
 8007210:	2300      	movs	r3, #0
 8007212:	9e04      	ldr	r6, [sp, #16]
 8007214:	6123      	str	r3, [r4, #16]
 8007216:	e7bb      	b.n	8007190 <_printf_i+0x128>
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	1d11      	adds	r1, r2, #4
 800721c:	6019      	str	r1, [r3, #0]
 800721e:	6816      	ldr	r6, [r2, #0]
 8007220:	2100      	movs	r1, #0
 8007222:	0030      	movs	r0, r6
 8007224:	6862      	ldr	r2, [r4, #4]
 8007226:	f002 fb6b 	bl	8009900 <memchr>
 800722a:	2800      	cmp	r0, #0
 800722c:	d001      	beq.n	8007232 <_printf_i+0x1ca>
 800722e:	1b80      	subs	r0, r0, r6
 8007230:	6060      	str	r0, [r4, #4]
 8007232:	6863      	ldr	r3, [r4, #4]
 8007234:	6123      	str	r3, [r4, #16]
 8007236:	2300      	movs	r3, #0
 8007238:	9a04      	ldr	r2, [sp, #16]
 800723a:	7013      	strb	r3, [r2, #0]
 800723c:	e7a8      	b.n	8007190 <_printf_i+0x128>
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	0032      	movs	r2, r6
 8007242:	9906      	ldr	r1, [sp, #24]
 8007244:	9805      	ldr	r0, [sp, #20]
 8007246:	9d07      	ldr	r5, [sp, #28]
 8007248:	47a8      	blx	r5
 800724a:	1c43      	adds	r3, r0, #1
 800724c:	d0aa      	beq.n	80071a4 <_printf_i+0x13c>
 800724e:	6823      	ldr	r3, [r4, #0]
 8007250:	079b      	lsls	r3, r3, #30
 8007252:	d415      	bmi.n	8007280 <_printf_i+0x218>
 8007254:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007256:	68e0      	ldr	r0, [r4, #12]
 8007258:	4298      	cmp	r0, r3
 800725a:	daa5      	bge.n	80071a8 <_printf_i+0x140>
 800725c:	0018      	movs	r0, r3
 800725e:	e7a3      	b.n	80071a8 <_printf_i+0x140>
 8007260:	0022      	movs	r2, r4
 8007262:	2301      	movs	r3, #1
 8007264:	9906      	ldr	r1, [sp, #24]
 8007266:	9805      	ldr	r0, [sp, #20]
 8007268:	9e07      	ldr	r6, [sp, #28]
 800726a:	3219      	adds	r2, #25
 800726c:	47b0      	blx	r6
 800726e:	1c43      	adds	r3, r0, #1
 8007270:	d098      	beq.n	80071a4 <_printf_i+0x13c>
 8007272:	3501      	adds	r5, #1
 8007274:	68e3      	ldr	r3, [r4, #12]
 8007276:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007278:	1a9b      	subs	r3, r3, r2
 800727a:	42ab      	cmp	r3, r5
 800727c:	dcf0      	bgt.n	8007260 <_printf_i+0x1f8>
 800727e:	e7e9      	b.n	8007254 <_printf_i+0x1ec>
 8007280:	2500      	movs	r5, #0
 8007282:	e7f7      	b.n	8007274 <_printf_i+0x20c>
 8007284:	0800b6ee 	.word	0x0800b6ee
 8007288:	0800b6ff 	.word	0x0800b6ff

0800728c <_scanf_float>:
 800728c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800728e:	b08b      	sub	sp, #44	; 0x2c
 8007290:	0015      	movs	r5, r2
 8007292:	9001      	str	r0, [sp, #4]
 8007294:	22ae      	movs	r2, #174	; 0xae
 8007296:	2000      	movs	r0, #0
 8007298:	9306      	str	r3, [sp, #24]
 800729a:	688b      	ldr	r3, [r1, #8]
 800729c:	000e      	movs	r6, r1
 800729e:	1e59      	subs	r1, r3, #1
 80072a0:	0052      	lsls	r2, r2, #1
 80072a2:	9005      	str	r0, [sp, #20]
 80072a4:	4291      	cmp	r1, r2
 80072a6:	d905      	bls.n	80072b4 <_scanf_float+0x28>
 80072a8:	3b5e      	subs	r3, #94	; 0x5e
 80072aa:	3bff      	subs	r3, #255	; 0xff
 80072ac:	9305      	str	r3, [sp, #20]
 80072ae:	235e      	movs	r3, #94	; 0x5e
 80072b0:	33ff      	adds	r3, #255	; 0xff
 80072b2:	60b3      	str	r3, [r6, #8]
 80072b4:	23f0      	movs	r3, #240	; 0xf0
 80072b6:	6832      	ldr	r2, [r6, #0]
 80072b8:	00db      	lsls	r3, r3, #3
 80072ba:	4313      	orrs	r3, r2
 80072bc:	6033      	str	r3, [r6, #0]
 80072be:	0033      	movs	r3, r6
 80072c0:	2400      	movs	r4, #0
 80072c2:	331c      	adds	r3, #28
 80072c4:	001f      	movs	r7, r3
 80072c6:	9303      	str	r3, [sp, #12]
 80072c8:	9402      	str	r4, [sp, #8]
 80072ca:	9408      	str	r4, [sp, #32]
 80072cc:	9407      	str	r4, [sp, #28]
 80072ce:	9400      	str	r4, [sp, #0]
 80072d0:	9404      	str	r4, [sp, #16]
 80072d2:	68b2      	ldr	r2, [r6, #8]
 80072d4:	2a00      	cmp	r2, #0
 80072d6:	d00a      	beq.n	80072ee <_scanf_float+0x62>
 80072d8:	682b      	ldr	r3, [r5, #0]
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	2b4e      	cmp	r3, #78	; 0x4e
 80072de:	d844      	bhi.n	800736a <_scanf_float+0xde>
 80072e0:	0018      	movs	r0, r3
 80072e2:	2b40      	cmp	r3, #64	; 0x40
 80072e4:	d82c      	bhi.n	8007340 <_scanf_float+0xb4>
 80072e6:	382b      	subs	r0, #43	; 0x2b
 80072e8:	b2c1      	uxtb	r1, r0
 80072ea:	290e      	cmp	r1, #14
 80072ec:	d92a      	bls.n	8007344 <_scanf_float+0xb8>
 80072ee:	9b00      	ldr	r3, [sp, #0]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d003      	beq.n	80072fc <_scanf_float+0x70>
 80072f4:	6832      	ldr	r2, [r6, #0]
 80072f6:	4ba4      	ldr	r3, [pc, #656]	; (8007588 <_scanf_float+0x2fc>)
 80072f8:	4013      	ands	r3, r2
 80072fa:	6033      	str	r3, [r6, #0]
 80072fc:	9b02      	ldr	r3, [sp, #8]
 80072fe:	3b01      	subs	r3, #1
 8007300:	2b01      	cmp	r3, #1
 8007302:	d900      	bls.n	8007306 <_scanf_float+0x7a>
 8007304:	e0f9      	b.n	80074fa <_scanf_float+0x26e>
 8007306:	24be      	movs	r4, #190	; 0xbe
 8007308:	0064      	lsls	r4, r4, #1
 800730a:	9b03      	ldr	r3, [sp, #12]
 800730c:	429f      	cmp	r7, r3
 800730e:	d900      	bls.n	8007312 <_scanf_float+0x86>
 8007310:	e0e9      	b.n	80074e6 <_scanf_float+0x25a>
 8007312:	2301      	movs	r3, #1
 8007314:	9302      	str	r3, [sp, #8]
 8007316:	e185      	b.n	8007624 <_scanf_float+0x398>
 8007318:	0018      	movs	r0, r3
 800731a:	3861      	subs	r0, #97	; 0x61
 800731c:	280d      	cmp	r0, #13
 800731e:	d8e6      	bhi.n	80072ee <_scanf_float+0x62>
 8007320:	f7f8 ff04 	bl	800012c <__gnu_thumb1_case_shi>
 8007324:	ffe50083 	.word	0xffe50083
 8007328:	ffe5ffe5 	.word	0xffe5ffe5
 800732c:	00a200b6 	.word	0x00a200b6
 8007330:	ffe5ffe5 	.word	0xffe5ffe5
 8007334:	ffe50089 	.word	0xffe50089
 8007338:	ffe5ffe5 	.word	0xffe5ffe5
 800733c:	0065ffe5 	.word	0x0065ffe5
 8007340:	3841      	subs	r0, #65	; 0x41
 8007342:	e7eb      	b.n	800731c <_scanf_float+0x90>
 8007344:	280e      	cmp	r0, #14
 8007346:	d8d2      	bhi.n	80072ee <_scanf_float+0x62>
 8007348:	f7f8 fef0 	bl	800012c <__gnu_thumb1_case_shi>
 800734c:	ffd1004b 	.word	0xffd1004b
 8007350:	0098004b 	.word	0x0098004b
 8007354:	0020ffd1 	.word	0x0020ffd1
 8007358:	00400040 	.word	0x00400040
 800735c:	00400040 	.word	0x00400040
 8007360:	00400040 	.word	0x00400040
 8007364:	00400040 	.word	0x00400040
 8007368:	0040      	.short	0x0040
 800736a:	2b6e      	cmp	r3, #110	; 0x6e
 800736c:	d809      	bhi.n	8007382 <_scanf_float+0xf6>
 800736e:	2b60      	cmp	r3, #96	; 0x60
 8007370:	d8d2      	bhi.n	8007318 <_scanf_float+0x8c>
 8007372:	2b54      	cmp	r3, #84	; 0x54
 8007374:	d07d      	beq.n	8007472 <_scanf_float+0x1e6>
 8007376:	2b59      	cmp	r3, #89	; 0x59
 8007378:	d1b9      	bne.n	80072ee <_scanf_float+0x62>
 800737a:	2c07      	cmp	r4, #7
 800737c:	d1b7      	bne.n	80072ee <_scanf_float+0x62>
 800737e:	2408      	movs	r4, #8
 8007380:	e02c      	b.n	80073dc <_scanf_float+0x150>
 8007382:	2b74      	cmp	r3, #116	; 0x74
 8007384:	d075      	beq.n	8007472 <_scanf_float+0x1e6>
 8007386:	2b79      	cmp	r3, #121	; 0x79
 8007388:	d0f7      	beq.n	800737a <_scanf_float+0xee>
 800738a:	e7b0      	b.n	80072ee <_scanf_float+0x62>
 800738c:	6831      	ldr	r1, [r6, #0]
 800738e:	05c8      	lsls	r0, r1, #23
 8007390:	d51c      	bpl.n	80073cc <_scanf_float+0x140>
 8007392:	2380      	movs	r3, #128	; 0x80
 8007394:	4399      	bics	r1, r3
 8007396:	9b00      	ldr	r3, [sp, #0]
 8007398:	6031      	str	r1, [r6, #0]
 800739a:	3301      	adds	r3, #1
 800739c:	9300      	str	r3, [sp, #0]
 800739e:	9b05      	ldr	r3, [sp, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d003      	beq.n	80073ac <_scanf_float+0x120>
 80073a4:	3b01      	subs	r3, #1
 80073a6:	3201      	adds	r2, #1
 80073a8:	9305      	str	r3, [sp, #20]
 80073aa:	60b2      	str	r2, [r6, #8]
 80073ac:	68b3      	ldr	r3, [r6, #8]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	60b3      	str	r3, [r6, #8]
 80073b2:	6933      	ldr	r3, [r6, #16]
 80073b4:	3301      	adds	r3, #1
 80073b6:	6133      	str	r3, [r6, #16]
 80073b8:	686b      	ldr	r3, [r5, #4]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	606b      	str	r3, [r5, #4]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	dc00      	bgt.n	80073c4 <_scanf_float+0x138>
 80073c2:	e086      	b.n	80074d2 <_scanf_float+0x246>
 80073c4:	682b      	ldr	r3, [r5, #0]
 80073c6:	3301      	adds	r3, #1
 80073c8:	602b      	str	r3, [r5, #0]
 80073ca:	e782      	b.n	80072d2 <_scanf_float+0x46>
 80073cc:	9a02      	ldr	r2, [sp, #8]
 80073ce:	1912      	adds	r2, r2, r4
 80073d0:	2a00      	cmp	r2, #0
 80073d2:	d18c      	bne.n	80072ee <_scanf_float+0x62>
 80073d4:	4a6d      	ldr	r2, [pc, #436]	; (800758c <_scanf_float+0x300>)
 80073d6:	6831      	ldr	r1, [r6, #0]
 80073d8:	400a      	ands	r2, r1
 80073da:	6032      	str	r2, [r6, #0]
 80073dc:	703b      	strb	r3, [r7, #0]
 80073de:	3701      	adds	r7, #1
 80073e0:	e7e4      	b.n	80073ac <_scanf_float+0x120>
 80073e2:	2180      	movs	r1, #128	; 0x80
 80073e4:	6832      	ldr	r2, [r6, #0]
 80073e6:	420a      	tst	r2, r1
 80073e8:	d081      	beq.n	80072ee <_scanf_float+0x62>
 80073ea:	438a      	bics	r2, r1
 80073ec:	e7f5      	b.n	80073da <_scanf_float+0x14e>
 80073ee:	9a02      	ldr	r2, [sp, #8]
 80073f0:	2a00      	cmp	r2, #0
 80073f2:	d10f      	bne.n	8007414 <_scanf_float+0x188>
 80073f4:	9a00      	ldr	r2, [sp, #0]
 80073f6:	2a00      	cmp	r2, #0
 80073f8:	d10f      	bne.n	800741a <_scanf_float+0x18e>
 80073fa:	6832      	ldr	r2, [r6, #0]
 80073fc:	21e0      	movs	r1, #224	; 0xe0
 80073fe:	0010      	movs	r0, r2
 8007400:	00c9      	lsls	r1, r1, #3
 8007402:	4008      	ands	r0, r1
 8007404:	4288      	cmp	r0, r1
 8007406:	d108      	bne.n	800741a <_scanf_float+0x18e>
 8007408:	4961      	ldr	r1, [pc, #388]	; (8007590 <_scanf_float+0x304>)
 800740a:	400a      	ands	r2, r1
 800740c:	6032      	str	r2, [r6, #0]
 800740e:	2201      	movs	r2, #1
 8007410:	9202      	str	r2, [sp, #8]
 8007412:	e7e3      	b.n	80073dc <_scanf_float+0x150>
 8007414:	9a02      	ldr	r2, [sp, #8]
 8007416:	2a02      	cmp	r2, #2
 8007418:	d059      	beq.n	80074ce <_scanf_float+0x242>
 800741a:	2c01      	cmp	r4, #1
 800741c:	d002      	beq.n	8007424 <_scanf_float+0x198>
 800741e:	2c04      	cmp	r4, #4
 8007420:	d000      	beq.n	8007424 <_scanf_float+0x198>
 8007422:	e764      	b.n	80072ee <_scanf_float+0x62>
 8007424:	3401      	adds	r4, #1
 8007426:	b2e4      	uxtb	r4, r4
 8007428:	e7d8      	b.n	80073dc <_scanf_float+0x150>
 800742a:	9a02      	ldr	r2, [sp, #8]
 800742c:	2a01      	cmp	r2, #1
 800742e:	d000      	beq.n	8007432 <_scanf_float+0x1a6>
 8007430:	e75d      	b.n	80072ee <_scanf_float+0x62>
 8007432:	2202      	movs	r2, #2
 8007434:	e7ec      	b.n	8007410 <_scanf_float+0x184>
 8007436:	2c00      	cmp	r4, #0
 8007438:	d110      	bne.n	800745c <_scanf_float+0x1d0>
 800743a:	9a00      	ldr	r2, [sp, #0]
 800743c:	2a00      	cmp	r2, #0
 800743e:	d000      	beq.n	8007442 <_scanf_float+0x1b6>
 8007440:	e758      	b.n	80072f4 <_scanf_float+0x68>
 8007442:	6832      	ldr	r2, [r6, #0]
 8007444:	21e0      	movs	r1, #224	; 0xe0
 8007446:	0010      	movs	r0, r2
 8007448:	00c9      	lsls	r1, r1, #3
 800744a:	4008      	ands	r0, r1
 800744c:	4288      	cmp	r0, r1
 800744e:	d000      	beq.n	8007452 <_scanf_float+0x1c6>
 8007450:	e754      	b.n	80072fc <_scanf_float+0x70>
 8007452:	494f      	ldr	r1, [pc, #316]	; (8007590 <_scanf_float+0x304>)
 8007454:	3401      	adds	r4, #1
 8007456:	400a      	ands	r2, r1
 8007458:	6032      	str	r2, [r6, #0]
 800745a:	e7bf      	b.n	80073dc <_scanf_float+0x150>
 800745c:	21fd      	movs	r1, #253	; 0xfd
 800745e:	1ee2      	subs	r2, r4, #3
 8007460:	420a      	tst	r2, r1
 8007462:	d000      	beq.n	8007466 <_scanf_float+0x1da>
 8007464:	e743      	b.n	80072ee <_scanf_float+0x62>
 8007466:	e7dd      	b.n	8007424 <_scanf_float+0x198>
 8007468:	2c02      	cmp	r4, #2
 800746a:	d000      	beq.n	800746e <_scanf_float+0x1e2>
 800746c:	e73f      	b.n	80072ee <_scanf_float+0x62>
 800746e:	2403      	movs	r4, #3
 8007470:	e7b4      	b.n	80073dc <_scanf_float+0x150>
 8007472:	2c06      	cmp	r4, #6
 8007474:	d000      	beq.n	8007478 <_scanf_float+0x1ec>
 8007476:	e73a      	b.n	80072ee <_scanf_float+0x62>
 8007478:	2407      	movs	r4, #7
 800747a:	e7af      	b.n	80073dc <_scanf_float+0x150>
 800747c:	6832      	ldr	r2, [r6, #0]
 800747e:	0591      	lsls	r1, r2, #22
 8007480:	d400      	bmi.n	8007484 <_scanf_float+0x1f8>
 8007482:	e734      	b.n	80072ee <_scanf_float+0x62>
 8007484:	4943      	ldr	r1, [pc, #268]	; (8007594 <_scanf_float+0x308>)
 8007486:	400a      	ands	r2, r1
 8007488:	6032      	str	r2, [r6, #0]
 800748a:	9a00      	ldr	r2, [sp, #0]
 800748c:	9204      	str	r2, [sp, #16]
 800748e:	e7a5      	b.n	80073dc <_scanf_float+0x150>
 8007490:	21a0      	movs	r1, #160	; 0xa0
 8007492:	2080      	movs	r0, #128	; 0x80
 8007494:	6832      	ldr	r2, [r6, #0]
 8007496:	00c9      	lsls	r1, r1, #3
 8007498:	4011      	ands	r1, r2
 800749a:	00c0      	lsls	r0, r0, #3
 800749c:	4281      	cmp	r1, r0
 800749e:	d006      	beq.n	80074ae <_scanf_float+0x222>
 80074a0:	4202      	tst	r2, r0
 80074a2:	d100      	bne.n	80074a6 <_scanf_float+0x21a>
 80074a4:	e723      	b.n	80072ee <_scanf_float+0x62>
 80074a6:	9900      	ldr	r1, [sp, #0]
 80074a8:	2900      	cmp	r1, #0
 80074aa:	d100      	bne.n	80074ae <_scanf_float+0x222>
 80074ac:	e726      	b.n	80072fc <_scanf_float+0x70>
 80074ae:	0591      	lsls	r1, r2, #22
 80074b0:	d404      	bmi.n	80074bc <_scanf_float+0x230>
 80074b2:	9900      	ldr	r1, [sp, #0]
 80074b4:	9804      	ldr	r0, [sp, #16]
 80074b6:	9708      	str	r7, [sp, #32]
 80074b8:	1a09      	subs	r1, r1, r0
 80074ba:	9107      	str	r1, [sp, #28]
 80074bc:	4934      	ldr	r1, [pc, #208]	; (8007590 <_scanf_float+0x304>)
 80074be:	400a      	ands	r2, r1
 80074c0:	21c0      	movs	r1, #192	; 0xc0
 80074c2:	0049      	lsls	r1, r1, #1
 80074c4:	430a      	orrs	r2, r1
 80074c6:	6032      	str	r2, [r6, #0]
 80074c8:	2200      	movs	r2, #0
 80074ca:	9200      	str	r2, [sp, #0]
 80074cc:	e786      	b.n	80073dc <_scanf_float+0x150>
 80074ce:	2203      	movs	r2, #3
 80074d0:	e79e      	b.n	8007410 <_scanf_float+0x184>
 80074d2:	23c0      	movs	r3, #192	; 0xc0
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	0029      	movs	r1, r5
 80074d8:	58f3      	ldr	r3, [r6, r3]
 80074da:	9801      	ldr	r0, [sp, #4]
 80074dc:	4798      	blx	r3
 80074de:	2800      	cmp	r0, #0
 80074e0:	d100      	bne.n	80074e4 <_scanf_float+0x258>
 80074e2:	e6f6      	b.n	80072d2 <_scanf_float+0x46>
 80074e4:	e703      	b.n	80072ee <_scanf_float+0x62>
 80074e6:	3f01      	subs	r7, #1
 80074e8:	5933      	ldr	r3, [r6, r4]
 80074ea:	002a      	movs	r2, r5
 80074ec:	7839      	ldrb	r1, [r7, #0]
 80074ee:	9801      	ldr	r0, [sp, #4]
 80074f0:	4798      	blx	r3
 80074f2:	6933      	ldr	r3, [r6, #16]
 80074f4:	3b01      	subs	r3, #1
 80074f6:	6133      	str	r3, [r6, #16]
 80074f8:	e707      	b.n	800730a <_scanf_float+0x7e>
 80074fa:	1e63      	subs	r3, r4, #1
 80074fc:	2b06      	cmp	r3, #6
 80074fe:	d80e      	bhi.n	800751e <_scanf_float+0x292>
 8007500:	9702      	str	r7, [sp, #8]
 8007502:	2c02      	cmp	r4, #2
 8007504:	d920      	bls.n	8007548 <_scanf_float+0x2bc>
 8007506:	1be3      	subs	r3, r4, r7
 8007508:	b2db      	uxtb	r3, r3
 800750a:	9305      	str	r3, [sp, #20]
 800750c:	9b02      	ldr	r3, [sp, #8]
 800750e:	9a05      	ldr	r2, [sp, #20]
 8007510:	189b      	adds	r3, r3, r2
 8007512:	b2db      	uxtb	r3, r3
 8007514:	2b03      	cmp	r3, #3
 8007516:	d827      	bhi.n	8007568 <_scanf_float+0x2dc>
 8007518:	3c03      	subs	r4, #3
 800751a:	b2e4      	uxtb	r4, r4
 800751c:	1b3f      	subs	r7, r7, r4
 800751e:	6833      	ldr	r3, [r6, #0]
 8007520:	05da      	lsls	r2, r3, #23
 8007522:	d554      	bpl.n	80075ce <_scanf_float+0x342>
 8007524:	055b      	lsls	r3, r3, #21
 8007526:	d537      	bpl.n	8007598 <_scanf_float+0x30c>
 8007528:	24be      	movs	r4, #190	; 0xbe
 800752a:	0064      	lsls	r4, r4, #1
 800752c:	9b03      	ldr	r3, [sp, #12]
 800752e:	429f      	cmp	r7, r3
 8007530:	d800      	bhi.n	8007534 <_scanf_float+0x2a8>
 8007532:	e6ee      	b.n	8007312 <_scanf_float+0x86>
 8007534:	3f01      	subs	r7, #1
 8007536:	5933      	ldr	r3, [r6, r4]
 8007538:	002a      	movs	r2, r5
 800753a:	7839      	ldrb	r1, [r7, #0]
 800753c:	9801      	ldr	r0, [sp, #4]
 800753e:	4798      	blx	r3
 8007540:	6933      	ldr	r3, [r6, #16]
 8007542:	3b01      	subs	r3, #1
 8007544:	6133      	str	r3, [r6, #16]
 8007546:	e7f1      	b.n	800752c <_scanf_float+0x2a0>
 8007548:	24be      	movs	r4, #190	; 0xbe
 800754a:	0064      	lsls	r4, r4, #1
 800754c:	9b03      	ldr	r3, [sp, #12]
 800754e:	429f      	cmp	r7, r3
 8007550:	d800      	bhi.n	8007554 <_scanf_float+0x2c8>
 8007552:	e6de      	b.n	8007312 <_scanf_float+0x86>
 8007554:	3f01      	subs	r7, #1
 8007556:	5933      	ldr	r3, [r6, r4]
 8007558:	002a      	movs	r2, r5
 800755a:	7839      	ldrb	r1, [r7, #0]
 800755c:	9801      	ldr	r0, [sp, #4]
 800755e:	4798      	blx	r3
 8007560:	6933      	ldr	r3, [r6, #16]
 8007562:	3b01      	subs	r3, #1
 8007564:	6133      	str	r3, [r6, #16]
 8007566:	e7f1      	b.n	800754c <_scanf_float+0x2c0>
 8007568:	9b02      	ldr	r3, [sp, #8]
 800756a:	002a      	movs	r2, r5
 800756c:	3b01      	subs	r3, #1
 800756e:	7819      	ldrb	r1, [r3, #0]
 8007570:	9302      	str	r3, [sp, #8]
 8007572:	23be      	movs	r3, #190	; 0xbe
 8007574:	005b      	lsls	r3, r3, #1
 8007576:	58f3      	ldr	r3, [r6, r3]
 8007578:	9801      	ldr	r0, [sp, #4]
 800757a:	9309      	str	r3, [sp, #36]	; 0x24
 800757c:	4798      	blx	r3
 800757e:	6933      	ldr	r3, [r6, #16]
 8007580:	3b01      	subs	r3, #1
 8007582:	6133      	str	r3, [r6, #16]
 8007584:	e7c2      	b.n	800750c <_scanf_float+0x280>
 8007586:	46c0      	nop			; (mov r8, r8)
 8007588:	fffffeff 	.word	0xfffffeff
 800758c:	fffffe7f 	.word	0xfffffe7f
 8007590:	fffff87f 	.word	0xfffff87f
 8007594:	fffffd7f 	.word	0xfffffd7f
 8007598:	6933      	ldr	r3, [r6, #16]
 800759a:	1e7c      	subs	r4, r7, #1
 800759c:	7821      	ldrb	r1, [r4, #0]
 800759e:	3b01      	subs	r3, #1
 80075a0:	6133      	str	r3, [r6, #16]
 80075a2:	2965      	cmp	r1, #101	; 0x65
 80075a4:	d00c      	beq.n	80075c0 <_scanf_float+0x334>
 80075a6:	2945      	cmp	r1, #69	; 0x45
 80075a8:	d00a      	beq.n	80075c0 <_scanf_float+0x334>
 80075aa:	23be      	movs	r3, #190	; 0xbe
 80075ac:	005b      	lsls	r3, r3, #1
 80075ae:	58f3      	ldr	r3, [r6, r3]
 80075b0:	002a      	movs	r2, r5
 80075b2:	9801      	ldr	r0, [sp, #4]
 80075b4:	4798      	blx	r3
 80075b6:	6933      	ldr	r3, [r6, #16]
 80075b8:	1ebc      	subs	r4, r7, #2
 80075ba:	3b01      	subs	r3, #1
 80075bc:	7821      	ldrb	r1, [r4, #0]
 80075be:	6133      	str	r3, [r6, #16]
 80075c0:	23be      	movs	r3, #190	; 0xbe
 80075c2:	005b      	lsls	r3, r3, #1
 80075c4:	002a      	movs	r2, r5
 80075c6:	58f3      	ldr	r3, [r6, r3]
 80075c8:	9801      	ldr	r0, [sp, #4]
 80075ca:	4798      	blx	r3
 80075cc:	0027      	movs	r7, r4
 80075ce:	6832      	ldr	r2, [r6, #0]
 80075d0:	2310      	movs	r3, #16
 80075d2:	0011      	movs	r1, r2
 80075d4:	4019      	ands	r1, r3
 80075d6:	9102      	str	r1, [sp, #8]
 80075d8:	421a      	tst	r2, r3
 80075da:	d158      	bne.n	800768e <_scanf_float+0x402>
 80075dc:	23c0      	movs	r3, #192	; 0xc0
 80075de:	7039      	strb	r1, [r7, #0]
 80075e0:	6832      	ldr	r2, [r6, #0]
 80075e2:	00db      	lsls	r3, r3, #3
 80075e4:	4013      	ands	r3, r2
 80075e6:	2280      	movs	r2, #128	; 0x80
 80075e8:	00d2      	lsls	r2, r2, #3
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d11d      	bne.n	800762a <_scanf_float+0x39e>
 80075ee:	9b04      	ldr	r3, [sp, #16]
 80075f0:	9a00      	ldr	r2, [sp, #0]
 80075f2:	9900      	ldr	r1, [sp, #0]
 80075f4:	1a9a      	subs	r2, r3, r2
 80075f6:	428b      	cmp	r3, r1
 80075f8:	d124      	bne.n	8007644 <_scanf_float+0x3b8>
 80075fa:	2200      	movs	r2, #0
 80075fc:	9903      	ldr	r1, [sp, #12]
 80075fe:	9801      	ldr	r0, [sp, #4]
 8007600:	f000 feaa 	bl	8008358 <_strtod_r>
 8007604:	9b06      	ldr	r3, [sp, #24]
 8007606:	000d      	movs	r5, r1
 8007608:	6831      	ldr	r1, [r6, #0]
 800760a:	0004      	movs	r4, r0
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	078a      	lsls	r2, r1, #30
 8007610:	d525      	bpl.n	800765e <_scanf_float+0x3d2>
 8007612:	1d1a      	adds	r2, r3, #4
 8007614:	9906      	ldr	r1, [sp, #24]
 8007616:	600a      	str	r2, [r1, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	601c      	str	r4, [r3, #0]
 800761c:	605d      	str	r5, [r3, #4]
 800761e:	68f3      	ldr	r3, [r6, #12]
 8007620:	3301      	adds	r3, #1
 8007622:	60f3      	str	r3, [r6, #12]
 8007624:	9802      	ldr	r0, [sp, #8]
 8007626:	b00b      	add	sp, #44	; 0x2c
 8007628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800762a:	9b07      	ldr	r3, [sp, #28]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d0e4      	beq.n	80075fa <_scanf_float+0x36e>
 8007630:	9b08      	ldr	r3, [sp, #32]
 8007632:	9a02      	ldr	r2, [sp, #8]
 8007634:	1c59      	adds	r1, r3, #1
 8007636:	9801      	ldr	r0, [sp, #4]
 8007638:	230a      	movs	r3, #10
 800763a:	f000 ff23 	bl	8008484 <_strtol_r>
 800763e:	9b07      	ldr	r3, [sp, #28]
 8007640:	9f08      	ldr	r7, [sp, #32]
 8007642:	1ac2      	subs	r2, r0, r3
 8007644:	0033      	movs	r3, r6
 8007646:	3370      	adds	r3, #112	; 0x70
 8007648:	33ff      	adds	r3, #255	; 0xff
 800764a:	429f      	cmp	r7, r3
 800764c:	d302      	bcc.n	8007654 <_scanf_float+0x3c8>
 800764e:	0037      	movs	r7, r6
 8007650:	376f      	adds	r7, #111	; 0x6f
 8007652:	37ff      	adds	r7, #255	; 0xff
 8007654:	0038      	movs	r0, r7
 8007656:	490f      	ldr	r1, [pc, #60]	; (8007694 <_scanf_float+0x408>)
 8007658:	f000 f824 	bl	80076a4 <siprintf>
 800765c:	e7cd      	b.n	80075fa <_scanf_float+0x36e>
 800765e:	1d1a      	adds	r2, r3, #4
 8007660:	0749      	lsls	r1, r1, #29
 8007662:	d4d7      	bmi.n	8007614 <_scanf_float+0x388>
 8007664:	9906      	ldr	r1, [sp, #24]
 8007666:	0020      	movs	r0, r4
 8007668:	600a      	str	r2, [r1, #0]
 800766a:	681f      	ldr	r7, [r3, #0]
 800766c:	0022      	movs	r2, r4
 800766e:	002b      	movs	r3, r5
 8007670:	0029      	movs	r1, r5
 8007672:	f7fa ffe9 	bl	8002648 <__aeabi_dcmpun>
 8007676:	2800      	cmp	r0, #0
 8007678:	d004      	beq.n	8007684 <_scanf_float+0x3f8>
 800767a:	4807      	ldr	r0, [pc, #28]	; (8007698 <_scanf_float+0x40c>)
 800767c:	f000 f80e 	bl	800769c <nanf>
 8007680:	6038      	str	r0, [r7, #0]
 8007682:	e7cc      	b.n	800761e <_scanf_float+0x392>
 8007684:	0020      	movs	r0, r4
 8007686:	0029      	movs	r1, r5
 8007688:	f7fb f8d0 	bl	800282c <__aeabi_d2f>
 800768c:	e7f8      	b.n	8007680 <_scanf_float+0x3f4>
 800768e:	2300      	movs	r3, #0
 8007690:	e640      	b.n	8007314 <_scanf_float+0x88>
 8007692:	46c0      	nop			; (mov r8, r8)
 8007694:	0800b710 	.word	0x0800b710
 8007698:	0800bb18 	.word	0x0800bb18

0800769c <nanf>:
 800769c:	4800      	ldr	r0, [pc, #0]	; (80076a0 <nanf+0x4>)
 800769e:	4770      	bx	lr
 80076a0:	7fc00000 	.word	0x7fc00000

080076a4 <siprintf>:
 80076a4:	b40e      	push	{r1, r2, r3}
 80076a6:	b500      	push	{lr}
 80076a8:	490b      	ldr	r1, [pc, #44]	; (80076d8 <siprintf+0x34>)
 80076aa:	b09c      	sub	sp, #112	; 0x70
 80076ac:	ab1d      	add	r3, sp, #116	; 0x74
 80076ae:	9002      	str	r0, [sp, #8]
 80076b0:	9006      	str	r0, [sp, #24]
 80076b2:	9107      	str	r1, [sp, #28]
 80076b4:	9104      	str	r1, [sp, #16]
 80076b6:	4809      	ldr	r0, [pc, #36]	; (80076dc <siprintf+0x38>)
 80076b8:	4909      	ldr	r1, [pc, #36]	; (80076e0 <siprintf+0x3c>)
 80076ba:	cb04      	ldmia	r3!, {r2}
 80076bc:	9105      	str	r1, [sp, #20]
 80076be:	6800      	ldr	r0, [r0, #0]
 80076c0:	a902      	add	r1, sp, #8
 80076c2:	9301      	str	r3, [sp, #4]
 80076c4:	f002 ff6a 	bl	800a59c <_svfiprintf_r>
 80076c8:	2300      	movs	r3, #0
 80076ca:	9a02      	ldr	r2, [sp, #8]
 80076cc:	7013      	strb	r3, [r2, #0]
 80076ce:	b01c      	add	sp, #112	; 0x70
 80076d0:	bc08      	pop	{r3}
 80076d2:	b003      	add	sp, #12
 80076d4:	4718      	bx	r3
 80076d6:	46c0      	nop			; (mov r8, r8)
 80076d8:	7fffffff 	.word	0x7fffffff
 80076dc:	2000000c 	.word	0x2000000c
 80076e0:	ffff0208 	.word	0xffff0208

080076e4 <strcat>:
 80076e4:	0002      	movs	r2, r0
 80076e6:	b510      	push	{r4, lr}
 80076e8:	7813      	ldrb	r3, [r2, #0]
 80076ea:	0014      	movs	r4, r2
 80076ec:	3201      	adds	r2, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1fa      	bne.n	80076e8 <strcat+0x4>
 80076f2:	5cca      	ldrb	r2, [r1, r3]
 80076f4:	54e2      	strb	r2, [r4, r3]
 80076f6:	3301      	adds	r3, #1
 80076f8:	2a00      	cmp	r2, #0
 80076fa:	d1fa      	bne.n	80076f2 <strcat+0xe>
 80076fc:	bd10      	pop	{r4, pc}
	...

08007700 <sulp>:
 8007700:	b570      	push	{r4, r5, r6, lr}
 8007702:	0016      	movs	r6, r2
 8007704:	000d      	movs	r5, r1
 8007706:	f002 fc93 	bl	800a030 <__ulp>
 800770a:	2e00      	cmp	r6, #0
 800770c:	d00d      	beq.n	800772a <sulp+0x2a>
 800770e:	236b      	movs	r3, #107	; 0x6b
 8007710:	006a      	lsls	r2, r5, #1
 8007712:	0d52      	lsrs	r2, r2, #21
 8007714:	1a9b      	subs	r3, r3, r2
 8007716:	2b00      	cmp	r3, #0
 8007718:	dd07      	ble.n	800772a <sulp+0x2a>
 800771a:	2400      	movs	r4, #0
 800771c:	4a03      	ldr	r2, [pc, #12]	; (800772c <sulp+0x2c>)
 800771e:	051b      	lsls	r3, r3, #20
 8007720:	189d      	adds	r5, r3, r2
 8007722:	002b      	movs	r3, r5
 8007724:	0022      	movs	r2, r4
 8007726:	f7fa f991 	bl	8001a4c <__aeabi_dmul>
 800772a:	bd70      	pop	{r4, r5, r6, pc}
 800772c:	3ff00000 	.word	0x3ff00000

08007730 <_strtod_l>:
 8007730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007732:	001d      	movs	r5, r3
 8007734:	2300      	movs	r3, #0
 8007736:	b0a5      	sub	sp, #148	; 0x94
 8007738:	9320      	str	r3, [sp, #128]	; 0x80
 800773a:	4bac      	ldr	r3, [pc, #688]	; (80079ec <_strtod_l+0x2bc>)
 800773c:	9005      	str	r0, [sp, #20]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	9108      	str	r1, [sp, #32]
 8007742:	0018      	movs	r0, r3
 8007744:	9307      	str	r3, [sp, #28]
 8007746:	921b      	str	r2, [sp, #108]	; 0x6c
 8007748:	f7f8 fcde 	bl	8000108 <strlen>
 800774c:	2600      	movs	r6, #0
 800774e:	0004      	movs	r4, r0
 8007750:	2700      	movs	r7, #0
 8007752:	9b08      	ldr	r3, [sp, #32]
 8007754:	931f      	str	r3, [sp, #124]	; 0x7c
 8007756:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007758:	7813      	ldrb	r3, [r2, #0]
 800775a:	2b2b      	cmp	r3, #43	; 0x2b
 800775c:	d058      	beq.n	8007810 <_strtod_l+0xe0>
 800775e:	d844      	bhi.n	80077ea <_strtod_l+0xba>
 8007760:	2b0d      	cmp	r3, #13
 8007762:	d83d      	bhi.n	80077e0 <_strtod_l+0xb0>
 8007764:	2b08      	cmp	r3, #8
 8007766:	d83d      	bhi.n	80077e4 <_strtod_l+0xb4>
 8007768:	2b00      	cmp	r3, #0
 800776a:	d047      	beq.n	80077fc <_strtod_l+0xcc>
 800776c:	2300      	movs	r3, #0
 800776e:	930e      	str	r3, [sp, #56]	; 0x38
 8007770:	2200      	movs	r2, #0
 8007772:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007774:	920a      	str	r2, [sp, #40]	; 0x28
 8007776:	9306      	str	r3, [sp, #24]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	2b30      	cmp	r3, #48	; 0x30
 800777c:	d000      	beq.n	8007780 <_strtod_l+0x50>
 800777e:	e07f      	b.n	8007880 <_strtod_l+0x150>
 8007780:	9b06      	ldr	r3, [sp, #24]
 8007782:	3220      	adds	r2, #32
 8007784:	785b      	ldrb	r3, [r3, #1]
 8007786:	4393      	bics	r3, r2
 8007788:	2b58      	cmp	r3, #88	; 0x58
 800778a:	d000      	beq.n	800778e <_strtod_l+0x5e>
 800778c:	e06e      	b.n	800786c <_strtod_l+0x13c>
 800778e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007790:	9502      	str	r5, [sp, #8]
 8007792:	9301      	str	r3, [sp, #4]
 8007794:	ab20      	add	r3, sp, #128	; 0x80
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	4a95      	ldr	r2, [pc, #596]	; (80079f0 <_strtod_l+0x2c0>)
 800779a:	ab21      	add	r3, sp, #132	; 0x84
 800779c:	9805      	ldr	r0, [sp, #20]
 800779e:	a91f      	add	r1, sp, #124	; 0x7c
 80077a0:	f001 fd84 	bl	80092ac <__gethex>
 80077a4:	2307      	movs	r3, #7
 80077a6:	0005      	movs	r5, r0
 80077a8:	0004      	movs	r4, r0
 80077aa:	401d      	ands	r5, r3
 80077ac:	4218      	tst	r0, r3
 80077ae:	d006      	beq.n	80077be <_strtod_l+0x8e>
 80077b0:	2d06      	cmp	r5, #6
 80077b2:	d12f      	bne.n	8007814 <_strtod_l+0xe4>
 80077b4:	9b06      	ldr	r3, [sp, #24]
 80077b6:	3301      	adds	r3, #1
 80077b8:	931f      	str	r3, [sp, #124]	; 0x7c
 80077ba:	2300      	movs	r3, #0
 80077bc:	930e      	str	r3, [sp, #56]	; 0x38
 80077be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d002      	beq.n	80077ca <_strtod_l+0x9a>
 80077c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80077c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80077c8:	601a      	str	r2, [r3, #0]
 80077ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d01c      	beq.n	800780a <_strtod_l+0xda>
 80077d0:	2380      	movs	r3, #128	; 0x80
 80077d2:	0032      	movs	r2, r6
 80077d4:	061b      	lsls	r3, r3, #24
 80077d6:	18fb      	adds	r3, r7, r3
 80077d8:	0010      	movs	r0, r2
 80077da:	0019      	movs	r1, r3
 80077dc:	b025      	add	sp, #148	; 0x94
 80077de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077e0:	2b20      	cmp	r3, #32
 80077e2:	d1c3      	bne.n	800776c <_strtod_l+0x3c>
 80077e4:	3201      	adds	r2, #1
 80077e6:	921f      	str	r2, [sp, #124]	; 0x7c
 80077e8:	e7b5      	b.n	8007756 <_strtod_l+0x26>
 80077ea:	2b2d      	cmp	r3, #45	; 0x2d
 80077ec:	d1be      	bne.n	800776c <_strtod_l+0x3c>
 80077ee:	3b2c      	subs	r3, #44	; 0x2c
 80077f0:	930e      	str	r3, [sp, #56]	; 0x38
 80077f2:	1c53      	adds	r3, r2, #1
 80077f4:	931f      	str	r3, [sp, #124]	; 0x7c
 80077f6:	7853      	ldrb	r3, [r2, #1]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1b9      	bne.n	8007770 <_strtod_l+0x40>
 80077fc:	9b08      	ldr	r3, [sp, #32]
 80077fe:	931f      	str	r3, [sp, #124]	; 0x7c
 8007800:	2300      	movs	r3, #0
 8007802:	930e      	str	r3, [sp, #56]	; 0x38
 8007804:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1dc      	bne.n	80077c4 <_strtod_l+0x94>
 800780a:	0032      	movs	r2, r6
 800780c:	003b      	movs	r3, r7
 800780e:	e7e3      	b.n	80077d8 <_strtod_l+0xa8>
 8007810:	2300      	movs	r3, #0
 8007812:	e7ed      	b.n	80077f0 <_strtod_l+0xc0>
 8007814:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007816:	2a00      	cmp	r2, #0
 8007818:	d007      	beq.n	800782a <_strtod_l+0xfa>
 800781a:	2135      	movs	r1, #53	; 0x35
 800781c:	a822      	add	r0, sp, #136	; 0x88
 800781e:	f002 fd08 	bl	800a232 <__copybits>
 8007822:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007824:	9805      	ldr	r0, [sp, #20]
 8007826:	f002 f8c3 	bl	80099b0 <_Bfree>
 800782a:	1e68      	subs	r0, r5, #1
 800782c:	2804      	cmp	r0, #4
 800782e:	d806      	bhi.n	800783e <_strtod_l+0x10e>
 8007830:	f7f8 fc72 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007834:	1816030b 	.word	0x1816030b
 8007838:	0b          	.byte	0x0b
 8007839:	00          	.byte	0x00
 800783a:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800783c:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800783e:	0723      	lsls	r3, r4, #28
 8007840:	d5bd      	bpl.n	80077be <_strtod_l+0x8e>
 8007842:	2380      	movs	r3, #128	; 0x80
 8007844:	061b      	lsls	r3, r3, #24
 8007846:	431f      	orrs	r7, r3
 8007848:	e7b9      	b.n	80077be <_strtod_l+0x8e>
 800784a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800784c:	4a69      	ldr	r2, [pc, #420]	; (80079f4 <_strtod_l+0x2c4>)
 800784e:	496a      	ldr	r1, [pc, #424]	; (80079f8 <_strtod_l+0x2c8>)
 8007850:	401a      	ands	r2, r3
 8007852:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007854:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007856:	185b      	adds	r3, r3, r1
 8007858:	051b      	lsls	r3, r3, #20
 800785a:	431a      	orrs	r2, r3
 800785c:	0017      	movs	r7, r2
 800785e:	e7ee      	b.n	800783e <_strtod_l+0x10e>
 8007860:	4f66      	ldr	r7, [pc, #408]	; (80079fc <_strtod_l+0x2cc>)
 8007862:	e7ec      	b.n	800783e <_strtod_l+0x10e>
 8007864:	2601      	movs	r6, #1
 8007866:	4f66      	ldr	r7, [pc, #408]	; (8007a00 <_strtod_l+0x2d0>)
 8007868:	4276      	negs	r6, r6
 800786a:	e7e8      	b.n	800783e <_strtod_l+0x10e>
 800786c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800786e:	1c5a      	adds	r2, r3, #1
 8007870:	921f      	str	r2, [sp, #124]	; 0x7c
 8007872:	785b      	ldrb	r3, [r3, #1]
 8007874:	2b30      	cmp	r3, #48	; 0x30
 8007876:	d0f9      	beq.n	800786c <_strtod_l+0x13c>
 8007878:	2b00      	cmp	r3, #0
 800787a:	d0a0      	beq.n	80077be <_strtod_l+0x8e>
 800787c:	2301      	movs	r3, #1
 800787e:	930a      	str	r3, [sp, #40]	; 0x28
 8007880:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007882:	220a      	movs	r2, #10
 8007884:	9310      	str	r3, [sp, #64]	; 0x40
 8007886:	2300      	movs	r3, #0
 8007888:	930f      	str	r3, [sp, #60]	; 0x3c
 800788a:	930b      	str	r3, [sp, #44]	; 0x2c
 800788c:	9309      	str	r3, [sp, #36]	; 0x24
 800788e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007890:	7805      	ldrb	r5, [r0, #0]
 8007892:	002b      	movs	r3, r5
 8007894:	3b30      	subs	r3, #48	; 0x30
 8007896:	b2d9      	uxtb	r1, r3
 8007898:	2909      	cmp	r1, #9
 800789a:	d927      	bls.n	80078ec <_strtod_l+0x1bc>
 800789c:	0022      	movs	r2, r4
 800789e:	9907      	ldr	r1, [sp, #28]
 80078a0:	f002 ff94 	bl	800a7cc <strncmp>
 80078a4:	2800      	cmp	r0, #0
 80078a6:	d033      	beq.n	8007910 <_strtod_l+0x1e0>
 80078a8:	2000      	movs	r0, #0
 80078aa:	002b      	movs	r3, r5
 80078ac:	4684      	mov	ip, r0
 80078ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078b0:	900c      	str	r0, [sp, #48]	; 0x30
 80078b2:	9206      	str	r2, [sp, #24]
 80078b4:	2220      	movs	r2, #32
 80078b6:	0019      	movs	r1, r3
 80078b8:	4391      	bics	r1, r2
 80078ba:	000a      	movs	r2, r1
 80078bc:	2100      	movs	r1, #0
 80078be:	9107      	str	r1, [sp, #28]
 80078c0:	2a45      	cmp	r2, #69	; 0x45
 80078c2:	d000      	beq.n	80078c6 <_strtod_l+0x196>
 80078c4:	e0c5      	b.n	8007a52 <_strtod_l+0x322>
 80078c6:	9b06      	ldr	r3, [sp, #24]
 80078c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078ca:	4303      	orrs	r3, r0
 80078cc:	4313      	orrs	r3, r2
 80078ce:	428b      	cmp	r3, r1
 80078d0:	d094      	beq.n	80077fc <_strtod_l+0xcc>
 80078d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80078d4:	9308      	str	r3, [sp, #32]
 80078d6:	3301      	adds	r3, #1
 80078d8:	931f      	str	r3, [sp, #124]	; 0x7c
 80078da:	9b08      	ldr	r3, [sp, #32]
 80078dc:	785b      	ldrb	r3, [r3, #1]
 80078de:	2b2b      	cmp	r3, #43	; 0x2b
 80078e0:	d076      	beq.n	80079d0 <_strtod_l+0x2a0>
 80078e2:	000c      	movs	r4, r1
 80078e4:	2b2d      	cmp	r3, #45	; 0x2d
 80078e6:	d179      	bne.n	80079dc <_strtod_l+0x2ac>
 80078e8:	2401      	movs	r4, #1
 80078ea:	e072      	b.n	80079d2 <_strtod_l+0x2a2>
 80078ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078ee:	2908      	cmp	r1, #8
 80078f0:	dc09      	bgt.n	8007906 <_strtod_l+0x1d6>
 80078f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078f4:	4351      	muls	r1, r2
 80078f6:	185b      	adds	r3, r3, r1
 80078f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80078fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078fc:	3001      	adds	r0, #1
 80078fe:	3301      	adds	r3, #1
 8007900:	9309      	str	r3, [sp, #36]	; 0x24
 8007902:	901f      	str	r0, [sp, #124]	; 0x7c
 8007904:	e7c3      	b.n	800788e <_strtod_l+0x15e>
 8007906:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007908:	4351      	muls	r1, r2
 800790a:	185b      	adds	r3, r3, r1
 800790c:	930f      	str	r3, [sp, #60]	; 0x3c
 800790e:	e7f4      	b.n	80078fa <_strtod_l+0x1ca>
 8007910:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007912:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007914:	191c      	adds	r4, r3, r4
 8007916:	941f      	str	r4, [sp, #124]	; 0x7c
 8007918:	7823      	ldrb	r3, [r4, #0]
 800791a:	2a00      	cmp	r2, #0
 800791c:	d039      	beq.n	8007992 <_strtod_l+0x262>
 800791e:	900c      	str	r0, [sp, #48]	; 0x30
 8007920:	9206      	str	r2, [sp, #24]
 8007922:	001a      	movs	r2, r3
 8007924:	3a30      	subs	r2, #48	; 0x30
 8007926:	2a09      	cmp	r2, #9
 8007928:	d912      	bls.n	8007950 <_strtod_l+0x220>
 800792a:	2201      	movs	r2, #1
 800792c:	4694      	mov	ip, r2
 800792e:	e7c1      	b.n	80078b4 <_strtod_l+0x184>
 8007930:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007932:	3001      	adds	r0, #1
 8007934:	1c5a      	adds	r2, r3, #1
 8007936:	921f      	str	r2, [sp, #124]	; 0x7c
 8007938:	785b      	ldrb	r3, [r3, #1]
 800793a:	2b30      	cmp	r3, #48	; 0x30
 800793c:	d0f8      	beq.n	8007930 <_strtod_l+0x200>
 800793e:	001a      	movs	r2, r3
 8007940:	3a31      	subs	r2, #49	; 0x31
 8007942:	2a08      	cmp	r2, #8
 8007944:	d83f      	bhi.n	80079c6 <_strtod_l+0x296>
 8007946:	900c      	str	r0, [sp, #48]	; 0x30
 8007948:	2000      	movs	r0, #0
 800794a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800794c:	9006      	str	r0, [sp, #24]
 800794e:	9210      	str	r2, [sp, #64]	; 0x40
 8007950:	001a      	movs	r2, r3
 8007952:	1c41      	adds	r1, r0, #1
 8007954:	3a30      	subs	r2, #48	; 0x30
 8007956:	2b30      	cmp	r3, #48	; 0x30
 8007958:	d015      	beq.n	8007986 <_strtod_l+0x256>
 800795a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800795c:	185b      	adds	r3, r3, r1
 800795e:	210a      	movs	r1, #10
 8007960:	930c      	str	r3, [sp, #48]	; 0x30
 8007962:	9b06      	ldr	r3, [sp, #24]
 8007964:	18c4      	adds	r4, r0, r3
 8007966:	42a3      	cmp	r3, r4
 8007968:	d115      	bne.n	8007996 <_strtod_l+0x266>
 800796a:	9906      	ldr	r1, [sp, #24]
 800796c:	9b06      	ldr	r3, [sp, #24]
 800796e:	3101      	adds	r1, #1
 8007970:	1809      	adds	r1, r1, r0
 8007972:	181b      	adds	r3, r3, r0
 8007974:	9106      	str	r1, [sp, #24]
 8007976:	2b08      	cmp	r3, #8
 8007978:	dc1b      	bgt.n	80079b2 <_strtod_l+0x282>
 800797a:	230a      	movs	r3, #10
 800797c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800797e:	434b      	muls	r3, r1
 8007980:	2100      	movs	r1, #0
 8007982:	18d3      	adds	r3, r2, r3
 8007984:	930b      	str	r3, [sp, #44]	; 0x2c
 8007986:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007988:	0008      	movs	r0, r1
 800798a:	1c5a      	adds	r2, r3, #1
 800798c:	921f      	str	r2, [sp, #124]	; 0x7c
 800798e:	785b      	ldrb	r3, [r3, #1]
 8007990:	e7c7      	b.n	8007922 <_strtod_l+0x1f2>
 8007992:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007994:	e7d1      	b.n	800793a <_strtod_l+0x20a>
 8007996:	2b08      	cmp	r3, #8
 8007998:	dc04      	bgt.n	80079a4 <_strtod_l+0x274>
 800799a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800799c:	434d      	muls	r5, r1
 800799e:	950b      	str	r5, [sp, #44]	; 0x2c
 80079a0:	3301      	adds	r3, #1
 80079a2:	e7e0      	b.n	8007966 <_strtod_l+0x236>
 80079a4:	1c5d      	adds	r5, r3, #1
 80079a6:	2d10      	cmp	r5, #16
 80079a8:	dcfa      	bgt.n	80079a0 <_strtod_l+0x270>
 80079aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80079ac:	434d      	muls	r5, r1
 80079ae:	950f      	str	r5, [sp, #60]	; 0x3c
 80079b0:	e7f6      	b.n	80079a0 <_strtod_l+0x270>
 80079b2:	9b06      	ldr	r3, [sp, #24]
 80079b4:	2100      	movs	r1, #0
 80079b6:	2b10      	cmp	r3, #16
 80079b8:	dce5      	bgt.n	8007986 <_strtod_l+0x256>
 80079ba:	230a      	movs	r3, #10
 80079bc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80079be:	4343      	muls	r3, r0
 80079c0:	18d3      	adds	r3, r2, r3
 80079c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80079c4:	e7df      	b.n	8007986 <_strtod_l+0x256>
 80079c6:	2200      	movs	r2, #0
 80079c8:	920c      	str	r2, [sp, #48]	; 0x30
 80079ca:	9206      	str	r2, [sp, #24]
 80079cc:	3201      	adds	r2, #1
 80079ce:	e7ad      	b.n	800792c <_strtod_l+0x1fc>
 80079d0:	2400      	movs	r4, #0
 80079d2:	9b08      	ldr	r3, [sp, #32]
 80079d4:	3302      	adds	r3, #2
 80079d6:	931f      	str	r3, [sp, #124]	; 0x7c
 80079d8:	9b08      	ldr	r3, [sp, #32]
 80079da:	789b      	ldrb	r3, [r3, #2]
 80079dc:	001a      	movs	r2, r3
 80079de:	3a30      	subs	r2, #48	; 0x30
 80079e0:	2a09      	cmp	r2, #9
 80079e2:	d913      	bls.n	8007a0c <_strtod_l+0x2dc>
 80079e4:	9a08      	ldr	r2, [sp, #32]
 80079e6:	921f      	str	r2, [sp, #124]	; 0x7c
 80079e8:	2200      	movs	r2, #0
 80079ea:	e031      	b.n	8007a50 <_strtod_l+0x320>
 80079ec:	0800b960 	.word	0x0800b960
 80079f0:	0800b718 	.word	0x0800b718
 80079f4:	ffefffff 	.word	0xffefffff
 80079f8:	00000433 	.word	0x00000433
 80079fc:	7ff00000 	.word	0x7ff00000
 8007a00:	7fffffff 	.word	0x7fffffff
 8007a04:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a06:	1c5a      	adds	r2, r3, #1
 8007a08:	921f      	str	r2, [sp, #124]	; 0x7c
 8007a0a:	785b      	ldrb	r3, [r3, #1]
 8007a0c:	2b30      	cmp	r3, #48	; 0x30
 8007a0e:	d0f9      	beq.n	8007a04 <_strtod_l+0x2d4>
 8007a10:	2200      	movs	r2, #0
 8007a12:	9207      	str	r2, [sp, #28]
 8007a14:	001a      	movs	r2, r3
 8007a16:	3a31      	subs	r2, #49	; 0x31
 8007a18:	2a08      	cmp	r2, #8
 8007a1a:	d81a      	bhi.n	8007a52 <_strtod_l+0x322>
 8007a1c:	3b30      	subs	r3, #48	; 0x30
 8007a1e:	001a      	movs	r2, r3
 8007a20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a22:	9307      	str	r3, [sp, #28]
 8007a24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a26:	1c59      	adds	r1, r3, #1
 8007a28:	911f      	str	r1, [sp, #124]	; 0x7c
 8007a2a:	785b      	ldrb	r3, [r3, #1]
 8007a2c:	001d      	movs	r5, r3
 8007a2e:	3d30      	subs	r5, #48	; 0x30
 8007a30:	2d09      	cmp	r5, #9
 8007a32:	d939      	bls.n	8007aa8 <_strtod_l+0x378>
 8007a34:	9d07      	ldr	r5, [sp, #28]
 8007a36:	1b49      	subs	r1, r1, r5
 8007a38:	4db0      	ldr	r5, [pc, #704]	; (8007cfc <_strtod_l+0x5cc>)
 8007a3a:	9507      	str	r5, [sp, #28]
 8007a3c:	2908      	cmp	r1, #8
 8007a3e:	dc03      	bgt.n	8007a48 <_strtod_l+0x318>
 8007a40:	9207      	str	r2, [sp, #28]
 8007a42:	42aa      	cmp	r2, r5
 8007a44:	dd00      	ble.n	8007a48 <_strtod_l+0x318>
 8007a46:	9507      	str	r5, [sp, #28]
 8007a48:	2c00      	cmp	r4, #0
 8007a4a:	d002      	beq.n	8007a52 <_strtod_l+0x322>
 8007a4c:	9a07      	ldr	r2, [sp, #28]
 8007a4e:	4252      	negs	r2, r2
 8007a50:	9207      	str	r2, [sp, #28]
 8007a52:	9a06      	ldr	r2, [sp, #24]
 8007a54:	2a00      	cmp	r2, #0
 8007a56:	d14b      	bne.n	8007af0 <_strtod_l+0x3c0>
 8007a58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a5a:	4310      	orrs	r0, r2
 8007a5c:	d000      	beq.n	8007a60 <_strtod_l+0x330>
 8007a5e:	e6ae      	b.n	80077be <_strtod_l+0x8e>
 8007a60:	4662      	mov	r2, ip
 8007a62:	2a00      	cmp	r2, #0
 8007a64:	d000      	beq.n	8007a68 <_strtod_l+0x338>
 8007a66:	e6c9      	b.n	80077fc <_strtod_l+0xcc>
 8007a68:	2b69      	cmp	r3, #105	; 0x69
 8007a6a:	d025      	beq.n	8007ab8 <_strtod_l+0x388>
 8007a6c:	dc21      	bgt.n	8007ab2 <_strtod_l+0x382>
 8007a6e:	2b49      	cmp	r3, #73	; 0x49
 8007a70:	d022      	beq.n	8007ab8 <_strtod_l+0x388>
 8007a72:	2b4e      	cmp	r3, #78	; 0x4e
 8007a74:	d000      	beq.n	8007a78 <_strtod_l+0x348>
 8007a76:	e6c1      	b.n	80077fc <_strtod_l+0xcc>
 8007a78:	49a1      	ldr	r1, [pc, #644]	; (8007d00 <_strtod_l+0x5d0>)
 8007a7a:	a81f      	add	r0, sp, #124	; 0x7c
 8007a7c:	f001 fe64 	bl	8009748 <__match>
 8007a80:	2800      	cmp	r0, #0
 8007a82:	d100      	bne.n	8007a86 <_strtod_l+0x356>
 8007a84:	e6ba      	b.n	80077fc <_strtod_l+0xcc>
 8007a86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	2b28      	cmp	r3, #40	; 0x28
 8007a8c:	d12a      	bne.n	8007ae4 <_strtod_l+0x3b4>
 8007a8e:	499d      	ldr	r1, [pc, #628]	; (8007d04 <_strtod_l+0x5d4>)
 8007a90:	aa22      	add	r2, sp, #136	; 0x88
 8007a92:	a81f      	add	r0, sp, #124	; 0x7c
 8007a94:	f001 fe6c 	bl	8009770 <__hexnan>
 8007a98:	2805      	cmp	r0, #5
 8007a9a:	d123      	bne.n	8007ae4 <_strtod_l+0x3b4>
 8007a9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a9e:	4a9a      	ldr	r2, [pc, #616]	; (8007d08 <_strtod_l+0x5d8>)
 8007aa0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	0017      	movs	r7, r2
 8007aa6:	e68a      	b.n	80077be <_strtod_l+0x8e>
 8007aa8:	210a      	movs	r1, #10
 8007aaa:	434a      	muls	r2, r1
 8007aac:	18d2      	adds	r2, r2, r3
 8007aae:	3a30      	subs	r2, #48	; 0x30
 8007ab0:	e7b8      	b.n	8007a24 <_strtod_l+0x2f4>
 8007ab2:	2b6e      	cmp	r3, #110	; 0x6e
 8007ab4:	d0e0      	beq.n	8007a78 <_strtod_l+0x348>
 8007ab6:	e6a1      	b.n	80077fc <_strtod_l+0xcc>
 8007ab8:	4994      	ldr	r1, [pc, #592]	; (8007d0c <_strtod_l+0x5dc>)
 8007aba:	a81f      	add	r0, sp, #124	; 0x7c
 8007abc:	f001 fe44 	bl	8009748 <__match>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d100      	bne.n	8007ac6 <_strtod_l+0x396>
 8007ac4:	e69a      	b.n	80077fc <_strtod_l+0xcc>
 8007ac6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ac8:	4991      	ldr	r1, [pc, #580]	; (8007d10 <_strtod_l+0x5e0>)
 8007aca:	3b01      	subs	r3, #1
 8007acc:	a81f      	add	r0, sp, #124	; 0x7c
 8007ace:	931f      	str	r3, [sp, #124]	; 0x7c
 8007ad0:	f001 fe3a 	bl	8009748 <__match>
 8007ad4:	2800      	cmp	r0, #0
 8007ad6:	d102      	bne.n	8007ade <_strtod_l+0x3ae>
 8007ad8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ada:	3301      	adds	r3, #1
 8007adc:	931f      	str	r3, [sp, #124]	; 0x7c
 8007ade:	2600      	movs	r6, #0
 8007ae0:	4f89      	ldr	r7, [pc, #548]	; (8007d08 <_strtod_l+0x5d8>)
 8007ae2:	e66c      	b.n	80077be <_strtod_l+0x8e>
 8007ae4:	488b      	ldr	r0, [pc, #556]	; (8007d14 <_strtod_l+0x5e4>)
 8007ae6:	f002 fe59 	bl	800a79c <nan>
 8007aea:	0006      	movs	r6, r0
 8007aec:	000f      	movs	r7, r1
 8007aee:	e666      	b.n	80077be <_strtod_l+0x8e>
 8007af0:	9b07      	ldr	r3, [sp, #28]
 8007af2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007af4:	1a9b      	subs	r3, r3, r2
 8007af6:	930a      	str	r3, [sp, #40]	; 0x28
 8007af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <_strtod_l+0x3d2>
 8007afe:	9b06      	ldr	r3, [sp, #24]
 8007b00:	9309      	str	r3, [sp, #36]	; 0x24
 8007b02:	9c06      	ldr	r4, [sp, #24]
 8007b04:	2c10      	cmp	r4, #16
 8007b06:	dd00      	ble.n	8007b0a <_strtod_l+0x3da>
 8007b08:	2410      	movs	r4, #16
 8007b0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007b0c:	f7fa fe20 	bl	8002750 <__aeabi_ui2d>
 8007b10:	9b06      	ldr	r3, [sp, #24]
 8007b12:	0006      	movs	r6, r0
 8007b14:	000f      	movs	r7, r1
 8007b16:	2b09      	cmp	r3, #9
 8007b18:	dd15      	ble.n	8007b46 <_strtod_l+0x416>
 8007b1a:	0022      	movs	r2, r4
 8007b1c:	4b7e      	ldr	r3, [pc, #504]	; (8007d18 <_strtod_l+0x5e8>)
 8007b1e:	3a09      	subs	r2, #9
 8007b20:	00d2      	lsls	r2, r2, #3
 8007b22:	189b      	adds	r3, r3, r2
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f7f9 ff90 	bl	8001a4c <__aeabi_dmul>
 8007b2c:	0006      	movs	r6, r0
 8007b2e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007b30:	000f      	movs	r7, r1
 8007b32:	f7fa fe0d 	bl	8002750 <__aeabi_ui2d>
 8007b36:	0002      	movs	r2, r0
 8007b38:	000b      	movs	r3, r1
 8007b3a:	0030      	movs	r0, r6
 8007b3c:	0039      	movs	r1, r7
 8007b3e:	f7f9 f847 	bl	8000bd0 <__aeabi_dadd>
 8007b42:	0006      	movs	r6, r0
 8007b44:	000f      	movs	r7, r1
 8007b46:	9b06      	ldr	r3, [sp, #24]
 8007b48:	2b0f      	cmp	r3, #15
 8007b4a:	dc39      	bgt.n	8007bc0 <_strtod_l+0x490>
 8007b4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d100      	bne.n	8007b54 <_strtod_l+0x424>
 8007b52:	e634      	b.n	80077be <_strtod_l+0x8e>
 8007b54:	dd24      	ble.n	8007ba0 <_strtod_l+0x470>
 8007b56:	2b16      	cmp	r3, #22
 8007b58:	dc09      	bgt.n	8007b6e <_strtod_l+0x43e>
 8007b5a:	496f      	ldr	r1, [pc, #444]	; (8007d18 <_strtod_l+0x5e8>)
 8007b5c:	00db      	lsls	r3, r3, #3
 8007b5e:	18c9      	adds	r1, r1, r3
 8007b60:	0032      	movs	r2, r6
 8007b62:	6808      	ldr	r0, [r1, #0]
 8007b64:	6849      	ldr	r1, [r1, #4]
 8007b66:	003b      	movs	r3, r7
 8007b68:	f7f9 ff70 	bl	8001a4c <__aeabi_dmul>
 8007b6c:	e7bd      	b.n	8007aea <_strtod_l+0x3ba>
 8007b6e:	2325      	movs	r3, #37	; 0x25
 8007b70:	9a06      	ldr	r2, [sp, #24]
 8007b72:	1a9b      	subs	r3, r3, r2
 8007b74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b76:	4293      	cmp	r3, r2
 8007b78:	db22      	blt.n	8007bc0 <_strtod_l+0x490>
 8007b7a:	240f      	movs	r4, #15
 8007b7c:	9b06      	ldr	r3, [sp, #24]
 8007b7e:	4d66      	ldr	r5, [pc, #408]	; (8007d18 <_strtod_l+0x5e8>)
 8007b80:	1ae4      	subs	r4, r4, r3
 8007b82:	00e1      	lsls	r1, r4, #3
 8007b84:	1869      	adds	r1, r5, r1
 8007b86:	0032      	movs	r2, r6
 8007b88:	6808      	ldr	r0, [r1, #0]
 8007b8a:	6849      	ldr	r1, [r1, #4]
 8007b8c:	003b      	movs	r3, r7
 8007b8e:	f7f9 ff5d 	bl	8001a4c <__aeabi_dmul>
 8007b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b94:	1b1c      	subs	r4, r3, r4
 8007b96:	00e4      	lsls	r4, r4, #3
 8007b98:	192c      	adds	r4, r5, r4
 8007b9a:	6822      	ldr	r2, [r4, #0]
 8007b9c:	6863      	ldr	r3, [r4, #4]
 8007b9e:	e7e3      	b.n	8007b68 <_strtod_l+0x438>
 8007ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ba2:	3316      	adds	r3, #22
 8007ba4:	db0c      	blt.n	8007bc0 <_strtod_l+0x490>
 8007ba6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ba8:	9a07      	ldr	r2, [sp, #28]
 8007baa:	0030      	movs	r0, r6
 8007bac:	1a9a      	subs	r2, r3, r2
 8007bae:	4b5a      	ldr	r3, [pc, #360]	; (8007d18 <_strtod_l+0x5e8>)
 8007bb0:	00d2      	lsls	r2, r2, #3
 8007bb2:	189b      	adds	r3, r3, r2
 8007bb4:	0039      	movs	r1, r7
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f7f9 fb45 	bl	8001248 <__aeabi_ddiv>
 8007bbe:	e794      	b.n	8007aea <_strtod_l+0x3ba>
 8007bc0:	9b06      	ldr	r3, [sp, #24]
 8007bc2:	1b1c      	subs	r4, r3, r4
 8007bc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bc6:	18e4      	adds	r4, r4, r3
 8007bc8:	2c00      	cmp	r4, #0
 8007bca:	dd72      	ble.n	8007cb2 <_strtod_l+0x582>
 8007bcc:	230f      	movs	r3, #15
 8007bce:	0021      	movs	r1, r4
 8007bd0:	4019      	ands	r1, r3
 8007bd2:	421c      	tst	r4, r3
 8007bd4:	d00a      	beq.n	8007bec <_strtod_l+0x4bc>
 8007bd6:	00cb      	lsls	r3, r1, #3
 8007bd8:	494f      	ldr	r1, [pc, #316]	; (8007d18 <_strtod_l+0x5e8>)
 8007bda:	0032      	movs	r2, r6
 8007bdc:	18c9      	adds	r1, r1, r3
 8007bde:	6808      	ldr	r0, [r1, #0]
 8007be0:	6849      	ldr	r1, [r1, #4]
 8007be2:	003b      	movs	r3, r7
 8007be4:	f7f9 ff32 	bl	8001a4c <__aeabi_dmul>
 8007be8:	0006      	movs	r6, r0
 8007bea:	000f      	movs	r7, r1
 8007bec:	230f      	movs	r3, #15
 8007bee:	439c      	bics	r4, r3
 8007bf0:	d04a      	beq.n	8007c88 <_strtod_l+0x558>
 8007bf2:	3326      	adds	r3, #38	; 0x26
 8007bf4:	33ff      	adds	r3, #255	; 0xff
 8007bf6:	429c      	cmp	r4, r3
 8007bf8:	dd22      	ble.n	8007c40 <_strtod_l+0x510>
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	9306      	str	r3, [sp, #24]
 8007bfe:	9307      	str	r3, [sp, #28]
 8007c00:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c02:	9309      	str	r3, [sp, #36]	; 0x24
 8007c04:	2322      	movs	r3, #34	; 0x22
 8007c06:	2600      	movs	r6, #0
 8007c08:	9a05      	ldr	r2, [sp, #20]
 8007c0a:	4f3f      	ldr	r7, [pc, #252]	; (8007d08 <_strtod_l+0x5d8>)
 8007c0c:	6013      	str	r3, [r2, #0]
 8007c0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c10:	42b3      	cmp	r3, r6
 8007c12:	d100      	bne.n	8007c16 <_strtod_l+0x4e6>
 8007c14:	e5d3      	b.n	80077be <_strtod_l+0x8e>
 8007c16:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007c18:	9805      	ldr	r0, [sp, #20]
 8007c1a:	f001 fec9 	bl	80099b0 <_Bfree>
 8007c1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c20:	9805      	ldr	r0, [sp, #20]
 8007c22:	f001 fec5 	bl	80099b0 <_Bfree>
 8007c26:	9907      	ldr	r1, [sp, #28]
 8007c28:	9805      	ldr	r0, [sp, #20]
 8007c2a:	f001 fec1 	bl	80099b0 <_Bfree>
 8007c2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c30:	9805      	ldr	r0, [sp, #20]
 8007c32:	f001 febd 	bl	80099b0 <_Bfree>
 8007c36:	9906      	ldr	r1, [sp, #24]
 8007c38:	9805      	ldr	r0, [sp, #20]
 8007c3a:	f001 feb9 	bl	80099b0 <_Bfree>
 8007c3e:	e5be      	b.n	80077be <_strtod_l+0x8e>
 8007c40:	2300      	movs	r3, #0
 8007c42:	0030      	movs	r0, r6
 8007c44:	0039      	movs	r1, r7
 8007c46:	4d35      	ldr	r5, [pc, #212]	; (8007d1c <_strtod_l+0x5ec>)
 8007c48:	1124      	asrs	r4, r4, #4
 8007c4a:	9308      	str	r3, [sp, #32]
 8007c4c:	2c01      	cmp	r4, #1
 8007c4e:	dc1e      	bgt.n	8007c8e <_strtod_l+0x55e>
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d001      	beq.n	8007c58 <_strtod_l+0x528>
 8007c54:	0006      	movs	r6, r0
 8007c56:	000f      	movs	r7, r1
 8007c58:	4b31      	ldr	r3, [pc, #196]	; (8007d20 <_strtod_l+0x5f0>)
 8007c5a:	0032      	movs	r2, r6
 8007c5c:	18ff      	adds	r7, r7, r3
 8007c5e:	9b08      	ldr	r3, [sp, #32]
 8007c60:	00dd      	lsls	r5, r3, #3
 8007c62:	4b2e      	ldr	r3, [pc, #184]	; (8007d1c <_strtod_l+0x5ec>)
 8007c64:	195d      	adds	r5, r3, r5
 8007c66:	6828      	ldr	r0, [r5, #0]
 8007c68:	6869      	ldr	r1, [r5, #4]
 8007c6a:	003b      	movs	r3, r7
 8007c6c:	f7f9 feee 	bl	8001a4c <__aeabi_dmul>
 8007c70:	4b25      	ldr	r3, [pc, #148]	; (8007d08 <_strtod_l+0x5d8>)
 8007c72:	4a2c      	ldr	r2, [pc, #176]	; (8007d24 <_strtod_l+0x5f4>)
 8007c74:	0006      	movs	r6, r0
 8007c76:	400b      	ands	r3, r1
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d8be      	bhi.n	8007bfa <_strtod_l+0x4ca>
 8007c7c:	4a2a      	ldr	r2, [pc, #168]	; (8007d28 <_strtod_l+0x5f8>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d913      	bls.n	8007caa <_strtod_l+0x57a>
 8007c82:	2601      	movs	r6, #1
 8007c84:	4f29      	ldr	r7, [pc, #164]	; (8007d2c <_strtod_l+0x5fc>)
 8007c86:	4276      	negs	r6, r6
 8007c88:	2300      	movs	r3, #0
 8007c8a:	9308      	str	r3, [sp, #32]
 8007c8c:	e087      	b.n	8007d9e <_strtod_l+0x66e>
 8007c8e:	2201      	movs	r2, #1
 8007c90:	4214      	tst	r4, r2
 8007c92:	d004      	beq.n	8007c9e <_strtod_l+0x56e>
 8007c94:	682a      	ldr	r2, [r5, #0]
 8007c96:	686b      	ldr	r3, [r5, #4]
 8007c98:	f7f9 fed8 	bl	8001a4c <__aeabi_dmul>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	9a08      	ldr	r2, [sp, #32]
 8007ca0:	1064      	asrs	r4, r4, #1
 8007ca2:	3201      	adds	r2, #1
 8007ca4:	9208      	str	r2, [sp, #32]
 8007ca6:	3508      	adds	r5, #8
 8007ca8:	e7d0      	b.n	8007c4c <_strtod_l+0x51c>
 8007caa:	23d4      	movs	r3, #212	; 0xd4
 8007cac:	049b      	lsls	r3, r3, #18
 8007cae:	18cf      	adds	r7, r1, r3
 8007cb0:	e7ea      	b.n	8007c88 <_strtod_l+0x558>
 8007cb2:	2c00      	cmp	r4, #0
 8007cb4:	d0e8      	beq.n	8007c88 <_strtod_l+0x558>
 8007cb6:	4264      	negs	r4, r4
 8007cb8:	220f      	movs	r2, #15
 8007cba:	0023      	movs	r3, r4
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	4214      	tst	r4, r2
 8007cc0:	d00a      	beq.n	8007cd8 <_strtod_l+0x5a8>
 8007cc2:	00da      	lsls	r2, r3, #3
 8007cc4:	4b14      	ldr	r3, [pc, #80]	; (8007d18 <_strtod_l+0x5e8>)
 8007cc6:	0030      	movs	r0, r6
 8007cc8:	189b      	adds	r3, r3, r2
 8007cca:	0039      	movs	r1, r7
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	f7f9 faba 	bl	8001248 <__aeabi_ddiv>
 8007cd4:	0006      	movs	r6, r0
 8007cd6:	000f      	movs	r7, r1
 8007cd8:	1124      	asrs	r4, r4, #4
 8007cda:	d0d5      	beq.n	8007c88 <_strtod_l+0x558>
 8007cdc:	2c1f      	cmp	r4, #31
 8007cde:	dd27      	ble.n	8007d30 <_strtod_l+0x600>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	9306      	str	r3, [sp, #24]
 8007ce4:	9307      	str	r3, [sp, #28]
 8007ce6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ce8:	9309      	str	r3, [sp, #36]	; 0x24
 8007cea:	2322      	movs	r3, #34	; 0x22
 8007cec:	9a05      	ldr	r2, [sp, #20]
 8007cee:	2600      	movs	r6, #0
 8007cf0:	6013      	str	r3, [r2, #0]
 8007cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cf4:	2700      	movs	r7, #0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d18d      	bne.n	8007c16 <_strtod_l+0x4e6>
 8007cfa:	e560      	b.n	80077be <_strtod_l+0x8e>
 8007cfc:	00004e1f 	.word	0x00004e1f
 8007d00:	0800b6e9 	.word	0x0800b6e9
 8007d04:	0800b72c 	.word	0x0800b72c
 8007d08:	7ff00000 	.word	0x7ff00000
 8007d0c:	0800b6e1 	.word	0x0800b6e1
 8007d10:	0800b86c 	.word	0x0800b86c
 8007d14:	0800bb18 	.word	0x0800bb18
 8007d18:	0800b9f8 	.word	0x0800b9f8
 8007d1c:	0800b9d0 	.word	0x0800b9d0
 8007d20:	fcb00000 	.word	0xfcb00000
 8007d24:	7ca00000 	.word	0x7ca00000
 8007d28:	7c900000 	.word	0x7c900000
 8007d2c:	7fefffff 	.word	0x7fefffff
 8007d30:	2310      	movs	r3, #16
 8007d32:	0022      	movs	r2, r4
 8007d34:	401a      	ands	r2, r3
 8007d36:	9208      	str	r2, [sp, #32]
 8007d38:	421c      	tst	r4, r3
 8007d3a:	d001      	beq.n	8007d40 <_strtod_l+0x610>
 8007d3c:	335a      	adds	r3, #90	; 0x5a
 8007d3e:	9308      	str	r3, [sp, #32]
 8007d40:	0030      	movs	r0, r6
 8007d42:	0039      	movs	r1, r7
 8007d44:	2300      	movs	r3, #0
 8007d46:	4dc5      	ldr	r5, [pc, #788]	; (800805c <_strtod_l+0x92c>)
 8007d48:	2201      	movs	r2, #1
 8007d4a:	4214      	tst	r4, r2
 8007d4c:	d004      	beq.n	8007d58 <_strtod_l+0x628>
 8007d4e:	682a      	ldr	r2, [r5, #0]
 8007d50:	686b      	ldr	r3, [r5, #4]
 8007d52:	f7f9 fe7b 	bl	8001a4c <__aeabi_dmul>
 8007d56:	2301      	movs	r3, #1
 8007d58:	1064      	asrs	r4, r4, #1
 8007d5a:	3508      	adds	r5, #8
 8007d5c:	2c00      	cmp	r4, #0
 8007d5e:	d1f3      	bne.n	8007d48 <_strtod_l+0x618>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d001      	beq.n	8007d68 <_strtod_l+0x638>
 8007d64:	0006      	movs	r6, r0
 8007d66:	000f      	movs	r7, r1
 8007d68:	9b08      	ldr	r3, [sp, #32]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00f      	beq.n	8007d8e <_strtod_l+0x65e>
 8007d6e:	236b      	movs	r3, #107	; 0x6b
 8007d70:	007a      	lsls	r2, r7, #1
 8007d72:	0d52      	lsrs	r2, r2, #21
 8007d74:	0039      	movs	r1, r7
 8007d76:	1a9b      	subs	r3, r3, r2
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	dd08      	ble.n	8007d8e <_strtod_l+0x65e>
 8007d7c:	2b1f      	cmp	r3, #31
 8007d7e:	dc00      	bgt.n	8007d82 <_strtod_l+0x652>
 8007d80:	e124      	b.n	8007fcc <_strtod_l+0x89c>
 8007d82:	2600      	movs	r6, #0
 8007d84:	2b34      	cmp	r3, #52	; 0x34
 8007d86:	dc00      	bgt.n	8007d8a <_strtod_l+0x65a>
 8007d88:	e119      	b.n	8007fbe <_strtod_l+0x88e>
 8007d8a:	27dc      	movs	r7, #220	; 0xdc
 8007d8c:	04bf      	lsls	r7, r7, #18
 8007d8e:	2200      	movs	r2, #0
 8007d90:	2300      	movs	r3, #0
 8007d92:	0030      	movs	r0, r6
 8007d94:	0039      	movs	r1, r7
 8007d96:	f7f8 fb59 	bl	800044c <__aeabi_dcmpeq>
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	d1a0      	bne.n	8007ce0 <_strtod_l+0x5b0>
 8007d9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007da2:	9300      	str	r3, [sp, #0]
 8007da4:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007da6:	9b06      	ldr	r3, [sp, #24]
 8007da8:	9805      	ldr	r0, [sp, #20]
 8007daa:	f001 fe69 	bl	8009a80 <__s2b>
 8007dae:	900b      	str	r0, [sp, #44]	; 0x2c
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d100      	bne.n	8007db6 <_strtod_l+0x686>
 8007db4:	e721      	b.n	8007bfa <_strtod_l+0x4ca>
 8007db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007db8:	9907      	ldr	r1, [sp, #28]
 8007dba:	17da      	asrs	r2, r3, #31
 8007dbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dbe:	1a5b      	subs	r3, r3, r1
 8007dc0:	401a      	ands	r2, r3
 8007dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dc4:	9215      	str	r2, [sp, #84]	; 0x54
 8007dc6:	43db      	mvns	r3, r3
 8007dc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dca:	17db      	asrs	r3, r3, #31
 8007dcc:	401a      	ands	r2, r3
 8007dce:	2300      	movs	r3, #0
 8007dd0:	921a      	str	r2, [sp, #104]	; 0x68
 8007dd2:	9306      	str	r3, [sp, #24]
 8007dd4:	9307      	str	r3, [sp, #28]
 8007dd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dd8:	9805      	ldr	r0, [sp, #20]
 8007dda:	6859      	ldr	r1, [r3, #4]
 8007ddc:	f001 fda4 	bl	8009928 <_Balloc>
 8007de0:	9009      	str	r0, [sp, #36]	; 0x24
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d100      	bne.n	8007de8 <_strtod_l+0x6b8>
 8007de6:	e70d      	b.n	8007c04 <_strtod_l+0x4d4>
 8007de8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	310c      	adds	r1, #12
 8007df0:	1c9a      	adds	r2, r3, #2
 8007df2:	0092      	lsls	r2, r2, #2
 8007df4:	300c      	adds	r0, #12
 8007df6:	930c      	str	r3, [sp, #48]	; 0x30
 8007df8:	f001 fd8d 	bl	8009916 <memcpy>
 8007dfc:	ab22      	add	r3, sp, #136	; 0x88
 8007dfe:	9301      	str	r3, [sp, #4]
 8007e00:	ab21      	add	r3, sp, #132	; 0x84
 8007e02:	9300      	str	r3, [sp, #0]
 8007e04:	0032      	movs	r2, r6
 8007e06:	003b      	movs	r3, r7
 8007e08:	9805      	ldr	r0, [sp, #20]
 8007e0a:	9612      	str	r6, [sp, #72]	; 0x48
 8007e0c:	9713      	str	r7, [sp, #76]	; 0x4c
 8007e0e:	f002 f983 	bl	800a118 <__d2b>
 8007e12:	9020      	str	r0, [sp, #128]	; 0x80
 8007e14:	2800      	cmp	r0, #0
 8007e16:	d100      	bne.n	8007e1a <_strtod_l+0x6ea>
 8007e18:	e6f4      	b.n	8007c04 <_strtod_l+0x4d4>
 8007e1a:	2101      	movs	r1, #1
 8007e1c:	9805      	ldr	r0, [sp, #20]
 8007e1e:	f001 fec3 	bl	8009ba8 <__i2b>
 8007e22:	9007      	str	r0, [sp, #28]
 8007e24:	2800      	cmp	r0, #0
 8007e26:	d100      	bne.n	8007e2a <_strtod_l+0x6fa>
 8007e28:	e6ec      	b.n	8007c04 <_strtod_l+0x4d4>
 8007e2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e2c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007e2e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007e30:	1ad4      	subs	r4, r2, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	db01      	blt.n	8007e3a <_strtod_l+0x70a>
 8007e36:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8007e38:	195d      	adds	r5, r3, r5
 8007e3a:	9908      	ldr	r1, [sp, #32]
 8007e3c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e3e:	1a5b      	subs	r3, r3, r1
 8007e40:	2136      	movs	r1, #54	; 0x36
 8007e42:	189b      	adds	r3, r3, r2
 8007e44:	1a8a      	subs	r2, r1, r2
 8007e46:	4986      	ldr	r1, [pc, #536]	; (8008060 <_strtod_l+0x930>)
 8007e48:	2001      	movs	r0, #1
 8007e4a:	468c      	mov	ip, r1
 8007e4c:	2100      	movs	r1, #0
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	9110      	str	r1, [sp, #64]	; 0x40
 8007e52:	9014      	str	r0, [sp, #80]	; 0x50
 8007e54:	4563      	cmp	r3, ip
 8007e56:	da07      	bge.n	8007e68 <_strtod_l+0x738>
 8007e58:	4661      	mov	r1, ip
 8007e5a:	1ac9      	subs	r1, r1, r3
 8007e5c:	1a52      	subs	r2, r2, r1
 8007e5e:	291f      	cmp	r1, #31
 8007e60:	dd00      	ble.n	8007e64 <_strtod_l+0x734>
 8007e62:	e0b8      	b.n	8007fd6 <_strtod_l+0x8a6>
 8007e64:	4088      	lsls	r0, r1
 8007e66:	9014      	str	r0, [sp, #80]	; 0x50
 8007e68:	18ab      	adds	r3, r5, r2
 8007e6a:	930c      	str	r3, [sp, #48]	; 0x30
 8007e6c:	18a4      	adds	r4, r4, r2
 8007e6e:	9b08      	ldr	r3, [sp, #32]
 8007e70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e72:	191c      	adds	r4, r3, r4
 8007e74:	002b      	movs	r3, r5
 8007e76:	4295      	cmp	r5, r2
 8007e78:	dd00      	ble.n	8007e7c <_strtod_l+0x74c>
 8007e7a:	0013      	movs	r3, r2
 8007e7c:	42a3      	cmp	r3, r4
 8007e7e:	dd00      	ble.n	8007e82 <_strtod_l+0x752>
 8007e80:	0023      	movs	r3, r4
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	dd04      	ble.n	8007e90 <_strtod_l+0x760>
 8007e86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e88:	1ae4      	subs	r4, r4, r3
 8007e8a:	1ad2      	subs	r2, r2, r3
 8007e8c:	920c      	str	r2, [sp, #48]	; 0x30
 8007e8e:	1aed      	subs	r5, r5, r3
 8007e90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	dd17      	ble.n	8007ec6 <_strtod_l+0x796>
 8007e96:	001a      	movs	r2, r3
 8007e98:	9907      	ldr	r1, [sp, #28]
 8007e9a:	9805      	ldr	r0, [sp, #20]
 8007e9c:	f001 ff4a 	bl	8009d34 <__pow5mult>
 8007ea0:	9007      	str	r0, [sp, #28]
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d100      	bne.n	8007ea8 <_strtod_l+0x778>
 8007ea6:	e6ad      	b.n	8007c04 <_strtod_l+0x4d4>
 8007ea8:	0001      	movs	r1, r0
 8007eaa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007eac:	9805      	ldr	r0, [sp, #20]
 8007eae:	f001 fe91 	bl	8009bd4 <__multiply>
 8007eb2:	900f      	str	r0, [sp, #60]	; 0x3c
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	d100      	bne.n	8007eba <_strtod_l+0x78a>
 8007eb8:	e6a4      	b.n	8007c04 <_strtod_l+0x4d4>
 8007eba:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007ebc:	9805      	ldr	r0, [sp, #20]
 8007ebe:	f001 fd77 	bl	80099b0 <_Bfree>
 8007ec2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ec4:	9320      	str	r3, [sp, #128]	; 0x80
 8007ec6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	dd00      	ble.n	8007ece <_strtod_l+0x79e>
 8007ecc:	e089      	b.n	8007fe2 <_strtod_l+0x8b2>
 8007ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	dd08      	ble.n	8007ee6 <_strtod_l+0x7b6>
 8007ed4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007ed6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ed8:	9805      	ldr	r0, [sp, #20]
 8007eda:	f001 ff2b 	bl	8009d34 <__pow5mult>
 8007ede:	9009      	str	r0, [sp, #36]	; 0x24
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	d100      	bne.n	8007ee6 <_strtod_l+0x7b6>
 8007ee4:	e68e      	b.n	8007c04 <_strtod_l+0x4d4>
 8007ee6:	2c00      	cmp	r4, #0
 8007ee8:	dd08      	ble.n	8007efc <_strtod_l+0x7cc>
 8007eea:	0022      	movs	r2, r4
 8007eec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007eee:	9805      	ldr	r0, [sp, #20]
 8007ef0:	f001 ff7c 	bl	8009dec <__lshift>
 8007ef4:	9009      	str	r0, [sp, #36]	; 0x24
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d100      	bne.n	8007efc <_strtod_l+0x7cc>
 8007efa:	e683      	b.n	8007c04 <_strtod_l+0x4d4>
 8007efc:	2d00      	cmp	r5, #0
 8007efe:	dd08      	ble.n	8007f12 <_strtod_l+0x7e2>
 8007f00:	002a      	movs	r2, r5
 8007f02:	9907      	ldr	r1, [sp, #28]
 8007f04:	9805      	ldr	r0, [sp, #20]
 8007f06:	f001 ff71 	bl	8009dec <__lshift>
 8007f0a:	9007      	str	r0, [sp, #28]
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	d100      	bne.n	8007f12 <_strtod_l+0x7e2>
 8007f10:	e678      	b.n	8007c04 <_strtod_l+0x4d4>
 8007f12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f14:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007f16:	9805      	ldr	r0, [sp, #20]
 8007f18:	f001 fff2 	bl	8009f00 <__mdiff>
 8007f1c:	9006      	str	r0, [sp, #24]
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	d100      	bne.n	8007f24 <_strtod_l+0x7f4>
 8007f22:	e66f      	b.n	8007c04 <_strtod_l+0x4d4>
 8007f24:	2200      	movs	r2, #0
 8007f26:	68c3      	ldr	r3, [r0, #12]
 8007f28:	9907      	ldr	r1, [sp, #28]
 8007f2a:	60c2      	str	r2, [r0, #12]
 8007f2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f2e:	f001 ffcb 	bl	8009ec8 <__mcmp>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	da5f      	bge.n	8007ff6 <_strtod_l+0x8c6>
 8007f36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f38:	4333      	orrs	r3, r6
 8007f3a:	d000      	beq.n	8007f3e <_strtod_l+0x80e>
 8007f3c:	e08a      	b.n	8008054 <_strtod_l+0x924>
 8007f3e:	033b      	lsls	r3, r7, #12
 8007f40:	d000      	beq.n	8007f44 <_strtod_l+0x814>
 8007f42:	e087      	b.n	8008054 <_strtod_l+0x924>
 8007f44:	22d6      	movs	r2, #214	; 0xd6
 8007f46:	4b47      	ldr	r3, [pc, #284]	; (8008064 <_strtod_l+0x934>)
 8007f48:	04d2      	lsls	r2, r2, #19
 8007f4a:	403b      	ands	r3, r7
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d800      	bhi.n	8007f52 <_strtod_l+0x822>
 8007f50:	e080      	b.n	8008054 <_strtod_l+0x924>
 8007f52:	9b06      	ldr	r3, [sp, #24]
 8007f54:	695b      	ldr	r3, [r3, #20]
 8007f56:	930a      	str	r3, [sp, #40]	; 0x28
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d104      	bne.n	8007f66 <_strtod_l+0x836>
 8007f5c:	9b06      	ldr	r3, [sp, #24]
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	930a      	str	r3, [sp, #40]	; 0x28
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	dd76      	ble.n	8008054 <_strtod_l+0x924>
 8007f66:	9906      	ldr	r1, [sp, #24]
 8007f68:	2201      	movs	r2, #1
 8007f6a:	9805      	ldr	r0, [sp, #20]
 8007f6c:	f001 ff3e 	bl	8009dec <__lshift>
 8007f70:	9907      	ldr	r1, [sp, #28]
 8007f72:	9006      	str	r0, [sp, #24]
 8007f74:	f001 ffa8 	bl	8009ec8 <__mcmp>
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	dd6b      	ble.n	8008054 <_strtod_l+0x924>
 8007f7c:	9908      	ldr	r1, [sp, #32]
 8007f7e:	003b      	movs	r3, r7
 8007f80:	4a38      	ldr	r2, [pc, #224]	; (8008064 <_strtod_l+0x934>)
 8007f82:	2900      	cmp	r1, #0
 8007f84:	d100      	bne.n	8007f88 <_strtod_l+0x858>
 8007f86:	e092      	b.n	80080ae <_strtod_l+0x97e>
 8007f88:	0011      	movs	r1, r2
 8007f8a:	20d6      	movs	r0, #214	; 0xd6
 8007f8c:	4039      	ands	r1, r7
 8007f8e:	04c0      	lsls	r0, r0, #19
 8007f90:	4281      	cmp	r1, r0
 8007f92:	dd00      	ble.n	8007f96 <_strtod_l+0x866>
 8007f94:	e08b      	b.n	80080ae <_strtod_l+0x97e>
 8007f96:	23dc      	movs	r3, #220	; 0xdc
 8007f98:	049b      	lsls	r3, r3, #18
 8007f9a:	4299      	cmp	r1, r3
 8007f9c:	dc00      	bgt.n	8007fa0 <_strtod_l+0x870>
 8007f9e:	e6a4      	b.n	8007cea <_strtod_l+0x5ba>
 8007fa0:	0030      	movs	r0, r6
 8007fa2:	0039      	movs	r1, r7
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	4b30      	ldr	r3, [pc, #192]	; (8008068 <_strtod_l+0x938>)
 8007fa8:	f7f9 fd50 	bl	8001a4c <__aeabi_dmul>
 8007fac:	0006      	movs	r6, r0
 8007fae:	000f      	movs	r7, r1
 8007fb0:	4308      	orrs	r0, r1
 8007fb2:	d000      	beq.n	8007fb6 <_strtod_l+0x886>
 8007fb4:	e62f      	b.n	8007c16 <_strtod_l+0x4e6>
 8007fb6:	2322      	movs	r3, #34	; 0x22
 8007fb8:	9a05      	ldr	r2, [sp, #20]
 8007fba:	6013      	str	r3, [r2, #0]
 8007fbc:	e62b      	b.n	8007c16 <_strtod_l+0x4e6>
 8007fbe:	234b      	movs	r3, #75	; 0x4b
 8007fc0:	1a9a      	subs	r2, r3, r2
 8007fc2:	3b4c      	subs	r3, #76	; 0x4c
 8007fc4:	4093      	lsls	r3, r2
 8007fc6:	4019      	ands	r1, r3
 8007fc8:	000f      	movs	r7, r1
 8007fca:	e6e0      	b.n	8007d8e <_strtod_l+0x65e>
 8007fcc:	2201      	movs	r2, #1
 8007fce:	4252      	negs	r2, r2
 8007fd0:	409a      	lsls	r2, r3
 8007fd2:	4016      	ands	r6, r2
 8007fd4:	e6db      	b.n	8007d8e <_strtod_l+0x65e>
 8007fd6:	4925      	ldr	r1, [pc, #148]	; (800806c <_strtod_l+0x93c>)
 8007fd8:	1acb      	subs	r3, r1, r3
 8007fda:	0001      	movs	r1, r0
 8007fdc:	4099      	lsls	r1, r3
 8007fde:	9110      	str	r1, [sp, #64]	; 0x40
 8007fe0:	e741      	b.n	8007e66 <_strtod_l+0x736>
 8007fe2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fe4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007fe6:	9805      	ldr	r0, [sp, #20]
 8007fe8:	f001 ff00 	bl	8009dec <__lshift>
 8007fec:	9020      	str	r0, [sp, #128]	; 0x80
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	d000      	beq.n	8007ff4 <_strtod_l+0x8c4>
 8007ff2:	e76c      	b.n	8007ece <_strtod_l+0x79e>
 8007ff4:	e606      	b.n	8007c04 <_strtod_l+0x4d4>
 8007ff6:	970c      	str	r7, [sp, #48]	; 0x30
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	d176      	bne.n	80080ea <_strtod_l+0x9ba>
 8007ffc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ffe:	033b      	lsls	r3, r7, #12
 8008000:	0b1b      	lsrs	r3, r3, #12
 8008002:	2a00      	cmp	r2, #0
 8008004:	d038      	beq.n	8008078 <_strtod_l+0x948>
 8008006:	4a1a      	ldr	r2, [pc, #104]	; (8008070 <_strtod_l+0x940>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d138      	bne.n	800807e <_strtod_l+0x94e>
 800800c:	2201      	movs	r2, #1
 800800e:	9b08      	ldr	r3, [sp, #32]
 8008010:	4252      	negs	r2, r2
 8008012:	0031      	movs	r1, r6
 8008014:	0010      	movs	r0, r2
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <_strtod_l+0x902>
 800801a:	24d4      	movs	r4, #212	; 0xd4
 800801c:	4b11      	ldr	r3, [pc, #68]	; (8008064 <_strtod_l+0x934>)
 800801e:	0010      	movs	r0, r2
 8008020:	403b      	ands	r3, r7
 8008022:	04e4      	lsls	r4, r4, #19
 8008024:	42a3      	cmp	r3, r4
 8008026:	d804      	bhi.n	8008032 <_strtod_l+0x902>
 8008028:	306c      	adds	r0, #108	; 0x6c
 800802a:	0d1b      	lsrs	r3, r3, #20
 800802c:	1ac3      	subs	r3, r0, r3
 800802e:	409a      	lsls	r2, r3
 8008030:	0010      	movs	r0, r2
 8008032:	4281      	cmp	r1, r0
 8008034:	d123      	bne.n	800807e <_strtod_l+0x94e>
 8008036:	4b0f      	ldr	r3, [pc, #60]	; (8008074 <_strtod_l+0x944>)
 8008038:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800803a:	429a      	cmp	r2, r3
 800803c:	d102      	bne.n	8008044 <_strtod_l+0x914>
 800803e:	1c4b      	adds	r3, r1, #1
 8008040:	d100      	bne.n	8008044 <_strtod_l+0x914>
 8008042:	e5df      	b.n	8007c04 <_strtod_l+0x4d4>
 8008044:	4b07      	ldr	r3, [pc, #28]	; (8008064 <_strtod_l+0x934>)
 8008046:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008048:	2600      	movs	r6, #0
 800804a:	401a      	ands	r2, r3
 800804c:	0013      	movs	r3, r2
 800804e:	2280      	movs	r2, #128	; 0x80
 8008050:	0352      	lsls	r2, r2, #13
 8008052:	189f      	adds	r7, r3, r2
 8008054:	9b08      	ldr	r3, [sp, #32]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1a2      	bne.n	8007fa0 <_strtod_l+0x870>
 800805a:	e5dc      	b.n	8007c16 <_strtod_l+0x4e6>
 800805c:	0800b740 	.word	0x0800b740
 8008060:	fffffc02 	.word	0xfffffc02
 8008064:	7ff00000 	.word	0x7ff00000
 8008068:	39500000 	.word	0x39500000
 800806c:	fffffbe2 	.word	0xfffffbe2
 8008070:	000fffff 	.word	0x000fffff
 8008074:	7fefffff 	.word	0x7fefffff
 8008078:	4333      	orrs	r3, r6
 800807a:	d100      	bne.n	800807e <_strtod_l+0x94e>
 800807c:	e77e      	b.n	8007f7c <_strtod_l+0x84c>
 800807e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008080:	2b00      	cmp	r3, #0
 8008082:	d01d      	beq.n	80080c0 <_strtod_l+0x990>
 8008084:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008086:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008088:	4213      	tst	r3, r2
 800808a:	d0e3      	beq.n	8008054 <_strtod_l+0x924>
 800808c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800808e:	0030      	movs	r0, r6
 8008090:	0039      	movs	r1, r7
 8008092:	9a08      	ldr	r2, [sp, #32]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d017      	beq.n	80080c8 <_strtod_l+0x998>
 8008098:	f7ff fb32 	bl	8007700 <sulp>
 800809c:	0002      	movs	r2, r0
 800809e:	000b      	movs	r3, r1
 80080a0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80080a2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80080a4:	f7f8 fd94 	bl	8000bd0 <__aeabi_dadd>
 80080a8:	0006      	movs	r6, r0
 80080aa:	000f      	movs	r7, r1
 80080ac:	e7d2      	b.n	8008054 <_strtod_l+0x924>
 80080ae:	2601      	movs	r6, #1
 80080b0:	4013      	ands	r3, r2
 80080b2:	4a99      	ldr	r2, [pc, #612]	; (8008318 <_strtod_l+0xbe8>)
 80080b4:	4276      	negs	r6, r6
 80080b6:	189b      	adds	r3, r3, r2
 80080b8:	4a98      	ldr	r2, [pc, #608]	; (800831c <_strtod_l+0xbec>)
 80080ba:	431a      	orrs	r2, r3
 80080bc:	0017      	movs	r7, r2
 80080be:	e7c9      	b.n	8008054 <_strtod_l+0x924>
 80080c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080c2:	4233      	tst	r3, r6
 80080c4:	d0c6      	beq.n	8008054 <_strtod_l+0x924>
 80080c6:	e7e1      	b.n	800808c <_strtod_l+0x95c>
 80080c8:	f7ff fb1a 	bl	8007700 <sulp>
 80080cc:	0002      	movs	r2, r0
 80080ce:	000b      	movs	r3, r1
 80080d0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80080d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80080d4:	f7f9 ff26 	bl	8001f24 <__aeabi_dsub>
 80080d8:	2200      	movs	r2, #0
 80080da:	2300      	movs	r3, #0
 80080dc:	0006      	movs	r6, r0
 80080de:	000f      	movs	r7, r1
 80080e0:	f7f8 f9b4 	bl	800044c <__aeabi_dcmpeq>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	d0b5      	beq.n	8008054 <_strtod_l+0x924>
 80080e8:	e5ff      	b.n	8007cea <_strtod_l+0x5ba>
 80080ea:	9907      	ldr	r1, [sp, #28]
 80080ec:	9806      	ldr	r0, [sp, #24]
 80080ee:	f002 f877 	bl	800a1e0 <__ratio>
 80080f2:	2380      	movs	r3, #128	; 0x80
 80080f4:	2200      	movs	r2, #0
 80080f6:	05db      	lsls	r3, r3, #23
 80080f8:	0004      	movs	r4, r0
 80080fa:	000d      	movs	r5, r1
 80080fc:	f7f8 f9b6 	bl	800046c <__aeabi_dcmple>
 8008100:	2800      	cmp	r0, #0
 8008102:	d075      	beq.n	80081f0 <_strtod_l+0xac0>
 8008104:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008106:	2b00      	cmp	r3, #0
 8008108:	d047      	beq.n	800819a <_strtod_l+0xa6a>
 800810a:	2300      	movs	r3, #0
 800810c:	4c84      	ldr	r4, [pc, #528]	; (8008320 <_strtod_l+0xbf0>)
 800810e:	2500      	movs	r5, #0
 8008110:	9310      	str	r3, [sp, #64]	; 0x40
 8008112:	9411      	str	r4, [sp, #68]	; 0x44
 8008114:	4c82      	ldr	r4, [pc, #520]	; (8008320 <_strtod_l+0xbf0>)
 8008116:	4a83      	ldr	r2, [pc, #524]	; (8008324 <_strtod_l+0xbf4>)
 8008118:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800811a:	4013      	ands	r3, r2
 800811c:	9314      	str	r3, [sp, #80]	; 0x50
 800811e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008120:	4b81      	ldr	r3, [pc, #516]	; (8008328 <_strtod_l+0xbf8>)
 8008122:	429a      	cmp	r2, r3
 8008124:	d000      	beq.n	8008128 <_strtod_l+0x9f8>
 8008126:	e0ac      	b.n	8008282 <_strtod_l+0xb52>
 8008128:	4a80      	ldr	r2, [pc, #512]	; (800832c <_strtod_l+0xbfc>)
 800812a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800812c:	4694      	mov	ip, r2
 800812e:	4463      	add	r3, ip
 8008130:	001f      	movs	r7, r3
 8008132:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008134:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008136:	0030      	movs	r0, r6
 8008138:	0039      	movs	r1, r7
 800813a:	920c      	str	r2, [sp, #48]	; 0x30
 800813c:	930d      	str	r3, [sp, #52]	; 0x34
 800813e:	f001 ff77 	bl	800a030 <__ulp>
 8008142:	0002      	movs	r2, r0
 8008144:	000b      	movs	r3, r1
 8008146:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008148:	990d      	ldr	r1, [sp, #52]	; 0x34
 800814a:	f7f9 fc7f 	bl	8001a4c <__aeabi_dmul>
 800814e:	0032      	movs	r2, r6
 8008150:	003b      	movs	r3, r7
 8008152:	f7f8 fd3d 	bl	8000bd0 <__aeabi_dadd>
 8008156:	4a73      	ldr	r2, [pc, #460]	; (8008324 <_strtod_l+0xbf4>)
 8008158:	4b75      	ldr	r3, [pc, #468]	; (8008330 <_strtod_l+0xc00>)
 800815a:	0006      	movs	r6, r0
 800815c:	400a      	ands	r2, r1
 800815e:	429a      	cmp	r2, r3
 8008160:	d95e      	bls.n	8008220 <_strtod_l+0xaf0>
 8008162:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008164:	4b73      	ldr	r3, [pc, #460]	; (8008334 <_strtod_l+0xc04>)
 8008166:	429a      	cmp	r2, r3
 8008168:	d103      	bne.n	8008172 <_strtod_l+0xa42>
 800816a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800816c:	3301      	adds	r3, #1
 800816e:	d100      	bne.n	8008172 <_strtod_l+0xa42>
 8008170:	e548      	b.n	8007c04 <_strtod_l+0x4d4>
 8008172:	2601      	movs	r6, #1
 8008174:	4f6f      	ldr	r7, [pc, #444]	; (8008334 <_strtod_l+0xc04>)
 8008176:	4276      	negs	r6, r6
 8008178:	9920      	ldr	r1, [sp, #128]	; 0x80
 800817a:	9805      	ldr	r0, [sp, #20]
 800817c:	f001 fc18 	bl	80099b0 <_Bfree>
 8008180:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008182:	9805      	ldr	r0, [sp, #20]
 8008184:	f001 fc14 	bl	80099b0 <_Bfree>
 8008188:	9907      	ldr	r1, [sp, #28]
 800818a:	9805      	ldr	r0, [sp, #20]
 800818c:	f001 fc10 	bl	80099b0 <_Bfree>
 8008190:	9906      	ldr	r1, [sp, #24]
 8008192:	9805      	ldr	r0, [sp, #20]
 8008194:	f001 fc0c 	bl	80099b0 <_Bfree>
 8008198:	e61d      	b.n	8007dd6 <_strtod_l+0x6a6>
 800819a:	2e00      	cmp	r6, #0
 800819c:	d11c      	bne.n	80081d8 <_strtod_l+0xaa8>
 800819e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081a0:	031b      	lsls	r3, r3, #12
 80081a2:	d11f      	bne.n	80081e4 <_strtod_l+0xab4>
 80081a4:	2200      	movs	r2, #0
 80081a6:	0020      	movs	r0, r4
 80081a8:	0029      	movs	r1, r5
 80081aa:	4b5d      	ldr	r3, [pc, #372]	; (8008320 <_strtod_l+0xbf0>)
 80081ac:	f7f8 f954 	bl	8000458 <__aeabi_dcmplt>
 80081b0:	2800      	cmp	r0, #0
 80081b2:	d11a      	bne.n	80081ea <_strtod_l+0xaba>
 80081b4:	0020      	movs	r0, r4
 80081b6:	0029      	movs	r1, r5
 80081b8:	2200      	movs	r2, #0
 80081ba:	4b5f      	ldr	r3, [pc, #380]	; (8008338 <_strtod_l+0xc08>)
 80081bc:	f7f9 fc46 	bl	8001a4c <__aeabi_dmul>
 80081c0:	0005      	movs	r5, r0
 80081c2:	000c      	movs	r4, r1
 80081c4:	2380      	movs	r3, #128	; 0x80
 80081c6:	061b      	lsls	r3, r3, #24
 80081c8:	18e3      	adds	r3, r4, r3
 80081ca:	951c      	str	r5, [sp, #112]	; 0x70
 80081cc:	931d      	str	r3, [sp, #116]	; 0x74
 80081ce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80081d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80081d2:	9210      	str	r2, [sp, #64]	; 0x40
 80081d4:	9311      	str	r3, [sp, #68]	; 0x44
 80081d6:	e79e      	b.n	8008116 <_strtod_l+0x9e6>
 80081d8:	2e01      	cmp	r6, #1
 80081da:	d103      	bne.n	80081e4 <_strtod_l+0xab4>
 80081dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d100      	bne.n	80081e4 <_strtod_l+0xab4>
 80081e2:	e582      	b.n	8007cea <_strtod_l+0x5ba>
 80081e4:	2300      	movs	r3, #0
 80081e6:	4c55      	ldr	r4, [pc, #340]	; (800833c <_strtod_l+0xc0c>)
 80081e8:	e791      	b.n	800810e <_strtod_l+0x9de>
 80081ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80081ec:	4c52      	ldr	r4, [pc, #328]	; (8008338 <_strtod_l+0xc08>)
 80081ee:	e7e9      	b.n	80081c4 <_strtod_l+0xa94>
 80081f0:	2200      	movs	r2, #0
 80081f2:	0020      	movs	r0, r4
 80081f4:	0029      	movs	r1, r5
 80081f6:	4b50      	ldr	r3, [pc, #320]	; (8008338 <_strtod_l+0xc08>)
 80081f8:	f7f9 fc28 	bl	8001a4c <__aeabi_dmul>
 80081fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80081fe:	0005      	movs	r5, r0
 8008200:	000b      	movs	r3, r1
 8008202:	000c      	movs	r4, r1
 8008204:	2a00      	cmp	r2, #0
 8008206:	d107      	bne.n	8008218 <_strtod_l+0xae8>
 8008208:	2280      	movs	r2, #128	; 0x80
 800820a:	0612      	lsls	r2, r2, #24
 800820c:	188b      	adds	r3, r1, r2
 800820e:	9016      	str	r0, [sp, #88]	; 0x58
 8008210:	9317      	str	r3, [sp, #92]	; 0x5c
 8008212:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008214:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008216:	e7dc      	b.n	80081d2 <_strtod_l+0xaa2>
 8008218:	0002      	movs	r2, r0
 800821a:	9216      	str	r2, [sp, #88]	; 0x58
 800821c:	9317      	str	r3, [sp, #92]	; 0x5c
 800821e:	e7f8      	b.n	8008212 <_strtod_l+0xae2>
 8008220:	23d4      	movs	r3, #212	; 0xd4
 8008222:	049b      	lsls	r3, r3, #18
 8008224:	18cf      	adds	r7, r1, r3
 8008226:	9b08      	ldr	r3, [sp, #32]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1a5      	bne.n	8008178 <_strtod_l+0xa48>
 800822c:	4b3d      	ldr	r3, [pc, #244]	; (8008324 <_strtod_l+0xbf4>)
 800822e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008230:	403b      	ands	r3, r7
 8008232:	429a      	cmp	r2, r3
 8008234:	d1a0      	bne.n	8008178 <_strtod_l+0xa48>
 8008236:	0028      	movs	r0, r5
 8008238:	0021      	movs	r1, r4
 800823a:	f7f8 f953 	bl	80004e4 <__aeabi_d2lz>
 800823e:	f7f8 f98d 	bl	800055c <__aeabi_l2d>
 8008242:	0002      	movs	r2, r0
 8008244:	000b      	movs	r3, r1
 8008246:	0028      	movs	r0, r5
 8008248:	0021      	movs	r1, r4
 800824a:	f7f9 fe6b 	bl	8001f24 <__aeabi_dsub>
 800824e:	033b      	lsls	r3, r7, #12
 8008250:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008252:	0b1b      	lsrs	r3, r3, #12
 8008254:	4333      	orrs	r3, r6
 8008256:	4313      	orrs	r3, r2
 8008258:	0004      	movs	r4, r0
 800825a:	000d      	movs	r5, r1
 800825c:	4a38      	ldr	r2, [pc, #224]	; (8008340 <_strtod_l+0xc10>)
 800825e:	2b00      	cmp	r3, #0
 8008260:	d055      	beq.n	800830e <_strtod_l+0xbde>
 8008262:	4b38      	ldr	r3, [pc, #224]	; (8008344 <_strtod_l+0xc14>)
 8008264:	f7f8 f8f8 	bl	8000458 <__aeabi_dcmplt>
 8008268:	2800      	cmp	r0, #0
 800826a:	d000      	beq.n	800826e <_strtod_l+0xb3e>
 800826c:	e4d3      	b.n	8007c16 <_strtod_l+0x4e6>
 800826e:	0020      	movs	r0, r4
 8008270:	0029      	movs	r1, r5
 8008272:	4a35      	ldr	r2, [pc, #212]	; (8008348 <_strtod_l+0xc18>)
 8008274:	4b30      	ldr	r3, [pc, #192]	; (8008338 <_strtod_l+0xc08>)
 8008276:	f7f8 f903 	bl	8000480 <__aeabi_dcmpgt>
 800827a:	2800      	cmp	r0, #0
 800827c:	d100      	bne.n	8008280 <_strtod_l+0xb50>
 800827e:	e77b      	b.n	8008178 <_strtod_l+0xa48>
 8008280:	e4c9      	b.n	8007c16 <_strtod_l+0x4e6>
 8008282:	9b08      	ldr	r3, [sp, #32]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d02b      	beq.n	80082e0 <_strtod_l+0xbb0>
 8008288:	23d4      	movs	r3, #212	; 0xd4
 800828a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800828c:	04db      	lsls	r3, r3, #19
 800828e:	429a      	cmp	r2, r3
 8008290:	d826      	bhi.n	80082e0 <_strtod_l+0xbb0>
 8008292:	0028      	movs	r0, r5
 8008294:	0021      	movs	r1, r4
 8008296:	4a2d      	ldr	r2, [pc, #180]	; (800834c <_strtod_l+0xc1c>)
 8008298:	4b2d      	ldr	r3, [pc, #180]	; (8008350 <_strtod_l+0xc20>)
 800829a:	f7f8 f8e7 	bl	800046c <__aeabi_dcmple>
 800829e:	2800      	cmp	r0, #0
 80082a0:	d017      	beq.n	80082d2 <_strtod_l+0xba2>
 80082a2:	0028      	movs	r0, r5
 80082a4:	0021      	movs	r1, r4
 80082a6:	f7f8 f8ff 	bl	80004a8 <__aeabi_d2uiz>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	d100      	bne.n	80082b0 <_strtod_l+0xb80>
 80082ae:	3001      	adds	r0, #1
 80082b0:	f7fa fa4e 	bl	8002750 <__aeabi_ui2d>
 80082b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082b6:	0005      	movs	r5, r0
 80082b8:	000b      	movs	r3, r1
 80082ba:	000c      	movs	r4, r1
 80082bc:	2a00      	cmp	r2, #0
 80082be:	d122      	bne.n	8008306 <_strtod_l+0xbd6>
 80082c0:	2280      	movs	r2, #128	; 0x80
 80082c2:	0612      	lsls	r2, r2, #24
 80082c4:	188b      	adds	r3, r1, r2
 80082c6:	9018      	str	r0, [sp, #96]	; 0x60
 80082c8:	9319      	str	r3, [sp, #100]	; 0x64
 80082ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80082cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80082ce:	9210      	str	r2, [sp, #64]	; 0x40
 80082d0:	9311      	str	r3, [sp, #68]	; 0x44
 80082d2:	22d6      	movs	r2, #214	; 0xd6
 80082d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082d6:	04d2      	lsls	r2, r2, #19
 80082d8:	189b      	adds	r3, r3, r2
 80082da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80082dc:	1a9b      	subs	r3, r3, r2
 80082de:	9311      	str	r3, [sp, #68]	; 0x44
 80082e0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80082e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80082e4:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80082e6:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80082e8:	f001 fea2 	bl	800a030 <__ulp>
 80082ec:	0002      	movs	r2, r0
 80082ee:	000b      	movs	r3, r1
 80082f0:	0030      	movs	r0, r6
 80082f2:	0039      	movs	r1, r7
 80082f4:	f7f9 fbaa 	bl	8001a4c <__aeabi_dmul>
 80082f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80082fc:	f7f8 fc68 	bl	8000bd0 <__aeabi_dadd>
 8008300:	0006      	movs	r6, r0
 8008302:	000f      	movs	r7, r1
 8008304:	e78f      	b.n	8008226 <_strtod_l+0xaf6>
 8008306:	0002      	movs	r2, r0
 8008308:	9218      	str	r2, [sp, #96]	; 0x60
 800830a:	9319      	str	r3, [sp, #100]	; 0x64
 800830c:	e7dd      	b.n	80082ca <_strtod_l+0xb9a>
 800830e:	4b11      	ldr	r3, [pc, #68]	; (8008354 <_strtod_l+0xc24>)
 8008310:	f7f8 f8a2 	bl	8000458 <__aeabi_dcmplt>
 8008314:	e7b1      	b.n	800827a <_strtod_l+0xb4a>
 8008316:	46c0      	nop			; (mov r8, r8)
 8008318:	fff00000 	.word	0xfff00000
 800831c:	000fffff 	.word	0x000fffff
 8008320:	3ff00000 	.word	0x3ff00000
 8008324:	7ff00000 	.word	0x7ff00000
 8008328:	7fe00000 	.word	0x7fe00000
 800832c:	fcb00000 	.word	0xfcb00000
 8008330:	7c9fffff 	.word	0x7c9fffff
 8008334:	7fefffff 	.word	0x7fefffff
 8008338:	3fe00000 	.word	0x3fe00000
 800833c:	bff00000 	.word	0xbff00000
 8008340:	94a03595 	.word	0x94a03595
 8008344:	3fdfffff 	.word	0x3fdfffff
 8008348:	35afe535 	.word	0x35afe535
 800834c:	ffc00000 	.word	0xffc00000
 8008350:	41dfffff 	.word	0x41dfffff
 8008354:	3fcfffff 	.word	0x3fcfffff

08008358 <_strtod_r>:
 8008358:	b510      	push	{r4, lr}
 800835a:	4b02      	ldr	r3, [pc, #8]	; (8008364 <_strtod_r+0xc>)
 800835c:	f7ff f9e8 	bl	8007730 <_strtod_l>
 8008360:	bd10      	pop	{r4, pc}
 8008362:	46c0      	nop			; (mov r8, r8)
 8008364:	20000074 	.word	0x20000074

08008368 <_strtol_l.constprop.0>:
 8008368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800836a:	b087      	sub	sp, #28
 800836c:	001e      	movs	r6, r3
 800836e:	9005      	str	r0, [sp, #20]
 8008370:	9101      	str	r1, [sp, #4]
 8008372:	9202      	str	r2, [sp, #8]
 8008374:	2b01      	cmp	r3, #1
 8008376:	d045      	beq.n	8008404 <_strtol_l.constprop.0+0x9c>
 8008378:	000b      	movs	r3, r1
 800837a:	2e24      	cmp	r6, #36	; 0x24
 800837c:	d842      	bhi.n	8008404 <_strtol_l.constprop.0+0x9c>
 800837e:	4a3f      	ldr	r2, [pc, #252]	; (800847c <_strtol_l.constprop.0+0x114>)
 8008380:	2108      	movs	r1, #8
 8008382:	4694      	mov	ip, r2
 8008384:	001a      	movs	r2, r3
 8008386:	4660      	mov	r0, ip
 8008388:	7814      	ldrb	r4, [r2, #0]
 800838a:	3301      	adds	r3, #1
 800838c:	5d00      	ldrb	r0, [r0, r4]
 800838e:	001d      	movs	r5, r3
 8008390:	0007      	movs	r7, r0
 8008392:	400f      	ands	r7, r1
 8008394:	4208      	tst	r0, r1
 8008396:	d1f5      	bne.n	8008384 <_strtol_l.constprop.0+0x1c>
 8008398:	2c2d      	cmp	r4, #45	; 0x2d
 800839a:	d13a      	bne.n	8008412 <_strtol_l.constprop.0+0xaa>
 800839c:	2701      	movs	r7, #1
 800839e:	781c      	ldrb	r4, [r3, #0]
 80083a0:	1c95      	adds	r5, r2, #2
 80083a2:	2e00      	cmp	r6, #0
 80083a4:	d065      	beq.n	8008472 <_strtol_l.constprop.0+0x10a>
 80083a6:	2e10      	cmp	r6, #16
 80083a8:	d109      	bne.n	80083be <_strtol_l.constprop.0+0x56>
 80083aa:	2c30      	cmp	r4, #48	; 0x30
 80083ac:	d107      	bne.n	80083be <_strtol_l.constprop.0+0x56>
 80083ae:	2220      	movs	r2, #32
 80083b0:	782b      	ldrb	r3, [r5, #0]
 80083b2:	4393      	bics	r3, r2
 80083b4:	2b58      	cmp	r3, #88	; 0x58
 80083b6:	d157      	bne.n	8008468 <_strtol_l.constprop.0+0x100>
 80083b8:	2610      	movs	r6, #16
 80083ba:	786c      	ldrb	r4, [r5, #1]
 80083bc:	3502      	adds	r5, #2
 80083be:	4b30      	ldr	r3, [pc, #192]	; (8008480 <_strtol_l.constprop.0+0x118>)
 80083c0:	0031      	movs	r1, r6
 80083c2:	18fb      	adds	r3, r7, r3
 80083c4:	0018      	movs	r0, r3
 80083c6:	9303      	str	r3, [sp, #12]
 80083c8:	f7f7 ff40 	bl	800024c <__aeabi_uidivmod>
 80083cc:	2300      	movs	r3, #0
 80083ce:	2201      	movs	r2, #1
 80083d0:	4684      	mov	ip, r0
 80083d2:	0018      	movs	r0, r3
 80083d4:	9104      	str	r1, [sp, #16]
 80083d6:	4252      	negs	r2, r2
 80083d8:	0021      	movs	r1, r4
 80083da:	3930      	subs	r1, #48	; 0x30
 80083dc:	2909      	cmp	r1, #9
 80083de:	d81d      	bhi.n	800841c <_strtol_l.constprop.0+0xb4>
 80083e0:	000c      	movs	r4, r1
 80083e2:	42a6      	cmp	r6, r4
 80083e4:	dd28      	ble.n	8008438 <_strtol_l.constprop.0+0xd0>
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	db24      	blt.n	8008434 <_strtol_l.constprop.0+0xcc>
 80083ea:	0013      	movs	r3, r2
 80083ec:	4584      	cmp	ip, r0
 80083ee:	d306      	bcc.n	80083fe <_strtol_l.constprop.0+0x96>
 80083f0:	d102      	bne.n	80083f8 <_strtol_l.constprop.0+0x90>
 80083f2:	9904      	ldr	r1, [sp, #16]
 80083f4:	42a1      	cmp	r1, r4
 80083f6:	db02      	blt.n	80083fe <_strtol_l.constprop.0+0x96>
 80083f8:	2301      	movs	r3, #1
 80083fa:	4370      	muls	r0, r6
 80083fc:	1820      	adds	r0, r4, r0
 80083fe:	782c      	ldrb	r4, [r5, #0]
 8008400:	3501      	adds	r5, #1
 8008402:	e7e9      	b.n	80083d8 <_strtol_l.constprop.0+0x70>
 8008404:	f7fe faa2 	bl	800694c <__errno>
 8008408:	2316      	movs	r3, #22
 800840a:	6003      	str	r3, [r0, #0]
 800840c:	2000      	movs	r0, #0
 800840e:	b007      	add	sp, #28
 8008410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008412:	2c2b      	cmp	r4, #43	; 0x2b
 8008414:	d1c5      	bne.n	80083a2 <_strtol_l.constprop.0+0x3a>
 8008416:	781c      	ldrb	r4, [r3, #0]
 8008418:	1c95      	adds	r5, r2, #2
 800841a:	e7c2      	b.n	80083a2 <_strtol_l.constprop.0+0x3a>
 800841c:	0021      	movs	r1, r4
 800841e:	3941      	subs	r1, #65	; 0x41
 8008420:	2919      	cmp	r1, #25
 8008422:	d801      	bhi.n	8008428 <_strtol_l.constprop.0+0xc0>
 8008424:	3c37      	subs	r4, #55	; 0x37
 8008426:	e7dc      	b.n	80083e2 <_strtol_l.constprop.0+0x7a>
 8008428:	0021      	movs	r1, r4
 800842a:	3961      	subs	r1, #97	; 0x61
 800842c:	2919      	cmp	r1, #25
 800842e:	d803      	bhi.n	8008438 <_strtol_l.constprop.0+0xd0>
 8008430:	3c57      	subs	r4, #87	; 0x57
 8008432:	e7d6      	b.n	80083e2 <_strtol_l.constprop.0+0x7a>
 8008434:	0013      	movs	r3, r2
 8008436:	e7e2      	b.n	80083fe <_strtol_l.constprop.0+0x96>
 8008438:	2b00      	cmp	r3, #0
 800843a:	da09      	bge.n	8008450 <_strtol_l.constprop.0+0xe8>
 800843c:	2322      	movs	r3, #34	; 0x22
 800843e:	9a05      	ldr	r2, [sp, #20]
 8008440:	9803      	ldr	r0, [sp, #12]
 8008442:	6013      	str	r3, [r2, #0]
 8008444:	9b02      	ldr	r3, [sp, #8]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0e1      	beq.n	800840e <_strtol_l.constprop.0+0xa6>
 800844a:	1e6b      	subs	r3, r5, #1
 800844c:	9301      	str	r3, [sp, #4]
 800844e:	e007      	b.n	8008460 <_strtol_l.constprop.0+0xf8>
 8008450:	2f00      	cmp	r7, #0
 8008452:	d000      	beq.n	8008456 <_strtol_l.constprop.0+0xee>
 8008454:	4240      	negs	r0, r0
 8008456:	9a02      	ldr	r2, [sp, #8]
 8008458:	2a00      	cmp	r2, #0
 800845a:	d0d8      	beq.n	800840e <_strtol_l.constprop.0+0xa6>
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1f4      	bne.n	800844a <_strtol_l.constprop.0+0xe2>
 8008460:	9b02      	ldr	r3, [sp, #8]
 8008462:	9a01      	ldr	r2, [sp, #4]
 8008464:	601a      	str	r2, [r3, #0]
 8008466:	e7d2      	b.n	800840e <_strtol_l.constprop.0+0xa6>
 8008468:	2430      	movs	r4, #48	; 0x30
 800846a:	2e00      	cmp	r6, #0
 800846c:	d1a7      	bne.n	80083be <_strtol_l.constprop.0+0x56>
 800846e:	3608      	adds	r6, #8
 8008470:	e7a5      	b.n	80083be <_strtol_l.constprop.0+0x56>
 8008472:	2c30      	cmp	r4, #48	; 0x30
 8008474:	d09b      	beq.n	80083ae <_strtol_l.constprop.0+0x46>
 8008476:	260a      	movs	r6, #10
 8008478:	e7a1      	b.n	80083be <_strtol_l.constprop.0+0x56>
 800847a:	46c0      	nop			; (mov r8, r8)
 800847c:	0800b769 	.word	0x0800b769
 8008480:	7fffffff 	.word	0x7fffffff

08008484 <_strtol_r>:
 8008484:	b510      	push	{r4, lr}
 8008486:	f7ff ff6f 	bl	8008368 <_strtol_l.constprop.0>
 800848a:	bd10      	pop	{r4, pc}

0800848c <quorem>:
 800848c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800848e:	0006      	movs	r6, r0
 8008490:	690b      	ldr	r3, [r1, #16]
 8008492:	6932      	ldr	r2, [r6, #16]
 8008494:	b087      	sub	sp, #28
 8008496:	2000      	movs	r0, #0
 8008498:	9103      	str	r1, [sp, #12]
 800849a:	429a      	cmp	r2, r3
 800849c:	db65      	blt.n	800856a <quorem+0xde>
 800849e:	3b01      	subs	r3, #1
 80084a0:	009c      	lsls	r4, r3, #2
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	000b      	movs	r3, r1
 80084a6:	3314      	adds	r3, #20
 80084a8:	9305      	str	r3, [sp, #20]
 80084aa:	191b      	adds	r3, r3, r4
 80084ac:	9304      	str	r3, [sp, #16]
 80084ae:	0033      	movs	r3, r6
 80084b0:	3314      	adds	r3, #20
 80084b2:	9302      	str	r3, [sp, #8]
 80084b4:	191c      	adds	r4, r3, r4
 80084b6:	9b04      	ldr	r3, [sp, #16]
 80084b8:	6827      	ldr	r7, [r4, #0]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	0038      	movs	r0, r7
 80084be:	1c5d      	adds	r5, r3, #1
 80084c0:	0029      	movs	r1, r5
 80084c2:	9301      	str	r3, [sp, #4]
 80084c4:	f7f7 fe3c 	bl	8000140 <__udivsi3>
 80084c8:	9001      	str	r0, [sp, #4]
 80084ca:	42af      	cmp	r7, r5
 80084cc:	d324      	bcc.n	8008518 <quorem+0x8c>
 80084ce:	2500      	movs	r5, #0
 80084d0:	46ac      	mov	ip, r5
 80084d2:	9802      	ldr	r0, [sp, #8]
 80084d4:	9f05      	ldr	r7, [sp, #20]
 80084d6:	cf08      	ldmia	r7!, {r3}
 80084d8:	9a01      	ldr	r2, [sp, #4]
 80084da:	b299      	uxth	r1, r3
 80084dc:	4351      	muls	r1, r2
 80084de:	0c1b      	lsrs	r3, r3, #16
 80084e0:	4353      	muls	r3, r2
 80084e2:	1949      	adds	r1, r1, r5
 80084e4:	0c0a      	lsrs	r2, r1, #16
 80084e6:	189b      	adds	r3, r3, r2
 80084e8:	6802      	ldr	r2, [r0, #0]
 80084ea:	b289      	uxth	r1, r1
 80084ec:	b292      	uxth	r2, r2
 80084ee:	4462      	add	r2, ip
 80084f0:	1a52      	subs	r2, r2, r1
 80084f2:	6801      	ldr	r1, [r0, #0]
 80084f4:	0c1d      	lsrs	r5, r3, #16
 80084f6:	0c09      	lsrs	r1, r1, #16
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	1acb      	subs	r3, r1, r3
 80084fc:	1411      	asrs	r1, r2, #16
 80084fe:	185b      	adds	r3, r3, r1
 8008500:	1419      	asrs	r1, r3, #16
 8008502:	b292      	uxth	r2, r2
 8008504:	041b      	lsls	r3, r3, #16
 8008506:	431a      	orrs	r2, r3
 8008508:	9b04      	ldr	r3, [sp, #16]
 800850a:	468c      	mov	ip, r1
 800850c:	c004      	stmia	r0!, {r2}
 800850e:	42bb      	cmp	r3, r7
 8008510:	d2e1      	bcs.n	80084d6 <quorem+0x4a>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d030      	beq.n	800857a <quorem+0xee>
 8008518:	0030      	movs	r0, r6
 800851a:	9903      	ldr	r1, [sp, #12]
 800851c:	f001 fcd4 	bl	8009ec8 <__mcmp>
 8008520:	2800      	cmp	r0, #0
 8008522:	db21      	blt.n	8008568 <quorem+0xdc>
 8008524:	0030      	movs	r0, r6
 8008526:	2400      	movs	r4, #0
 8008528:	9b01      	ldr	r3, [sp, #4]
 800852a:	9903      	ldr	r1, [sp, #12]
 800852c:	3301      	adds	r3, #1
 800852e:	9301      	str	r3, [sp, #4]
 8008530:	3014      	adds	r0, #20
 8008532:	3114      	adds	r1, #20
 8008534:	6803      	ldr	r3, [r0, #0]
 8008536:	c920      	ldmia	r1!, {r5}
 8008538:	b29a      	uxth	r2, r3
 800853a:	1914      	adds	r4, r2, r4
 800853c:	b2aa      	uxth	r2, r5
 800853e:	1aa2      	subs	r2, r4, r2
 8008540:	0c1b      	lsrs	r3, r3, #16
 8008542:	0c2d      	lsrs	r5, r5, #16
 8008544:	1414      	asrs	r4, r2, #16
 8008546:	1b5b      	subs	r3, r3, r5
 8008548:	191b      	adds	r3, r3, r4
 800854a:	141c      	asrs	r4, r3, #16
 800854c:	b292      	uxth	r2, r2
 800854e:	041b      	lsls	r3, r3, #16
 8008550:	4313      	orrs	r3, r2
 8008552:	c008      	stmia	r0!, {r3}
 8008554:	9b04      	ldr	r3, [sp, #16]
 8008556:	428b      	cmp	r3, r1
 8008558:	d2ec      	bcs.n	8008534 <quorem+0xa8>
 800855a:	9b00      	ldr	r3, [sp, #0]
 800855c:	9a02      	ldr	r2, [sp, #8]
 800855e:	009b      	lsls	r3, r3, #2
 8008560:	18d3      	adds	r3, r2, r3
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	2a00      	cmp	r2, #0
 8008566:	d015      	beq.n	8008594 <quorem+0x108>
 8008568:	9801      	ldr	r0, [sp, #4]
 800856a:	b007      	add	sp, #28
 800856c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d106      	bne.n	8008582 <quorem+0xf6>
 8008574:	9b00      	ldr	r3, [sp, #0]
 8008576:	3b01      	subs	r3, #1
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	9b02      	ldr	r3, [sp, #8]
 800857c:	3c04      	subs	r4, #4
 800857e:	42a3      	cmp	r3, r4
 8008580:	d3f5      	bcc.n	800856e <quorem+0xe2>
 8008582:	9b00      	ldr	r3, [sp, #0]
 8008584:	6133      	str	r3, [r6, #16]
 8008586:	e7c7      	b.n	8008518 <quorem+0x8c>
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	2a00      	cmp	r2, #0
 800858c:	d106      	bne.n	800859c <quorem+0x110>
 800858e:	9a00      	ldr	r2, [sp, #0]
 8008590:	3a01      	subs	r2, #1
 8008592:	9200      	str	r2, [sp, #0]
 8008594:	9a02      	ldr	r2, [sp, #8]
 8008596:	3b04      	subs	r3, #4
 8008598:	429a      	cmp	r2, r3
 800859a:	d3f5      	bcc.n	8008588 <quorem+0xfc>
 800859c:	9b00      	ldr	r3, [sp, #0]
 800859e:	6133      	str	r3, [r6, #16]
 80085a0:	e7e2      	b.n	8008568 <quorem+0xdc>
	...

080085a4 <_dtoa_r>:
 80085a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085a6:	b09d      	sub	sp, #116	; 0x74
 80085a8:	9202      	str	r2, [sp, #8]
 80085aa:	9303      	str	r3, [sp, #12]
 80085ac:	9b02      	ldr	r3, [sp, #8]
 80085ae:	9c03      	ldr	r4, [sp, #12]
 80085b0:	9308      	str	r3, [sp, #32]
 80085b2:	9409      	str	r4, [sp, #36]	; 0x24
 80085b4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80085b6:	0007      	movs	r7, r0
 80085b8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80085ba:	2c00      	cmp	r4, #0
 80085bc:	d10e      	bne.n	80085dc <_dtoa_r+0x38>
 80085be:	2010      	movs	r0, #16
 80085c0:	f001 f982 	bl	80098c8 <malloc>
 80085c4:	1e02      	subs	r2, r0, #0
 80085c6:	6278      	str	r0, [r7, #36]	; 0x24
 80085c8:	d104      	bne.n	80085d4 <_dtoa_r+0x30>
 80085ca:	21ea      	movs	r1, #234	; 0xea
 80085cc:	4bc7      	ldr	r3, [pc, #796]	; (80088ec <_dtoa_r+0x348>)
 80085ce:	48c8      	ldr	r0, [pc, #800]	; (80088f0 <_dtoa_r+0x34c>)
 80085d0:	f002 f91c 	bl	800a80c <__assert_func>
 80085d4:	6044      	str	r4, [r0, #4]
 80085d6:	6084      	str	r4, [r0, #8]
 80085d8:	6004      	str	r4, [r0, #0]
 80085da:	60c4      	str	r4, [r0, #12]
 80085dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085de:	6819      	ldr	r1, [r3, #0]
 80085e0:	2900      	cmp	r1, #0
 80085e2:	d00a      	beq.n	80085fa <_dtoa_r+0x56>
 80085e4:	685a      	ldr	r2, [r3, #4]
 80085e6:	2301      	movs	r3, #1
 80085e8:	4093      	lsls	r3, r2
 80085ea:	604a      	str	r2, [r1, #4]
 80085ec:	608b      	str	r3, [r1, #8]
 80085ee:	0038      	movs	r0, r7
 80085f0:	f001 f9de 	bl	80099b0 <_Bfree>
 80085f4:	2200      	movs	r2, #0
 80085f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f8:	601a      	str	r2, [r3, #0]
 80085fa:	9b03      	ldr	r3, [sp, #12]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	da20      	bge.n	8008642 <_dtoa_r+0x9e>
 8008600:	2301      	movs	r3, #1
 8008602:	602b      	str	r3, [r5, #0]
 8008604:	9b03      	ldr	r3, [sp, #12]
 8008606:	005b      	lsls	r3, r3, #1
 8008608:	085b      	lsrs	r3, r3, #1
 800860a:	9309      	str	r3, [sp, #36]	; 0x24
 800860c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800860e:	4bb9      	ldr	r3, [pc, #740]	; (80088f4 <_dtoa_r+0x350>)
 8008610:	4ab8      	ldr	r2, [pc, #736]	; (80088f4 <_dtoa_r+0x350>)
 8008612:	402b      	ands	r3, r5
 8008614:	4293      	cmp	r3, r2
 8008616:	d117      	bne.n	8008648 <_dtoa_r+0xa4>
 8008618:	4bb7      	ldr	r3, [pc, #732]	; (80088f8 <_dtoa_r+0x354>)
 800861a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800861c:	0328      	lsls	r0, r5, #12
 800861e:	6013      	str	r3, [r2, #0]
 8008620:	9b02      	ldr	r3, [sp, #8]
 8008622:	0b00      	lsrs	r0, r0, #12
 8008624:	4318      	orrs	r0, r3
 8008626:	d101      	bne.n	800862c <_dtoa_r+0x88>
 8008628:	f000 fdbf 	bl	80091aa <_dtoa_r+0xc06>
 800862c:	48b3      	ldr	r0, [pc, #716]	; (80088fc <_dtoa_r+0x358>)
 800862e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008630:	9006      	str	r0, [sp, #24]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d002      	beq.n	800863c <_dtoa_r+0x98>
 8008636:	4bb2      	ldr	r3, [pc, #712]	; (8008900 <_dtoa_r+0x35c>)
 8008638:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800863a:	6013      	str	r3, [r2, #0]
 800863c:	9806      	ldr	r0, [sp, #24]
 800863e:	b01d      	add	sp, #116	; 0x74
 8008640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008642:	2300      	movs	r3, #0
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	e7e1      	b.n	800860c <_dtoa_r+0x68>
 8008648:	9b08      	ldr	r3, [sp, #32]
 800864a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800864c:	9312      	str	r3, [sp, #72]	; 0x48
 800864e:	9413      	str	r4, [sp, #76]	; 0x4c
 8008650:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008652:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008654:	2200      	movs	r2, #0
 8008656:	2300      	movs	r3, #0
 8008658:	f7f7 fef8 	bl	800044c <__aeabi_dcmpeq>
 800865c:	1e04      	subs	r4, r0, #0
 800865e:	d009      	beq.n	8008674 <_dtoa_r+0xd0>
 8008660:	2301      	movs	r3, #1
 8008662:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008664:	6013      	str	r3, [r2, #0]
 8008666:	4ba7      	ldr	r3, [pc, #668]	; (8008904 <_dtoa_r+0x360>)
 8008668:	9306      	str	r3, [sp, #24]
 800866a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800866c:	2b00      	cmp	r3, #0
 800866e:	d0e5      	beq.n	800863c <_dtoa_r+0x98>
 8008670:	4ba5      	ldr	r3, [pc, #660]	; (8008908 <_dtoa_r+0x364>)
 8008672:	e7e1      	b.n	8008638 <_dtoa_r+0x94>
 8008674:	ab1a      	add	r3, sp, #104	; 0x68
 8008676:	9301      	str	r3, [sp, #4]
 8008678:	ab1b      	add	r3, sp, #108	; 0x6c
 800867a:	9300      	str	r3, [sp, #0]
 800867c:	0038      	movs	r0, r7
 800867e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008680:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008682:	f001 fd49 	bl	800a118 <__d2b>
 8008686:	006e      	lsls	r6, r5, #1
 8008688:	9005      	str	r0, [sp, #20]
 800868a:	0d76      	lsrs	r6, r6, #21
 800868c:	d100      	bne.n	8008690 <_dtoa_r+0xec>
 800868e:	e07c      	b.n	800878a <_dtoa_r+0x1e6>
 8008690:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008692:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008694:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008696:	4a9d      	ldr	r2, [pc, #628]	; (800890c <_dtoa_r+0x368>)
 8008698:	031b      	lsls	r3, r3, #12
 800869a:	0b1b      	lsrs	r3, r3, #12
 800869c:	431a      	orrs	r2, r3
 800869e:	0011      	movs	r1, r2
 80086a0:	4b9b      	ldr	r3, [pc, #620]	; (8008910 <_dtoa_r+0x36c>)
 80086a2:	9418      	str	r4, [sp, #96]	; 0x60
 80086a4:	18f6      	adds	r6, r6, r3
 80086a6:	2200      	movs	r2, #0
 80086a8:	4b9a      	ldr	r3, [pc, #616]	; (8008914 <_dtoa_r+0x370>)
 80086aa:	f7f9 fc3b 	bl	8001f24 <__aeabi_dsub>
 80086ae:	4a9a      	ldr	r2, [pc, #616]	; (8008918 <_dtoa_r+0x374>)
 80086b0:	4b9a      	ldr	r3, [pc, #616]	; (800891c <_dtoa_r+0x378>)
 80086b2:	f7f9 f9cb 	bl	8001a4c <__aeabi_dmul>
 80086b6:	4a9a      	ldr	r2, [pc, #616]	; (8008920 <_dtoa_r+0x37c>)
 80086b8:	4b9a      	ldr	r3, [pc, #616]	; (8008924 <_dtoa_r+0x380>)
 80086ba:	f7f8 fa89 	bl	8000bd0 <__aeabi_dadd>
 80086be:	0004      	movs	r4, r0
 80086c0:	0030      	movs	r0, r6
 80086c2:	000d      	movs	r5, r1
 80086c4:	f7fa f814 	bl	80026f0 <__aeabi_i2d>
 80086c8:	4a97      	ldr	r2, [pc, #604]	; (8008928 <_dtoa_r+0x384>)
 80086ca:	4b98      	ldr	r3, [pc, #608]	; (800892c <_dtoa_r+0x388>)
 80086cc:	f7f9 f9be 	bl	8001a4c <__aeabi_dmul>
 80086d0:	0002      	movs	r2, r0
 80086d2:	000b      	movs	r3, r1
 80086d4:	0020      	movs	r0, r4
 80086d6:	0029      	movs	r1, r5
 80086d8:	f7f8 fa7a 	bl	8000bd0 <__aeabi_dadd>
 80086dc:	0004      	movs	r4, r0
 80086de:	000d      	movs	r5, r1
 80086e0:	f7f9 ffd0 	bl	8002684 <__aeabi_d2iz>
 80086e4:	2200      	movs	r2, #0
 80086e6:	9002      	str	r0, [sp, #8]
 80086e8:	2300      	movs	r3, #0
 80086ea:	0020      	movs	r0, r4
 80086ec:	0029      	movs	r1, r5
 80086ee:	f7f7 feb3 	bl	8000458 <__aeabi_dcmplt>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	d00b      	beq.n	800870e <_dtoa_r+0x16a>
 80086f6:	9802      	ldr	r0, [sp, #8]
 80086f8:	f7f9 fffa 	bl	80026f0 <__aeabi_i2d>
 80086fc:	002b      	movs	r3, r5
 80086fe:	0022      	movs	r2, r4
 8008700:	f7f7 fea4 	bl	800044c <__aeabi_dcmpeq>
 8008704:	4243      	negs	r3, r0
 8008706:	4158      	adcs	r0, r3
 8008708:	9b02      	ldr	r3, [sp, #8]
 800870a:	1a1b      	subs	r3, r3, r0
 800870c:	9302      	str	r3, [sp, #8]
 800870e:	2301      	movs	r3, #1
 8008710:	9316      	str	r3, [sp, #88]	; 0x58
 8008712:	9b02      	ldr	r3, [sp, #8]
 8008714:	2b16      	cmp	r3, #22
 8008716:	d80f      	bhi.n	8008738 <_dtoa_r+0x194>
 8008718:	9812      	ldr	r0, [sp, #72]	; 0x48
 800871a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800871c:	00da      	lsls	r2, r3, #3
 800871e:	4b84      	ldr	r3, [pc, #528]	; (8008930 <_dtoa_r+0x38c>)
 8008720:	189b      	adds	r3, r3, r2
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	f7f7 fe97 	bl	8000458 <__aeabi_dcmplt>
 800872a:	2800      	cmp	r0, #0
 800872c:	d049      	beq.n	80087c2 <_dtoa_r+0x21e>
 800872e:	9b02      	ldr	r3, [sp, #8]
 8008730:	3b01      	subs	r3, #1
 8008732:	9302      	str	r3, [sp, #8]
 8008734:	2300      	movs	r3, #0
 8008736:	9316      	str	r3, [sp, #88]	; 0x58
 8008738:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800873a:	1b9e      	subs	r6, r3, r6
 800873c:	2300      	movs	r3, #0
 800873e:	930a      	str	r3, [sp, #40]	; 0x28
 8008740:	0033      	movs	r3, r6
 8008742:	3b01      	subs	r3, #1
 8008744:	930d      	str	r3, [sp, #52]	; 0x34
 8008746:	d504      	bpl.n	8008752 <_dtoa_r+0x1ae>
 8008748:	2301      	movs	r3, #1
 800874a:	1b9b      	subs	r3, r3, r6
 800874c:	930a      	str	r3, [sp, #40]	; 0x28
 800874e:	2300      	movs	r3, #0
 8008750:	930d      	str	r3, [sp, #52]	; 0x34
 8008752:	9b02      	ldr	r3, [sp, #8]
 8008754:	2b00      	cmp	r3, #0
 8008756:	db36      	blt.n	80087c6 <_dtoa_r+0x222>
 8008758:	9a02      	ldr	r2, [sp, #8]
 800875a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800875c:	4694      	mov	ip, r2
 800875e:	4463      	add	r3, ip
 8008760:	930d      	str	r3, [sp, #52]	; 0x34
 8008762:	2300      	movs	r3, #0
 8008764:	9215      	str	r2, [sp, #84]	; 0x54
 8008766:	930e      	str	r3, [sp, #56]	; 0x38
 8008768:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800876a:	2401      	movs	r4, #1
 800876c:	2b09      	cmp	r3, #9
 800876e:	d864      	bhi.n	800883a <_dtoa_r+0x296>
 8008770:	2b05      	cmp	r3, #5
 8008772:	dd02      	ble.n	800877a <_dtoa_r+0x1d6>
 8008774:	2400      	movs	r4, #0
 8008776:	3b04      	subs	r3, #4
 8008778:	9322      	str	r3, [sp, #136]	; 0x88
 800877a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800877c:	1e98      	subs	r0, r3, #2
 800877e:	2803      	cmp	r0, #3
 8008780:	d864      	bhi.n	800884c <_dtoa_r+0x2a8>
 8008782:	f7f7 fcc9 	bl	8000118 <__gnu_thumb1_case_uqi>
 8008786:	3829      	.short	0x3829
 8008788:	5836      	.short	0x5836
 800878a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800878c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800878e:	189e      	adds	r6, r3, r2
 8008790:	4b68      	ldr	r3, [pc, #416]	; (8008934 <_dtoa_r+0x390>)
 8008792:	18f2      	adds	r2, r6, r3
 8008794:	2a20      	cmp	r2, #32
 8008796:	dd0f      	ble.n	80087b8 <_dtoa_r+0x214>
 8008798:	2340      	movs	r3, #64	; 0x40
 800879a:	1a9b      	subs	r3, r3, r2
 800879c:	409d      	lsls	r5, r3
 800879e:	4b66      	ldr	r3, [pc, #408]	; (8008938 <_dtoa_r+0x394>)
 80087a0:	9802      	ldr	r0, [sp, #8]
 80087a2:	18f3      	adds	r3, r6, r3
 80087a4:	40d8      	lsrs	r0, r3
 80087a6:	4328      	orrs	r0, r5
 80087a8:	f7f9 ffd2 	bl	8002750 <__aeabi_ui2d>
 80087ac:	2301      	movs	r3, #1
 80087ae:	4c63      	ldr	r4, [pc, #396]	; (800893c <_dtoa_r+0x398>)
 80087b0:	3e01      	subs	r6, #1
 80087b2:	1909      	adds	r1, r1, r4
 80087b4:	9318      	str	r3, [sp, #96]	; 0x60
 80087b6:	e776      	b.n	80086a6 <_dtoa_r+0x102>
 80087b8:	2320      	movs	r3, #32
 80087ba:	9802      	ldr	r0, [sp, #8]
 80087bc:	1a9b      	subs	r3, r3, r2
 80087be:	4098      	lsls	r0, r3
 80087c0:	e7f2      	b.n	80087a8 <_dtoa_r+0x204>
 80087c2:	9016      	str	r0, [sp, #88]	; 0x58
 80087c4:	e7b8      	b.n	8008738 <_dtoa_r+0x194>
 80087c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087c8:	9a02      	ldr	r2, [sp, #8]
 80087ca:	1a9b      	subs	r3, r3, r2
 80087cc:	930a      	str	r3, [sp, #40]	; 0x28
 80087ce:	4253      	negs	r3, r2
 80087d0:	930e      	str	r3, [sp, #56]	; 0x38
 80087d2:	2300      	movs	r3, #0
 80087d4:	9315      	str	r3, [sp, #84]	; 0x54
 80087d6:	e7c7      	b.n	8008768 <_dtoa_r+0x1c4>
 80087d8:	2300      	movs	r3, #0
 80087da:	930f      	str	r3, [sp, #60]	; 0x3c
 80087dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087de:	930c      	str	r3, [sp, #48]	; 0x30
 80087e0:	9307      	str	r3, [sp, #28]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	dc13      	bgt.n	800880e <_dtoa_r+0x26a>
 80087e6:	2301      	movs	r3, #1
 80087e8:	001a      	movs	r2, r3
 80087ea:	930c      	str	r3, [sp, #48]	; 0x30
 80087ec:	9307      	str	r3, [sp, #28]
 80087ee:	9223      	str	r2, [sp, #140]	; 0x8c
 80087f0:	e00d      	b.n	800880e <_dtoa_r+0x26a>
 80087f2:	2301      	movs	r3, #1
 80087f4:	e7f1      	b.n	80087da <_dtoa_r+0x236>
 80087f6:	2300      	movs	r3, #0
 80087f8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80087fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80087fc:	4694      	mov	ip, r2
 80087fe:	9b02      	ldr	r3, [sp, #8]
 8008800:	4463      	add	r3, ip
 8008802:	930c      	str	r3, [sp, #48]	; 0x30
 8008804:	3301      	adds	r3, #1
 8008806:	9307      	str	r3, [sp, #28]
 8008808:	2b00      	cmp	r3, #0
 800880a:	dc00      	bgt.n	800880e <_dtoa_r+0x26a>
 800880c:	2301      	movs	r3, #1
 800880e:	2200      	movs	r2, #0
 8008810:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008812:	6042      	str	r2, [r0, #4]
 8008814:	3204      	adds	r2, #4
 8008816:	0015      	movs	r5, r2
 8008818:	3514      	adds	r5, #20
 800881a:	6841      	ldr	r1, [r0, #4]
 800881c:	429d      	cmp	r5, r3
 800881e:	d919      	bls.n	8008854 <_dtoa_r+0x2b0>
 8008820:	0038      	movs	r0, r7
 8008822:	f001 f881 	bl	8009928 <_Balloc>
 8008826:	9006      	str	r0, [sp, #24]
 8008828:	2800      	cmp	r0, #0
 800882a:	d117      	bne.n	800885c <_dtoa_r+0x2b8>
 800882c:	21d5      	movs	r1, #213	; 0xd5
 800882e:	0002      	movs	r2, r0
 8008830:	4b43      	ldr	r3, [pc, #268]	; (8008940 <_dtoa_r+0x39c>)
 8008832:	0049      	lsls	r1, r1, #1
 8008834:	e6cb      	b.n	80085ce <_dtoa_r+0x2a>
 8008836:	2301      	movs	r3, #1
 8008838:	e7de      	b.n	80087f8 <_dtoa_r+0x254>
 800883a:	2300      	movs	r3, #0
 800883c:	940f      	str	r4, [sp, #60]	; 0x3c
 800883e:	9322      	str	r3, [sp, #136]	; 0x88
 8008840:	3b01      	subs	r3, #1
 8008842:	930c      	str	r3, [sp, #48]	; 0x30
 8008844:	9307      	str	r3, [sp, #28]
 8008846:	2200      	movs	r2, #0
 8008848:	3313      	adds	r3, #19
 800884a:	e7d0      	b.n	80087ee <_dtoa_r+0x24a>
 800884c:	2301      	movs	r3, #1
 800884e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008850:	3b02      	subs	r3, #2
 8008852:	e7f6      	b.n	8008842 <_dtoa_r+0x29e>
 8008854:	3101      	adds	r1, #1
 8008856:	6041      	str	r1, [r0, #4]
 8008858:	0052      	lsls	r2, r2, #1
 800885a:	e7dc      	b.n	8008816 <_dtoa_r+0x272>
 800885c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885e:	9a06      	ldr	r2, [sp, #24]
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	9b07      	ldr	r3, [sp, #28]
 8008864:	2b0e      	cmp	r3, #14
 8008866:	d900      	bls.n	800886a <_dtoa_r+0x2c6>
 8008868:	e0eb      	b.n	8008a42 <_dtoa_r+0x49e>
 800886a:	2c00      	cmp	r4, #0
 800886c:	d100      	bne.n	8008870 <_dtoa_r+0x2cc>
 800886e:	e0e8      	b.n	8008a42 <_dtoa_r+0x49e>
 8008870:	9b02      	ldr	r3, [sp, #8]
 8008872:	2b00      	cmp	r3, #0
 8008874:	dd68      	ble.n	8008948 <_dtoa_r+0x3a4>
 8008876:	001a      	movs	r2, r3
 8008878:	210f      	movs	r1, #15
 800887a:	4b2d      	ldr	r3, [pc, #180]	; (8008930 <_dtoa_r+0x38c>)
 800887c:	400a      	ands	r2, r1
 800887e:	00d2      	lsls	r2, r2, #3
 8008880:	189b      	adds	r3, r3, r2
 8008882:	681d      	ldr	r5, [r3, #0]
 8008884:	685e      	ldr	r6, [r3, #4]
 8008886:	9b02      	ldr	r3, [sp, #8]
 8008888:	111c      	asrs	r4, r3, #4
 800888a:	2302      	movs	r3, #2
 800888c:	9310      	str	r3, [sp, #64]	; 0x40
 800888e:	9b02      	ldr	r3, [sp, #8]
 8008890:	05db      	lsls	r3, r3, #23
 8008892:	d50b      	bpl.n	80088ac <_dtoa_r+0x308>
 8008894:	4b2b      	ldr	r3, [pc, #172]	; (8008944 <_dtoa_r+0x3a0>)
 8008896:	400c      	ands	r4, r1
 8008898:	6a1a      	ldr	r2, [r3, #32]
 800889a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800889c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800889e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80088a0:	f7f8 fcd2 	bl	8001248 <__aeabi_ddiv>
 80088a4:	2303      	movs	r3, #3
 80088a6:	9008      	str	r0, [sp, #32]
 80088a8:	9109      	str	r1, [sp, #36]	; 0x24
 80088aa:	9310      	str	r3, [sp, #64]	; 0x40
 80088ac:	4b25      	ldr	r3, [pc, #148]	; (8008944 <_dtoa_r+0x3a0>)
 80088ae:	9314      	str	r3, [sp, #80]	; 0x50
 80088b0:	2c00      	cmp	r4, #0
 80088b2:	d108      	bne.n	80088c6 <_dtoa_r+0x322>
 80088b4:	9808      	ldr	r0, [sp, #32]
 80088b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088b8:	002a      	movs	r2, r5
 80088ba:	0033      	movs	r3, r6
 80088bc:	f7f8 fcc4 	bl	8001248 <__aeabi_ddiv>
 80088c0:	9008      	str	r0, [sp, #32]
 80088c2:	9109      	str	r1, [sp, #36]	; 0x24
 80088c4:	e05c      	b.n	8008980 <_dtoa_r+0x3dc>
 80088c6:	2301      	movs	r3, #1
 80088c8:	421c      	tst	r4, r3
 80088ca:	d00b      	beq.n	80088e4 <_dtoa_r+0x340>
 80088cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80088ce:	0028      	movs	r0, r5
 80088d0:	3301      	adds	r3, #1
 80088d2:	9310      	str	r3, [sp, #64]	; 0x40
 80088d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088d6:	0031      	movs	r1, r6
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f7f9 f8b6 	bl	8001a4c <__aeabi_dmul>
 80088e0:	0005      	movs	r5, r0
 80088e2:	000e      	movs	r6, r1
 80088e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088e6:	1064      	asrs	r4, r4, #1
 80088e8:	3308      	adds	r3, #8
 80088ea:	e7e0      	b.n	80088ae <_dtoa_r+0x30a>
 80088ec:	0800b876 	.word	0x0800b876
 80088f0:	0800b88d 	.word	0x0800b88d
 80088f4:	7ff00000 	.word	0x7ff00000
 80088f8:	0000270f 	.word	0x0000270f
 80088fc:	0800b872 	.word	0x0800b872
 8008900:	0800b875 	.word	0x0800b875
 8008904:	0800b6ec 	.word	0x0800b6ec
 8008908:	0800b6ed 	.word	0x0800b6ed
 800890c:	3ff00000 	.word	0x3ff00000
 8008910:	fffffc01 	.word	0xfffffc01
 8008914:	3ff80000 	.word	0x3ff80000
 8008918:	636f4361 	.word	0x636f4361
 800891c:	3fd287a7 	.word	0x3fd287a7
 8008920:	8b60c8b3 	.word	0x8b60c8b3
 8008924:	3fc68a28 	.word	0x3fc68a28
 8008928:	509f79fb 	.word	0x509f79fb
 800892c:	3fd34413 	.word	0x3fd34413
 8008930:	0800b9f8 	.word	0x0800b9f8
 8008934:	00000432 	.word	0x00000432
 8008938:	00000412 	.word	0x00000412
 800893c:	fe100000 	.word	0xfe100000
 8008940:	0800b8e8 	.word	0x0800b8e8
 8008944:	0800b9d0 	.word	0x0800b9d0
 8008948:	2302      	movs	r3, #2
 800894a:	9310      	str	r3, [sp, #64]	; 0x40
 800894c:	9b02      	ldr	r3, [sp, #8]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d016      	beq.n	8008980 <_dtoa_r+0x3dc>
 8008952:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008954:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008956:	425c      	negs	r4, r3
 8008958:	230f      	movs	r3, #15
 800895a:	4ab6      	ldr	r2, [pc, #728]	; (8008c34 <_dtoa_r+0x690>)
 800895c:	4023      	ands	r3, r4
 800895e:	00db      	lsls	r3, r3, #3
 8008960:	18d3      	adds	r3, r2, r3
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	f7f9 f871 	bl	8001a4c <__aeabi_dmul>
 800896a:	2601      	movs	r6, #1
 800896c:	2300      	movs	r3, #0
 800896e:	9008      	str	r0, [sp, #32]
 8008970:	9109      	str	r1, [sp, #36]	; 0x24
 8008972:	4db1      	ldr	r5, [pc, #708]	; (8008c38 <_dtoa_r+0x694>)
 8008974:	1124      	asrs	r4, r4, #4
 8008976:	2c00      	cmp	r4, #0
 8008978:	d000      	beq.n	800897c <_dtoa_r+0x3d8>
 800897a:	e094      	b.n	8008aa6 <_dtoa_r+0x502>
 800897c:	2b00      	cmp	r3, #0
 800897e:	d19f      	bne.n	80088c0 <_dtoa_r+0x31c>
 8008980:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008982:	2b00      	cmp	r3, #0
 8008984:	d100      	bne.n	8008988 <_dtoa_r+0x3e4>
 8008986:	e09b      	b.n	8008ac0 <_dtoa_r+0x51c>
 8008988:	9c08      	ldr	r4, [sp, #32]
 800898a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800898c:	2200      	movs	r2, #0
 800898e:	0020      	movs	r0, r4
 8008990:	0029      	movs	r1, r5
 8008992:	4baa      	ldr	r3, [pc, #680]	; (8008c3c <_dtoa_r+0x698>)
 8008994:	f7f7 fd60 	bl	8000458 <__aeabi_dcmplt>
 8008998:	2800      	cmp	r0, #0
 800899a:	d100      	bne.n	800899e <_dtoa_r+0x3fa>
 800899c:	e090      	b.n	8008ac0 <_dtoa_r+0x51c>
 800899e:	9b07      	ldr	r3, [sp, #28]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d100      	bne.n	80089a6 <_dtoa_r+0x402>
 80089a4:	e08c      	b.n	8008ac0 <_dtoa_r+0x51c>
 80089a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	dd46      	ble.n	8008a3a <_dtoa_r+0x496>
 80089ac:	9b02      	ldr	r3, [sp, #8]
 80089ae:	2200      	movs	r2, #0
 80089b0:	0020      	movs	r0, r4
 80089b2:	0029      	movs	r1, r5
 80089b4:	1e5e      	subs	r6, r3, #1
 80089b6:	4ba2      	ldr	r3, [pc, #648]	; (8008c40 <_dtoa_r+0x69c>)
 80089b8:	f7f9 f848 	bl	8001a4c <__aeabi_dmul>
 80089bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089be:	9008      	str	r0, [sp, #32]
 80089c0:	9109      	str	r1, [sp, #36]	; 0x24
 80089c2:	3301      	adds	r3, #1
 80089c4:	9310      	str	r3, [sp, #64]	; 0x40
 80089c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089c8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80089ca:	9c08      	ldr	r4, [sp, #32]
 80089cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80089ce:	9314      	str	r3, [sp, #80]	; 0x50
 80089d0:	f7f9 fe8e 	bl	80026f0 <__aeabi_i2d>
 80089d4:	0022      	movs	r2, r4
 80089d6:	002b      	movs	r3, r5
 80089d8:	f7f9 f838 	bl	8001a4c <__aeabi_dmul>
 80089dc:	2200      	movs	r2, #0
 80089de:	4b99      	ldr	r3, [pc, #612]	; (8008c44 <_dtoa_r+0x6a0>)
 80089e0:	f7f8 f8f6 	bl	8000bd0 <__aeabi_dadd>
 80089e4:	9010      	str	r0, [sp, #64]	; 0x40
 80089e6:	9111      	str	r1, [sp, #68]	; 0x44
 80089e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80089ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089ec:	9208      	str	r2, [sp, #32]
 80089ee:	9309      	str	r3, [sp, #36]	; 0x24
 80089f0:	4a95      	ldr	r2, [pc, #596]	; (8008c48 <_dtoa_r+0x6a4>)
 80089f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089f4:	4694      	mov	ip, r2
 80089f6:	4463      	add	r3, ip
 80089f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80089fa:	9309      	str	r3, [sp, #36]	; 0x24
 80089fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d161      	bne.n	8008ac6 <_dtoa_r+0x522>
 8008a02:	2200      	movs	r2, #0
 8008a04:	0020      	movs	r0, r4
 8008a06:	0029      	movs	r1, r5
 8008a08:	4b90      	ldr	r3, [pc, #576]	; (8008c4c <_dtoa_r+0x6a8>)
 8008a0a:	f7f9 fa8b 	bl	8001f24 <__aeabi_dsub>
 8008a0e:	9a08      	ldr	r2, [sp, #32]
 8008a10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a12:	0004      	movs	r4, r0
 8008a14:	000d      	movs	r5, r1
 8008a16:	f7f7 fd33 	bl	8000480 <__aeabi_dcmpgt>
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	d000      	beq.n	8008a20 <_dtoa_r+0x47c>
 8008a1e:	e2af      	b.n	8008f80 <_dtoa_r+0x9dc>
 8008a20:	488b      	ldr	r0, [pc, #556]	; (8008c50 <_dtoa_r+0x6ac>)
 8008a22:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008a24:	4684      	mov	ip, r0
 8008a26:	4461      	add	r1, ip
 8008a28:	000b      	movs	r3, r1
 8008a2a:	0020      	movs	r0, r4
 8008a2c:	0029      	movs	r1, r5
 8008a2e:	9a08      	ldr	r2, [sp, #32]
 8008a30:	f7f7 fd12 	bl	8000458 <__aeabi_dcmplt>
 8008a34:	2800      	cmp	r0, #0
 8008a36:	d000      	beq.n	8008a3a <_dtoa_r+0x496>
 8008a38:	e29f      	b.n	8008f7a <_dtoa_r+0x9d6>
 8008a3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a3c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8008a3e:	9308      	str	r3, [sp, #32]
 8008a40:	9409      	str	r4, [sp, #36]	; 0x24
 8008a42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	da00      	bge.n	8008a4a <_dtoa_r+0x4a6>
 8008a48:	e172      	b.n	8008d30 <_dtoa_r+0x78c>
 8008a4a:	9a02      	ldr	r2, [sp, #8]
 8008a4c:	2a0e      	cmp	r2, #14
 8008a4e:	dd00      	ble.n	8008a52 <_dtoa_r+0x4ae>
 8008a50:	e16e      	b.n	8008d30 <_dtoa_r+0x78c>
 8008a52:	4b78      	ldr	r3, [pc, #480]	; (8008c34 <_dtoa_r+0x690>)
 8008a54:	00d2      	lsls	r2, r2, #3
 8008a56:	189b      	adds	r3, r3, r2
 8008a58:	685c      	ldr	r4, [r3, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	930a      	str	r3, [sp, #40]	; 0x28
 8008a5e:	940b      	str	r4, [sp, #44]	; 0x2c
 8008a60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	db00      	blt.n	8008a68 <_dtoa_r+0x4c4>
 8008a66:	e0f7      	b.n	8008c58 <_dtoa_r+0x6b4>
 8008a68:	9b07      	ldr	r3, [sp, #28]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	dd00      	ble.n	8008a70 <_dtoa_r+0x4cc>
 8008a6e:	e0f3      	b.n	8008c58 <_dtoa_r+0x6b4>
 8008a70:	d000      	beq.n	8008a74 <_dtoa_r+0x4d0>
 8008a72:	e282      	b.n	8008f7a <_dtoa_r+0x9d6>
 8008a74:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008a76:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a78:	2200      	movs	r2, #0
 8008a7a:	4b74      	ldr	r3, [pc, #464]	; (8008c4c <_dtoa_r+0x6a8>)
 8008a7c:	f7f8 ffe6 	bl	8001a4c <__aeabi_dmul>
 8008a80:	9a08      	ldr	r2, [sp, #32]
 8008a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a84:	f7f7 fd06 	bl	8000494 <__aeabi_dcmpge>
 8008a88:	9e07      	ldr	r6, [sp, #28]
 8008a8a:	0035      	movs	r5, r6
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	d000      	beq.n	8008a92 <_dtoa_r+0x4ee>
 8008a90:	e259      	b.n	8008f46 <_dtoa_r+0x9a2>
 8008a92:	9b06      	ldr	r3, [sp, #24]
 8008a94:	9a06      	ldr	r2, [sp, #24]
 8008a96:	3301      	adds	r3, #1
 8008a98:	9308      	str	r3, [sp, #32]
 8008a9a:	2331      	movs	r3, #49	; 0x31
 8008a9c:	7013      	strb	r3, [r2, #0]
 8008a9e:	9b02      	ldr	r3, [sp, #8]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	9302      	str	r3, [sp, #8]
 8008aa4:	e254      	b.n	8008f50 <_dtoa_r+0x9ac>
 8008aa6:	4234      	tst	r4, r6
 8008aa8:	d007      	beq.n	8008aba <_dtoa_r+0x516>
 8008aaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008aac:	3301      	adds	r3, #1
 8008aae:	9310      	str	r3, [sp, #64]	; 0x40
 8008ab0:	682a      	ldr	r2, [r5, #0]
 8008ab2:	686b      	ldr	r3, [r5, #4]
 8008ab4:	f7f8 ffca 	bl	8001a4c <__aeabi_dmul>
 8008ab8:	0033      	movs	r3, r6
 8008aba:	1064      	asrs	r4, r4, #1
 8008abc:	3508      	adds	r5, #8
 8008abe:	e75a      	b.n	8008976 <_dtoa_r+0x3d2>
 8008ac0:	9e02      	ldr	r6, [sp, #8]
 8008ac2:	9b07      	ldr	r3, [sp, #28]
 8008ac4:	e780      	b.n	80089c8 <_dtoa_r+0x424>
 8008ac6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ac8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008aca:	1e5a      	subs	r2, r3, #1
 8008acc:	4b59      	ldr	r3, [pc, #356]	; (8008c34 <_dtoa_r+0x690>)
 8008ace:	00d2      	lsls	r2, r2, #3
 8008ad0:	189b      	adds	r3, r3, r2
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	2900      	cmp	r1, #0
 8008ad8:	d051      	beq.n	8008b7e <_dtoa_r+0x5da>
 8008ada:	2000      	movs	r0, #0
 8008adc:	495d      	ldr	r1, [pc, #372]	; (8008c54 <_dtoa_r+0x6b0>)
 8008ade:	f7f8 fbb3 	bl	8001248 <__aeabi_ddiv>
 8008ae2:	9a08      	ldr	r2, [sp, #32]
 8008ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ae6:	f7f9 fa1d 	bl	8001f24 <__aeabi_dsub>
 8008aea:	9a06      	ldr	r2, [sp, #24]
 8008aec:	9b06      	ldr	r3, [sp, #24]
 8008aee:	4694      	mov	ip, r2
 8008af0:	9317      	str	r3, [sp, #92]	; 0x5c
 8008af2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008af4:	9010      	str	r0, [sp, #64]	; 0x40
 8008af6:	9111      	str	r1, [sp, #68]	; 0x44
 8008af8:	4463      	add	r3, ip
 8008afa:	9319      	str	r3, [sp, #100]	; 0x64
 8008afc:	0029      	movs	r1, r5
 8008afe:	0020      	movs	r0, r4
 8008b00:	f7f9 fdc0 	bl	8002684 <__aeabi_d2iz>
 8008b04:	9014      	str	r0, [sp, #80]	; 0x50
 8008b06:	f7f9 fdf3 	bl	80026f0 <__aeabi_i2d>
 8008b0a:	0002      	movs	r2, r0
 8008b0c:	000b      	movs	r3, r1
 8008b0e:	0020      	movs	r0, r4
 8008b10:	0029      	movs	r1, r5
 8008b12:	f7f9 fa07 	bl	8001f24 <__aeabi_dsub>
 8008b16:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b18:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	9308      	str	r3, [sp, #32]
 8008b1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b20:	0004      	movs	r4, r0
 8008b22:	3330      	adds	r3, #48	; 0x30
 8008b24:	7013      	strb	r3, [r2, #0]
 8008b26:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b2a:	000d      	movs	r5, r1
 8008b2c:	f7f7 fc94 	bl	8000458 <__aeabi_dcmplt>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d175      	bne.n	8008c20 <_dtoa_r+0x67c>
 8008b34:	0022      	movs	r2, r4
 8008b36:	002b      	movs	r3, r5
 8008b38:	2000      	movs	r0, #0
 8008b3a:	4940      	ldr	r1, [pc, #256]	; (8008c3c <_dtoa_r+0x698>)
 8008b3c:	f7f9 f9f2 	bl	8001f24 <__aeabi_dsub>
 8008b40:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b44:	f7f7 fc88 	bl	8000458 <__aeabi_dcmplt>
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	d000      	beq.n	8008b4e <_dtoa_r+0x5aa>
 8008b4c:	e0d2      	b.n	8008cf4 <_dtoa_r+0x750>
 8008b4e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b50:	9a08      	ldr	r2, [sp, #32]
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d100      	bne.n	8008b58 <_dtoa_r+0x5b4>
 8008b56:	e770      	b.n	8008a3a <_dtoa_r+0x496>
 8008b58:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008b5a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	4b38      	ldr	r3, [pc, #224]	; (8008c40 <_dtoa_r+0x69c>)
 8008b60:	f7f8 ff74 	bl	8001a4c <__aeabi_dmul>
 8008b64:	4b36      	ldr	r3, [pc, #216]	; (8008c40 <_dtoa_r+0x69c>)
 8008b66:	9010      	str	r0, [sp, #64]	; 0x40
 8008b68:	9111      	str	r1, [sp, #68]	; 0x44
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	0020      	movs	r0, r4
 8008b6e:	0029      	movs	r1, r5
 8008b70:	f7f8 ff6c 	bl	8001a4c <__aeabi_dmul>
 8008b74:	9b08      	ldr	r3, [sp, #32]
 8008b76:	0004      	movs	r4, r0
 8008b78:	000d      	movs	r5, r1
 8008b7a:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b7c:	e7be      	b.n	8008afc <_dtoa_r+0x558>
 8008b7e:	9808      	ldr	r0, [sp, #32]
 8008b80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b82:	f7f8 ff63 	bl	8001a4c <__aeabi_dmul>
 8008b86:	9a06      	ldr	r2, [sp, #24]
 8008b88:	9b06      	ldr	r3, [sp, #24]
 8008b8a:	4694      	mov	ip, r2
 8008b8c:	9308      	str	r3, [sp, #32]
 8008b8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b90:	9010      	str	r0, [sp, #64]	; 0x40
 8008b92:	9111      	str	r1, [sp, #68]	; 0x44
 8008b94:	4463      	add	r3, ip
 8008b96:	9319      	str	r3, [sp, #100]	; 0x64
 8008b98:	0029      	movs	r1, r5
 8008b9a:	0020      	movs	r0, r4
 8008b9c:	f7f9 fd72 	bl	8002684 <__aeabi_d2iz>
 8008ba0:	9017      	str	r0, [sp, #92]	; 0x5c
 8008ba2:	f7f9 fda5 	bl	80026f0 <__aeabi_i2d>
 8008ba6:	0002      	movs	r2, r0
 8008ba8:	000b      	movs	r3, r1
 8008baa:	0020      	movs	r0, r4
 8008bac:	0029      	movs	r1, r5
 8008bae:	f7f9 f9b9 	bl	8001f24 <__aeabi_dsub>
 8008bb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008bb4:	9a08      	ldr	r2, [sp, #32]
 8008bb6:	3330      	adds	r3, #48	; 0x30
 8008bb8:	7013      	strb	r3, [r2, #0]
 8008bba:	0013      	movs	r3, r2
 8008bbc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	0004      	movs	r4, r0
 8008bc2:	000d      	movs	r5, r1
 8008bc4:	9308      	str	r3, [sp, #32]
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d12c      	bne.n	8008c24 <_dtoa_r+0x680>
 8008bca:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008bcc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008bce:	9a06      	ldr	r2, [sp, #24]
 8008bd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bd2:	4694      	mov	ip, r2
 8008bd4:	4463      	add	r3, ip
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	9308      	str	r3, [sp, #32]
 8008bda:	4b1e      	ldr	r3, [pc, #120]	; (8008c54 <_dtoa_r+0x6b0>)
 8008bdc:	f7f7 fff8 	bl	8000bd0 <__aeabi_dadd>
 8008be0:	0002      	movs	r2, r0
 8008be2:	000b      	movs	r3, r1
 8008be4:	0020      	movs	r0, r4
 8008be6:	0029      	movs	r1, r5
 8008be8:	f7f7 fc4a 	bl	8000480 <__aeabi_dcmpgt>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d000      	beq.n	8008bf2 <_dtoa_r+0x64e>
 8008bf0:	e080      	b.n	8008cf4 <_dtoa_r+0x750>
 8008bf2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008bf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008bf6:	2000      	movs	r0, #0
 8008bf8:	4916      	ldr	r1, [pc, #88]	; (8008c54 <_dtoa_r+0x6b0>)
 8008bfa:	f7f9 f993 	bl	8001f24 <__aeabi_dsub>
 8008bfe:	0002      	movs	r2, r0
 8008c00:	000b      	movs	r3, r1
 8008c02:	0020      	movs	r0, r4
 8008c04:	0029      	movs	r1, r5
 8008c06:	f7f7 fc27 	bl	8000458 <__aeabi_dcmplt>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	d100      	bne.n	8008c10 <_dtoa_r+0x66c>
 8008c0e:	e714      	b.n	8008a3a <_dtoa_r+0x496>
 8008c10:	9b08      	ldr	r3, [sp, #32]
 8008c12:	001a      	movs	r2, r3
 8008c14:	3a01      	subs	r2, #1
 8008c16:	9208      	str	r2, [sp, #32]
 8008c18:	7812      	ldrb	r2, [r2, #0]
 8008c1a:	2a30      	cmp	r2, #48	; 0x30
 8008c1c:	d0f8      	beq.n	8008c10 <_dtoa_r+0x66c>
 8008c1e:	9308      	str	r3, [sp, #32]
 8008c20:	9602      	str	r6, [sp, #8]
 8008c22:	e055      	b.n	8008cd0 <_dtoa_r+0x72c>
 8008c24:	2200      	movs	r2, #0
 8008c26:	4b06      	ldr	r3, [pc, #24]	; (8008c40 <_dtoa_r+0x69c>)
 8008c28:	f7f8 ff10 	bl	8001a4c <__aeabi_dmul>
 8008c2c:	0004      	movs	r4, r0
 8008c2e:	000d      	movs	r5, r1
 8008c30:	e7b2      	b.n	8008b98 <_dtoa_r+0x5f4>
 8008c32:	46c0      	nop			; (mov r8, r8)
 8008c34:	0800b9f8 	.word	0x0800b9f8
 8008c38:	0800b9d0 	.word	0x0800b9d0
 8008c3c:	3ff00000 	.word	0x3ff00000
 8008c40:	40240000 	.word	0x40240000
 8008c44:	401c0000 	.word	0x401c0000
 8008c48:	fcc00000 	.word	0xfcc00000
 8008c4c:	40140000 	.word	0x40140000
 8008c50:	7cc00000 	.word	0x7cc00000
 8008c54:	3fe00000 	.word	0x3fe00000
 8008c58:	9b07      	ldr	r3, [sp, #28]
 8008c5a:	9e06      	ldr	r6, [sp, #24]
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	199b      	adds	r3, r3, r6
 8008c60:	930c      	str	r3, [sp, #48]	; 0x30
 8008c62:	9c08      	ldr	r4, [sp, #32]
 8008c64:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008c66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c6a:	0020      	movs	r0, r4
 8008c6c:	0029      	movs	r1, r5
 8008c6e:	f7f8 faeb 	bl	8001248 <__aeabi_ddiv>
 8008c72:	f7f9 fd07 	bl	8002684 <__aeabi_d2iz>
 8008c76:	9007      	str	r0, [sp, #28]
 8008c78:	f7f9 fd3a 	bl	80026f0 <__aeabi_i2d>
 8008c7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c80:	f7f8 fee4 	bl	8001a4c <__aeabi_dmul>
 8008c84:	0002      	movs	r2, r0
 8008c86:	000b      	movs	r3, r1
 8008c88:	0020      	movs	r0, r4
 8008c8a:	0029      	movs	r1, r5
 8008c8c:	f7f9 f94a 	bl	8001f24 <__aeabi_dsub>
 8008c90:	0033      	movs	r3, r6
 8008c92:	9a07      	ldr	r2, [sp, #28]
 8008c94:	3601      	adds	r6, #1
 8008c96:	3230      	adds	r2, #48	; 0x30
 8008c98:	701a      	strb	r2, [r3, #0]
 8008c9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c9c:	9608      	str	r6, [sp, #32]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d139      	bne.n	8008d16 <_dtoa_r+0x772>
 8008ca2:	0002      	movs	r2, r0
 8008ca4:	000b      	movs	r3, r1
 8008ca6:	f7f7 ff93 	bl	8000bd0 <__aeabi_dadd>
 8008caa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cae:	0004      	movs	r4, r0
 8008cb0:	000d      	movs	r5, r1
 8008cb2:	f7f7 fbe5 	bl	8000480 <__aeabi_dcmpgt>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d11b      	bne.n	8008cf2 <_dtoa_r+0x74e>
 8008cba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cbe:	0020      	movs	r0, r4
 8008cc0:	0029      	movs	r1, r5
 8008cc2:	f7f7 fbc3 	bl	800044c <__aeabi_dcmpeq>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d002      	beq.n	8008cd0 <_dtoa_r+0x72c>
 8008cca:	9b07      	ldr	r3, [sp, #28]
 8008ccc:	07db      	lsls	r3, r3, #31
 8008cce:	d410      	bmi.n	8008cf2 <_dtoa_r+0x74e>
 8008cd0:	0038      	movs	r0, r7
 8008cd2:	9905      	ldr	r1, [sp, #20]
 8008cd4:	f000 fe6c 	bl	80099b0 <_Bfree>
 8008cd8:	2300      	movs	r3, #0
 8008cda:	9a08      	ldr	r2, [sp, #32]
 8008cdc:	9802      	ldr	r0, [sp, #8]
 8008cde:	7013      	strb	r3, [r2, #0]
 8008ce0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008ce2:	3001      	adds	r0, #1
 8008ce4:	6018      	str	r0, [r3, #0]
 8008ce6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d100      	bne.n	8008cee <_dtoa_r+0x74a>
 8008cec:	e4a6      	b.n	800863c <_dtoa_r+0x98>
 8008cee:	601a      	str	r2, [r3, #0]
 8008cf0:	e4a4      	b.n	800863c <_dtoa_r+0x98>
 8008cf2:	9e02      	ldr	r6, [sp, #8]
 8008cf4:	9b08      	ldr	r3, [sp, #32]
 8008cf6:	9308      	str	r3, [sp, #32]
 8008cf8:	3b01      	subs	r3, #1
 8008cfa:	781a      	ldrb	r2, [r3, #0]
 8008cfc:	2a39      	cmp	r2, #57	; 0x39
 8008cfe:	d106      	bne.n	8008d0e <_dtoa_r+0x76a>
 8008d00:	9a06      	ldr	r2, [sp, #24]
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d1f7      	bne.n	8008cf6 <_dtoa_r+0x752>
 8008d06:	2230      	movs	r2, #48	; 0x30
 8008d08:	9906      	ldr	r1, [sp, #24]
 8008d0a:	3601      	adds	r6, #1
 8008d0c:	700a      	strb	r2, [r1, #0]
 8008d0e:	781a      	ldrb	r2, [r3, #0]
 8008d10:	3201      	adds	r2, #1
 8008d12:	701a      	strb	r2, [r3, #0]
 8008d14:	e784      	b.n	8008c20 <_dtoa_r+0x67c>
 8008d16:	2200      	movs	r2, #0
 8008d18:	4baa      	ldr	r3, [pc, #680]	; (8008fc4 <_dtoa_r+0xa20>)
 8008d1a:	f7f8 fe97 	bl	8001a4c <__aeabi_dmul>
 8008d1e:	2200      	movs	r2, #0
 8008d20:	2300      	movs	r3, #0
 8008d22:	0004      	movs	r4, r0
 8008d24:	000d      	movs	r5, r1
 8008d26:	f7f7 fb91 	bl	800044c <__aeabi_dcmpeq>
 8008d2a:	2800      	cmp	r0, #0
 8008d2c:	d09b      	beq.n	8008c66 <_dtoa_r+0x6c2>
 8008d2e:	e7cf      	b.n	8008cd0 <_dtoa_r+0x72c>
 8008d30:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008d32:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008d34:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008d36:	2d00      	cmp	r5, #0
 8008d38:	d012      	beq.n	8008d60 <_dtoa_r+0x7bc>
 8008d3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008d3c:	2a01      	cmp	r2, #1
 8008d3e:	dc66      	bgt.n	8008e0e <_dtoa_r+0x86a>
 8008d40:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008d42:	2a00      	cmp	r2, #0
 8008d44:	d05d      	beq.n	8008e02 <_dtoa_r+0x85e>
 8008d46:	4aa0      	ldr	r2, [pc, #640]	; (8008fc8 <_dtoa_r+0xa24>)
 8008d48:	189b      	adds	r3, r3, r2
 8008d4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d4c:	2101      	movs	r1, #1
 8008d4e:	18d2      	adds	r2, r2, r3
 8008d50:	920a      	str	r2, [sp, #40]	; 0x28
 8008d52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d54:	0038      	movs	r0, r7
 8008d56:	18d3      	adds	r3, r2, r3
 8008d58:	930d      	str	r3, [sp, #52]	; 0x34
 8008d5a:	f000 ff25 	bl	8009ba8 <__i2b>
 8008d5e:	0005      	movs	r5, r0
 8008d60:	2c00      	cmp	r4, #0
 8008d62:	dd0e      	ble.n	8008d82 <_dtoa_r+0x7de>
 8008d64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	dd0b      	ble.n	8008d82 <_dtoa_r+0x7de>
 8008d6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d6c:	0023      	movs	r3, r4
 8008d6e:	4294      	cmp	r4, r2
 8008d70:	dd00      	ble.n	8008d74 <_dtoa_r+0x7d0>
 8008d72:	0013      	movs	r3, r2
 8008d74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d76:	1ae4      	subs	r4, r4, r3
 8008d78:	1ad2      	subs	r2, r2, r3
 8008d7a:	920a      	str	r2, [sp, #40]	; 0x28
 8008d7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d7e:	1ad3      	subs	r3, r2, r3
 8008d80:	930d      	str	r3, [sp, #52]	; 0x34
 8008d82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d01f      	beq.n	8008dc8 <_dtoa_r+0x824>
 8008d88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d054      	beq.n	8008e38 <_dtoa_r+0x894>
 8008d8e:	2e00      	cmp	r6, #0
 8008d90:	dd11      	ble.n	8008db6 <_dtoa_r+0x812>
 8008d92:	0029      	movs	r1, r5
 8008d94:	0032      	movs	r2, r6
 8008d96:	0038      	movs	r0, r7
 8008d98:	f000 ffcc 	bl	8009d34 <__pow5mult>
 8008d9c:	9a05      	ldr	r2, [sp, #20]
 8008d9e:	0001      	movs	r1, r0
 8008da0:	0005      	movs	r5, r0
 8008da2:	0038      	movs	r0, r7
 8008da4:	f000 ff16 	bl	8009bd4 <__multiply>
 8008da8:	9905      	ldr	r1, [sp, #20]
 8008daa:	9014      	str	r0, [sp, #80]	; 0x50
 8008dac:	0038      	movs	r0, r7
 8008dae:	f000 fdff 	bl	80099b0 <_Bfree>
 8008db2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008db4:	9305      	str	r3, [sp, #20]
 8008db6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008db8:	1b9a      	subs	r2, r3, r6
 8008dba:	42b3      	cmp	r3, r6
 8008dbc:	d004      	beq.n	8008dc8 <_dtoa_r+0x824>
 8008dbe:	0038      	movs	r0, r7
 8008dc0:	9905      	ldr	r1, [sp, #20]
 8008dc2:	f000 ffb7 	bl	8009d34 <__pow5mult>
 8008dc6:	9005      	str	r0, [sp, #20]
 8008dc8:	2101      	movs	r1, #1
 8008dca:	0038      	movs	r0, r7
 8008dcc:	f000 feec 	bl	8009ba8 <__i2b>
 8008dd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008dd2:	0006      	movs	r6, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	dd31      	ble.n	8008e3c <_dtoa_r+0x898>
 8008dd8:	001a      	movs	r2, r3
 8008dda:	0001      	movs	r1, r0
 8008ddc:	0038      	movs	r0, r7
 8008dde:	f000 ffa9 	bl	8009d34 <__pow5mult>
 8008de2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008de4:	0006      	movs	r6, r0
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	dd2d      	ble.n	8008e46 <_dtoa_r+0x8a2>
 8008dea:	2300      	movs	r3, #0
 8008dec:	930e      	str	r3, [sp, #56]	; 0x38
 8008dee:	6933      	ldr	r3, [r6, #16]
 8008df0:	3303      	adds	r3, #3
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	18f3      	adds	r3, r6, r3
 8008df6:	6858      	ldr	r0, [r3, #4]
 8008df8:	f000 fe8e 	bl	8009b18 <__hi0bits>
 8008dfc:	2320      	movs	r3, #32
 8008dfe:	1a18      	subs	r0, r3, r0
 8008e00:	e039      	b.n	8008e76 <_dtoa_r+0x8d2>
 8008e02:	2336      	movs	r3, #54	; 0x36
 8008e04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008e06:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008e08:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008e0a:	1a9b      	subs	r3, r3, r2
 8008e0c:	e79d      	b.n	8008d4a <_dtoa_r+0x7a6>
 8008e0e:	9b07      	ldr	r3, [sp, #28]
 8008e10:	1e5e      	subs	r6, r3, #1
 8008e12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e14:	42b3      	cmp	r3, r6
 8008e16:	db07      	blt.n	8008e28 <_dtoa_r+0x884>
 8008e18:	1b9e      	subs	r6, r3, r6
 8008e1a:	9b07      	ldr	r3, [sp, #28]
 8008e1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	da93      	bge.n	8008d4a <_dtoa_r+0x7a6>
 8008e22:	1ae4      	subs	r4, r4, r3
 8008e24:	2300      	movs	r3, #0
 8008e26:	e790      	b.n	8008d4a <_dtoa_r+0x7a6>
 8008e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008e2c:	1af3      	subs	r3, r6, r3
 8008e2e:	18d3      	adds	r3, r2, r3
 8008e30:	960e      	str	r6, [sp, #56]	; 0x38
 8008e32:	9315      	str	r3, [sp, #84]	; 0x54
 8008e34:	2600      	movs	r6, #0
 8008e36:	e7f0      	b.n	8008e1a <_dtoa_r+0x876>
 8008e38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e3a:	e7c0      	b.n	8008dbe <_dtoa_r+0x81a>
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	930e      	str	r3, [sp, #56]	; 0x38
 8008e40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	dc13      	bgt.n	8008e6e <_dtoa_r+0x8ca>
 8008e46:	2300      	movs	r3, #0
 8008e48:	930e      	str	r3, [sp, #56]	; 0x38
 8008e4a:	9b08      	ldr	r3, [sp, #32]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10e      	bne.n	8008e6e <_dtoa_r+0x8ca>
 8008e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e52:	031b      	lsls	r3, r3, #12
 8008e54:	d10b      	bne.n	8008e6e <_dtoa_r+0x8ca>
 8008e56:	4b5d      	ldr	r3, [pc, #372]	; (8008fcc <_dtoa_r+0xa28>)
 8008e58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e5a:	4213      	tst	r3, r2
 8008e5c:	d007      	beq.n	8008e6e <_dtoa_r+0x8ca>
 8008e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e60:	3301      	adds	r3, #1
 8008e62:	930a      	str	r3, [sp, #40]	; 0x28
 8008e64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e66:	3301      	adds	r3, #1
 8008e68:	930d      	str	r3, [sp, #52]	; 0x34
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	930e      	str	r3, [sp, #56]	; 0x38
 8008e6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e70:	2001      	movs	r0, #1
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d1bb      	bne.n	8008dee <_dtoa_r+0x84a>
 8008e76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e78:	221f      	movs	r2, #31
 8008e7a:	1818      	adds	r0, r3, r0
 8008e7c:	0003      	movs	r3, r0
 8008e7e:	4013      	ands	r3, r2
 8008e80:	4210      	tst	r0, r2
 8008e82:	d046      	beq.n	8008f12 <_dtoa_r+0x96e>
 8008e84:	3201      	adds	r2, #1
 8008e86:	1ad2      	subs	r2, r2, r3
 8008e88:	2a04      	cmp	r2, #4
 8008e8a:	dd3f      	ble.n	8008f0c <_dtoa_r+0x968>
 8008e8c:	221c      	movs	r2, #28
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e92:	18e4      	adds	r4, r4, r3
 8008e94:	18d2      	adds	r2, r2, r3
 8008e96:	920a      	str	r2, [sp, #40]	; 0x28
 8008e98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e9a:	18d3      	adds	r3, r2, r3
 8008e9c:	930d      	str	r3, [sp, #52]	; 0x34
 8008e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	dd05      	ble.n	8008eb0 <_dtoa_r+0x90c>
 8008ea4:	001a      	movs	r2, r3
 8008ea6:	0038      	movs	r0, r7
 8008ea8:	9905      	ldr	r1, [sp, #20]
 8008eaa:	f000 ff9f 	bl	8009dec <__lshift>
 8008eae:	9005      	str	r0, [sp, #20]
 8008eb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	dd05      	ble.n	8008ec2 <_dtoa_r+0x91e>
 8008eb6:	0031      	movs	r1, r6
 8008eb8:	001a      	movs	r2, r3
 8008eba:	0038      	movs	r0, r7
 8008ebc:	f000 ff96 	bl	8009dec <__lshift>
 8008ec0:	0006      	movs	r6, r0
 8008ec2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d026      	beq.n	8008f16 <_dtoa_r+0x972>
 8008ec8:	0031      	movs	r1, r6
 8008eca:	9805      	ldr	r0, [sp, #20]
 8008ecc:	f000 fffc 	bl	8009ec8 <__mcmp>
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	da20      	bge.n	8008f16 <_dtoa_r+0x972>
 8008ed4:	9b02      	ldr	r3, [sp, #8]
 8008ed6:	220a      	movs	r2, #10
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	9302      	str	r3, [sp, #8]
 8008edc:	0038      	movs	r0, r7
 8008ede:	2300      	movs	r3, #0
 8008ee0:	9905      	ldr	r1, [sp, #20]
 8008ee2:	f000 fd89 	bl	80099f8 <__multadd>
 8008ee6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ee8:	9005      	str	r0, [sp, #20]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d100      	bne.n	8008ef0 <_dtoa_r+0x94c>
 8008eee:	e166      	b.n	80091be <_dtoa_r+0xc1a>
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	0029      	movs	r1, r5
 8008ef4:	220a      	movs	r2, #10
 8008ef6:	0038      	movs	r0, r7
 8008ef8:	f000 fd7e 	bl	80099f8 <__multadd>
 8008efc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008efe:	0005      	movs	r5, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	dc47      	bgt.n	8008f94 <_dtoa_r+0x9f0>
 8008f04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	dc0d      	bgt.n	8008f26 <_dtoa_r+0x982>
 8008f0a:	e043      	b.n	8008f94 <_dtoa_r+0x9f0>
 8008f0c:	2a04      	cmp	r2, #4
 8008f0e:	d0c6      	beq.n	8008e9e <_dtoa_r+0x8fa>
 8008f10:	0013      	movs	r3, r2
 8008f12:	331c      	adds	r3, #28
 8008f14:	e7bc      	b.n	8008e90 <_dtoa_r+0x8ec>
 8008f16:	9b07      	ldr	r3, [sp, #28]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	dc35      	bgt.n	8008f88 <_dtoa_r+0x9e4>
 8008f1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f1e:	2b02      	cmp	r3, #2
 8008f20:	dd32      	ble.n	8008f88 <_dtoa_r+0x9e4>
 8008f22:	9b07      	ldr	r3, [sp, #28]
 8008f24:	930c      	str	r3, [sp, #48]	; 0x30
 8008f26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d10c      	bne.n	8008f46 <_dtoa_r+0x9a2>
 8008f2c:	0031      	movs	r1, r6
 8008f2e:	2205      	movs	r2, #5
 8008f30:	0038      	movs	r0, r7
 8008f32:	f000 fd61 	bl	80099f8 <__multadd>
 8008f36:	0006      	movs	r6, r0
 8008f38:	0001      	movs	r1, r0
 8008f3a:	9805      	ldr	r0, [sp, #20]
 8008f3c:	f000 ffc4 	bl	8009ec8 <__mcmp>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	dd00      	ble.n	8008f46 <_dtoa_r+0x9a2>
 8008f44:	e5a5      	b.n	8008a92 <_dtoa_r+0x4ee>
 8008f46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f48:	43db      	mvns	r3, r3
 8008f4a:	9302      	str	r3, [sp, #8]
 8008f4c:	9b06      	ldr	r3, [sp, #24]
 8008f4e:	9308      	str	r3, [sp, #32]
 8008f50:	2400      	movs	r4, #0
 8008f52:	0031      	movs	r1, r6
 8008f54:	0038      	movs	r0, r7
 8008f56:	f000 fd2b 	bl	80099b0 <_Bfree>
 8008f5a:	2d00      	cmp	r5, #0
 8008f5c:	d100      	bne.n	8008f60 <_dtoa_r+0x9bc>
 8008f5e:	e6b7      	b.n	8008cd0 <_dtoa_r+0x72c>
 8008f60:	2c00      	cmp	r4, #0
 8008f62:	d005      	beq.n	8008f70 <_dtoa_r+0x9cc>
 8008f64:	42ac      	cmp	r4, r5
 8008f66:	d003      	beq.n	8008f70 <_dtoa_r+0x9cc>
 8008f68:	0021      	movs	r1, r4
 8008f6a:	0038      	movs	r0, r7
 8008f6c:	f000 fd20 	bl	80099b0 <_Bfree>
 8008f70:	0029      	movs	r1, r5
 8008f72:	0038      	movs	r0, r7
 8008f74:	f000 fd1c 	bl	80099b0 <_Bfree>
 8008f78:	e6aa      	b.n	8008cd0 <_dtoa_r+0x72c>
 8008f7a:	2600      	movs	r6, #0
 8008f7c:	0035      	movs	r5, r6
 8008f7e:	e7e2      	b.n	8008f46 <_dtoa_r+0x9a2>
 8008f80:	9602      	str	r6, [sp, #8]
 8008f82:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8008f84:	0035      	movs	r5, r6
 8008f86:	e584      	b.n	8008a92 <_dtoa_r+0x4ee>
 8008f88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d100      	bne.n	8008f90 <_dtoa_r+0x9ec>
 8008f8e:	e0ce      	b.n	800912e <_dtoa_r+0xb8a>
 8008f90:	9b07      	ldr	r3, [sp, #28]
 8008f92:	930c      	str	r3, [sp, #48]	; 0x30
 8008f94:	2c00      	cmp	r4, #0
 8008f96:	dd05      	ble.n	8008fa4 <_dtoa_r+0xa00>
 8008f98:	0029      	movs	r1, r5
 8008f9a:	0022      	movs	r2, r4
 8008f9c:	0038      	movs	r0, r7
 8008f9e:	f000 ff25 	bl	8009dec <__lshift>
 8008fa2:	0005      	movs	r5, r0
 8008fa4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fa6:	0028      	movs	r0, r5
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d022      	beq.n	8008ff2 <_dtoa_r+0xa4e>
 8008fac:	0038      	movs	r0, r7
 8008fae:	6869      	ldr	r1, [r5, #4]
 8008fb0:	f000 fcba 	bl	8009928 <_Balloc>
 8008fb4:	1e04      	subs	r4, r0, #0
 8008fb6:	d10f      	bne.n	8008fd8 <_dtoa_r+0xa34>
 8008fb8:	0002      	movs	r2, r0
 8008fba:	4b05      	ldr	r3, [pc, #20]	; (8008fd0 <_dtoa_r+0xa2c>)
 8008fbc:	4905      	ldr	r1, [pc, #20]	; (8008fd4 <_dtoa_r+0xa30>)
 8008fbe:	f7ff fb06 	bl	80085ce <_dtoa_r+0x2a>
 8008fc2:	46c0      	nop			; (mov r8, r8)
 8008fc4:	40240000 	.word	0x40240000
 8008fc8:	00000433 	.word	0x00000433
 8008fcc:	7ff00000 	.word	0x7ff00000
 8008fd0:	0800b8e8 	.word	0x0800b8e8
 8008fd4:	000002ea 	.word	0x000002ea
 8008fd8:	0029      	movs	r1, r5
 8008fda:	692b      	ldr	r3, [r5, #16]
 8008fdc:	310c      	adds	r1, #12
 8008fde:	1c9a      	adds	r2, r3, #2
 8008fe0:	0092      	lsls	r2, r2, #2
 8008fe2:	300c      	adds	r0, #12
 8008fe4:	f000 fc97 	bl	8009916 <memcpy>
 8008fe8:	2201      	movs	r2, #1
 8008fea:	0021      	movs	r1, r4
 8008fec:	0038      	movs	r0, r7
 8008fee:	f000 fefd 	bl	8009dec <__lshift>
 8008ff2:	9b06      	ldr	r3, [sp, #24]
 8008ff4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ff6:	930a      	str	r3, [sp, #40]	; 0x28
 8008ff8:	3b01      	subs	r3, #1
 8008ffa:	189b      	adds	r3, r3, r2
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	002c      	movs	r4, r5
 8009000:	0005      	movs	r5, r0
 8009002:	9314      	str	r3, [sp, #80]	; 0x50
 8009004:	9b08      	ldr	r3, [sp, #32]
 8009006:	4013      	ands	r3, r2
 8009008:	930f      	str	r3, [sp, #60]	; 0x3c
 800900a:	0031      	movs	r1, r6
 800900c:	9805      	ldr	r0, [sp, #20]
 800900e:	f7ff fa3d 	bl	800848c <quorem>
 8009012:	0003      	movs	r3, r0
 8009014:	0021      	movs	r1, r4
 8009016:	3330      	adds	r3, #48	; 0x30
 8009018:	900d      	str	r0, [sp, #52]	; 0x34
 800901a:	9805      	ldr	r0, [sp, #20]
 800901c:	9307      	str	r3, [sp, #28]
 800901e:	f000 ff53 	bl	8009ec8 <__mcmp>
 8009022:	002a      	movs	r2, r5
 8009024:	900e      	str	r0, [sp, #56]	; 0x38
 8009026:	0031      	movs	r1, r6
 8009028:	0038      	movs	r0, r7
 800902a:	f000 ff69 	bl	8009f00 <__mdiff>
 800902e:	68c3      	ldr	r3, [r0, #12]
 8009030:	9008      	str	r0, [sp, #32]
 8009032:	9310      	str	r3, [sp, #64]	; 0x40
 8009034:	2301      	movs	r3, #1
 8009036:	930c      	str	r3, [sp, #48]	; 0x30
 8009038:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800903a:	2b00      	cmp	r3, #0
 800903c:	d104      	bne.n	8009048 <_dtoa_r+0xaa4>
 800903e:	0001      	movs	r1, r0
 8009040:	9805      	ldr	r0, [sp, #20]
 8009042:	f000 ff41 	bl	8009ec8 <__mcmp>
 8009046:	900c      	str	r0, [sp, #48]	; 0x30
 8009048:	0038      	movs	r0, r7
 800904a:	9908      	ldr	r1, [sp, #32]
 800904c:	f000 fcb0 	bl	80099b0 <_Bfree>
 8009050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009052:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009054:	3301      	adds	r3, #1
 8009056:	9308      	str	r3, [sp, #32]
 8009058:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800905a:	4313      	orrs	r3, r2
 800905c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800905e:	4313      	orrs	r3, r2
 8009060:	d10c      	bne.n	800907c <_dtoa_r+0xad8>
 8009062:	9b07      	ldr	r3, [sp, #28]
 8009064:	2b39      	cmp	r3, #57	; 0x39
 8009066:	d026      	beq.n	80090b6 <_dtoa_r+0xb12>
 8009068:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800906a:	2b00      	cmp	r3, #0
 800906c:	dd02      	ble.n	8009074 <_dtoa_r+0xad0>
 800906e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009070:	3331      	adds	r3, #49	; 0x31
 8009072:	9307      	str	r3, [sp, #28]
 8009074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009076:	9a07      	ldr	r2, [sp, #28]
 8009078:	701a      	strb	r2, [r3, #0]
 800907a:	e76a      	b.n	8008f52 <_dtoa_r+0x9ae>
 800907c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800907e:	2b00      	cmp	r3, #0
 8009080:	db04      	blt.n	800908c <_dtoa_r+0xae8>
 8009082:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009084:	4313      	orrs	r3, r2
 8009086:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009088:	4313      	orrs	r3, r2
 800908a:	d11f      	bne.n	80090cc <_dtoa_r+0xb28>
 800908c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800908e:	2b00      	cmp	r3, #0
 8009090:	ddf0      	ble.n	8009074 <_dtoa_r+0xad0>
 8009092:	9905      	ldr	r1, [sp, #20]
 8009094:	2201      	movs	r2, #1
 8009096:	0038      	movs	r0, r7
 8009098:	f000 fea8 	bl	8009dec <__lshift>
 800909c:	0031      	movs	r1, r6
 800909e:	9005      	str	r0, [sp, #20]
 80090a0:	f000 ff12 	bl	8009ec8 <__mcmp>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	dc03      	bgt.n	80090b0 <_dtoa_r+0xb0c>
 80090a8:	d1e4      	bne.n	8009074 <_dtoa_r+0xad0>
 80090aa:	9b07      	ldr	r3, [sp, #28]
 80090ac:	07db      	lsls	r3, r3, #31
 80090ae:	d5e1      	bpl.n	8009074 <_dtoa_r+0xad0>
 80090b0:	9b07      	ldr	r3, [sp, #28]
 80090b2:	2b39      	cmp	r3, #57	; 0x39
 80090b4:	d1db      	bne.n	800906e <_dtoa_r+0xaca>
 80090b6:	2339      	movs	r3, #57	; 0x39
 80090b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090ba:	7013      	strb	r3, [r2, #0]
 80090bc:	9b08      	ldr	r3, [sp, #32]
 80090be:	9308      	str	r3, [sp, #32]
 80090c0:	3b01      	subs	r3, #1
 80090c2:	781a      	ldrb	r2, [r3, #0]
 80090c4:	2a39      	cmp	r2, #57	; 0x39
 80090c6:	d068      	beq.n	800919a <_dtoa_r+0xbf6>
 80090c8:	3201      	adds	r2, #1
 80090ca:	e7d5      	b.n	8009078 <_dtoa_r+0xad4>
 80090cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	dd07      	ble.n	80090e2 <_dtoa_r+0xb3e>
 80090d2:	9b07      	ldr	r3, [sp, #28]
 80090d4:	2b39      	cmp	r3, #57	; 0x39
 80090d6:	d0ee      	beq.n	80090b6 <_dtoa_r+0xb12>
 80090d8:	9b07      	ldr	r3, [sp, #28]
 80090da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090dc:	3301      	adds	r3, #1
 80090de:	7013      	strb	r3, [r2, #0]
 80090e0:	e737      	b.n	8008f52 <_dtoa_r+0x9ae>
 80090e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090e4:	9a07      	ldr	r2, [sp, #28]
 80090e6:	701a      	strb	r2, [r3, #0]
 80090e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80090ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d03e      	beq.n	800916e <_dtoa_r+0xbca>
 80090f0:	2300      	movs	r3, #0
 80090f2:	220a      	movs	r2, #10
 80090f4:	9905      	ldr	r1, [sp, #20]
 80090f6:	0038      	movs	r0, r7
 80090f8:	f000 fc7e 	bl	80099f8 <__multadd>
 80090fc:	2300      	movs	r3, #0
 80090fe:	9005      	str	r0, [sp, #20]
 8009100:	220a      	movs	r2, #10
 8009102:	0021      	movs	r1, r4
 8009104:	0038      	movs	r0, r7
 8009106:	42ac      	cmp	r4, r5
 8009108:	d106      	bne.n	8009118 <_dtoa_r+0xb74>
 800910a:	f000 fc75 	bl	80099f8 <__multadd>
 800910e:	0004      	movs	r4, r0
 8009110:	0005      	movs	r5, r0
 8009112:	9b08      	ldr	r3, [sp, #32]
 8009114:	930a      	str	r3, [sp, #40]	; 0x28
 8009116:	e778      	b.n	800900a <_dtoa_r+0xa66>
 8009118:	f000 fc6e 	bl	80099f8 <__multadd>
 800911c:	0029      	movs	r1, r5
 800911e:	0004      	movs	r4, r0
 8009120:	2300      	movs	r3, #0
 8009122:	220a      	movs	r2, #10
 8009124:	0038      	movs	r0, r7
 8009126:	f000 fc67 	bl	80099f8 <__multadd>
 800912a:	0005      	movs	r5, r0
 800912c:	e7f1      	b.n	8009112 <_dtoa_r+0xb6e>
 800912e:	9b07      	ldr	r3, [sp, #28]
 8009130:	930c      	str	r3, [sp, #48]	; 0x30
 8009132:	2400      	movs	r4, #0
 8009134:	0031      	movs	r1, r6
 8009136:	9805      	ldr	r0, [sp, #20]
 8009138:	f7ff f9a8 	bl	800848c <quorem>
 800913c:	9b06      	ldr	r3, [sp, #24]
 800913e:	3030      	adds	r0, #48	; 0x30
 8009140:	5518      	strb	r0, [r3, r4]
 8009142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009144:	3401      	adds	r4, #1
 8009146:	9007      	str	r0, [sp, #28]
 8009148:	42a3      	cmp	r3, r4
 800914a:	dd07      	ble.n	800915c <_dtoa_r+0xbb8>
 800914c:	2300      	movs	r3, #0
 800914e:	220a      	movs	r2, #10
 8009150:	0038      	movs	r0, r7
 8009152:	9905      	ldr	r1, [sp, #20]
 8009154:	f000 fc50 	bl	80099f8 <__multadd>
 8009158:	9005      	str	r0, [sp, #20]
 800915a:	e7eb      	b.n	8009134 <_dtoa_r+0xb90>
 800915c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800915e:	2001      	movs	r0, #1
 8009160:	2b00      	cmp	r3, #0
 8009162:	dd00      	ble.n	8009166 <_dtoa_r+0xbc2>
 8009164:	0018      	movs	r0, r3
 8009166:	2400      	movs	r4, #0
 8009168:	9b06      	ldr	r3, [sp, #24]
 800916a:	181b      	adds	r3, r3, r0
 800916c:	9308      	str	r3, [sp, #32]
 800916e:	9905      	ldr	r1, [sp, #20]
 8009170:	2201      	movs	r2, #1
 8009172:	0038      	movs	r0, r7
 8009174:	f000 fe3a 	bl	8009dec <__lshift>
 8009178:	0031      	movs	r1, r6
 800917a:	9005      	str	r0, [sp, #20]
 800917c:	f000 fea4 	bl	8009ec8 <__mcmp>
 8009180:	2800      	cmp	r0, #0
 8009182:	dc9b      	bgt.n	80090bc <_dtoa_r+0xb18>
 8009184:	d102      	bne.n	800918c <_dtoa_r+0xbe8>
 8009186:	9b07      	ldr	r3, [sp, #28]
 8009188:	07db      	lsls	r3, r3, #31
 800918a:	d497      	bmi.n	80090bc <_dtoa_r+0xb18>
 800918c:	9b08      	ldr	r3, [sp, #32]
 800918e:	9308      	str	r3, [sp, #32]
 8009190:	3b01      	subs	r3, #1
 8009192:	781a      	ldrb	r2, [r3, #0]
 8009194:	2a30      	cmp	r2, #48	; 0x30
 8009196:	d0fa      	beq.n	800918e <_dtoa_r+0xbea>
 8009198:	e6db      	b.n	8008f52 <_dtoa_r+0x9ae>
 800919a:	9a06      	ldr	r2, [sp, #24]
 800919c:	429a      	cmp	r2, r3
 800919e:	d18e      	bne.n	80090be <_dtoa_r+0xb1a>
 80091a0:	9b02      	ldr	r3, [sp, #8]
 80091a2:	3301      	adds	r3, #1
 80091a4:	9302      	str	r3, [sp, #8]
 80091a6:	2331      	movs	r3, #49	; 0x31
 80091a8:	e799      	b.n	80090de <_dtoa_r+0xb3a>
 80091aa:	4b09      	ldr	r3, [pc, #36]	; (80091d0 <_dtoa_r+0xc2c>)
 80091ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80091ae:	9306      	str	r3, [sp, #24]
 80091b0:	4b08      	ldr	r3, [pc, #32]	; (80091d4 <_dtoa_r+0xc30>)
 80091b2:	2a00      	cmp	r2, #0
 80091b4:	d001      	beq.n	80091ba <_dtoa_r+0xc16>
 80091b6:	f7ff fa3f 	bl	8008638 <_dtoa_r+0x94>
 80091ba:	f7ff fa3f 	bl	800863c <_dtoa_r+0x98>
 80091be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	dcb6      	bgt.n	8009132 <_dtoa_r+0xb8e>
 80091c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	dd00      	ble.n	80091cc <_dtoa_r+0xc28>
 80091ca:	e6ac      	b.n	8008f26 <_dtoa_r+0x982>
 80091cc:	e7b1      	b.n	8009132 <_dtoa_r+0xb8e>
 80091ce:	46c0      	nop			; (mov r8, r8)
 80091d0:	0800b869 	.word	0x0800b869
 80091d4:	0800b871 	.word	0x0800b871

080091d8 <rshift>:
 80091d8:	0002      	movs	r2, r0
 80091da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091dc:	6904      	ldr	r4, [r0, #16]
 80091de:	3214      	adds	r2, #20
 80091e0:	0013      	movs	r3, r2
 80091e2:	b085      	sub	sp, #20
 80091e4:	114f      	asrs	r7, r1, #5
 80091e6:	42bc      	cmp	r4, r7
 80091e8:	dd31      	ble.n	800924e <rshift+0x76>
 80091ea:	00bb      	lsls	r3, r7, #2
 80091ec:	18d3      	adds	r3, r2, r3
 80091ee:	261f      	movs	r6, #31
 80091f0:	9301      	str	r3, [sp, #4]
 80091f2:	000b      	movs	r3, r1
 80091f4:	00a5      	lsls	r5, r4, #2
 80091f6:	4033      	ands	r3, r6
 80091f8:	1955      	adds	r5, r2, r5
 80091fa:	9302      	str	r3, [sp, #8]
 80091fc:	4231      	tst	r1, r6
 80091fe:	d10c      	bne.n	800921a <rshift+0x42>
 8009200:	0016      	movs	r6, r2
 8009202:	9901      	ldr	r1, [sp, #4]
 8009204:	428d      	cmp	r5, r1
 8009206:	d838      	bhi.n	800927a <rshift+0xa2>
 8009208:	9901      	ldr	r1, [sp, #4]
 800920a:	2300      	movs	r3, #0
 800920c:	3903      	subs	r1, #3
 800920e:	428d      	cmp	r5, r1
 8009210:	d301      	bcc.n	8009216 <rshift+0x3e>
 8009212:	1be3      	subs	r3, r4, r7
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	18d3      	adds	r3, r2, r3
 8009218:	e019      	b.n	800924e <rshift+0x76>
 800921a:	2120      	movs	r1, #32
 800921c:	9b02      	ldr	r3, [sp, #8]
 800921e:	9e01      	ldr	r6, [sp, #4]
 8009220:	1acb      	subs	r3, r1, r3
 8009222:	9303      	str	r3, [sp, #12]
 8009224:	ce02      	ldmia	r6!, {r1}
 8009226:	9b02      	ldr	r3, [sp, #8]
 8009228:	4694      	mov	ip, r2
 800922a:	40d9      	lsrs	r1, r3
 800922c:	9100      	str	r1, [sp, #0]
 800922e:	42b5      	cmp	r5, r6
 8009230:	d816      	bhi.n	8009260 <rshift+0x88>
 8009232:	9e01      	ldr	r6, [sp, #4]
 8009234:	2300      	movs	r3, #0
 8009236:	3601      	adds	r6, #1
 8009238:	42b5      	cmp	r5, r6
 800923a:	d302      	bcc.n	8009242 <rshift+0x6a>
 800923c:	1be3      	subs	r3, r4, r7
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	3b04      	subs	r3, #4
 8009242:	9900      	ldr	r1, [sp, #0]
 8009244:	18d3      	adds	r3, r2, r3
 8009246:	6019      	str	r1, [r3, #0]
 8009248:	2900      	cmp	r1, #0
 800924a:	d000      	beq.n	800924e <rshift+0x76>
 800924c:	3304      	adds	r3, #4
 800924e:	1a99      	subs	r1, r3, r2
 8009250:	1089      	asrs	r1, r1, #2
 8009252:	6101      	str	r1, [r0, #16]
 8009254:	4293      	cmp	r3, r2
 8009256:	d101      	bne.n	800925c <rshift+0x84>
 8009258:	2300      	movs	r3, #0
 800925a:	6143      	str	r3, [r0, #20]
 800925c:	b005      	add	sp, #20
 800925e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009260:	6833      	ldr	r3, [r6, #0]
 8009262:	9903      	ldr	r1, [sp, #12]
 8009264:	408b      	lsls	r3, r1
 8009266:	9900      	ldr	r1, [sp, #0]
 8009268:	4319      	orrs	r1, r3
 800926a:	4663      	mov	r3, ip
 800926c:	c302      	stmia	r3!, {r1}
 800926e:	469c      	mov	ip, r3
 8009270:	ce02      	ldmia	r6!, {r1}
 8009272:	9b02      	ldr	r3, [sp, #8]
 8009274:	40d9      	lsrs	r1, r3
 8009276:	9100      	str	r1, [sp, #0]
 8009278:	e7d9      	b.n	800922e <rshift+0x56>
 800927a:	c908      	ldmia	r1!, {r3}
 800927c:	c608      	stmia	r6!, {r3}
 800927e:	e7c1      	b.n	8009204 <rshift+0x2c>

08009280 <__hexdig_fun>:
 8009280:	0002      	movs	r2, r0
 8009282:	3a30      	subs	r2, #48	; 0x30
 8009284:	0003      	movs	r3, r0
 8009286:	2a09      	cmp	r2, #9
 8009288:	d802      	bhi.n	8009290 <__hexdig_fun+0x10>
 800928a:	3b20      	subs	r3, #32
 800928c:	b2d8      	uxtb	r0, r3
 800928e:	4770      	bx	lr
 8009290:	0002      	movs	r2, r0
 8009292:	3a61      	subs	r2, #97	; 0x61
 8009294:	2a05      	cmp	r2, #5
 8009296:	d801      	bhi.n	800929c <__hexdig_fun+0x1c>
 8009298:	3b47      	subs	r3, #71	; 0x47
 800929a:	e7f7      	b.n	800928c <__hexdig_fun+0xc>
 800929c:	001a      	movs	r2, r3
 800929e:	3a41      	subs	r2, #65	; 0x41
 80092a0:	2000      	movs	r0, #0
 80092a2:	2a05      	cmp	r2, #5
 80092a4:	d8f3      	bhi.n	800928e <__hexdig_fun+0xe>
 80092a6:	3b27      	subs	r3, #39	; 0x27
 80092a8:	e7f0      	b.n	800928c <__hexdig_fun+0xc>
	...

080092ac <__gethex>:
 80092ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092ae:	b08d      	sub	sp, #52	; 0x34
 80092b0:	930a      	str	r3, [sp, #40]	; 0x28
 80092b2:	4bbf      	ldr	r3, [pc, #764]	; (80095b0 <__gethex+0x304>)
 80092b4:	9005      	str	r0, [sp, #20]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	9109      	str	r1, [sp, #36]	; 0x24
 80092ba:	0018      	movs	r0, r3
 80092bc:	9202      	str	r2, [sp, #8]
 80092be:	9307      	str	r3, [sp, #28]
 80092c0:	f7f6 ff22 	bl	8000108 <strlen>
 80092c4:	2202      	movs	r2, #2
 80092c6:	9b07      	ldr	r3, [sp, #28]
 80092c8:	4252      	negs	r2, r2
 80092ca:	181b      	adds	r3, r3, r0
 80092cc:	3b01      	subs	r3, #1
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	9003      	str	r0, [sp, #12]
 80092d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80092d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092d6:	6819      	ldr	r1, [r3, #0]
 80092d8:	1c8b      	adds	r3, r1, #2
 80092da:	1a52      	subs	r2, r2, r1
 80092dc:	18d1      	adds	r1, r2, r3
 80092de:	9301      	str	r3, [sp, #4]
 80092e0:	9108      	str	r1, [sp, #32]
 80092e2:	9901      	ldr	r1, [sp, #4]
 80092e4:	3301      	adds	r3, #1
 80092e6:	7808      	ldrb	r0, [r1, #0]
 80092e8:	2830      	cmp	r0, #48	; 0x30
 80092ea:	d0f7      	beq.n	80092dc <__gethex+0x30>
 80092ec:	f7ff ffc8 	bl	8009280 <__hexdig_fun>
 80092f0:	2300      	movs	r3, #0
 80092f2:	001c      	movs	r4, r3
 80092f4:	9304      	str	r3, [sp, #16]
 80092f6:	4298      	cmp	r0, r3
 80092f8:	d11f      	bne.n	800933a <__gethex+0x8e>
 80092fa:	9a03      	ldr	r2, [sp, #12]
 80092fc:	9907      	ldr	r1, [sp, #28]
 80092fe:	9801      	ldr	r0, [sp, #4]
 8009300:	f001 fa64 	bl	800a7cc <strncmp>
 8009304:	0007      	movs	r7, r0
 8009306:	42a0      	cmp	r0, r4
 8009308:	d000      	beq.n	800930c <__gethex+0x60>
 800930a:	e06b      	b.n	80093e4 <__gethex+0x138>
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	9a03      	ldr	r2, [sp, #12]
 8009310:	5c98      	ldrb	r0, [r3, r2]
 8009312:	189d      	adds	r5, r3, r2
 8009314:	f7ff ffb4 	bl	8009280 <__hexdig_fun>
 8009318:	2301      	movs	r3, #1
 800931a:	9304      	str	r3, [sp, #16]
 800931c:	42a0      	cmp	r0, r4
 800931e:	d030      	beq.n	8009382 <__gethex+0xd6>
 8009320:	9501      	str	r5, [sp, #4]
 8009322:	9b01      	ldr	r3, [sp, #4]
 8009324:	7818      	ldrb	r0, [r3, #0]
 8009326:	2830      	cmp	r0, #48	; 0x30
 8009328:	d009      	beq.n	800933e <__gethex+0x92>
 800932a:	f7ff ffa9 	bl	8009280 <__hexdig_fun>
 800932e:	4242      	negs	r2, r0
 8009330:	4142      	adcs	r2, r0
 8009332:	2301      	movs	r3, #1
 8009334:	002c      	movs	r4, r5
 8009336:	9204      	str	r2, [sp, #16]
 8009338:	9308      	str	r3, [sp, #32]
 800933a:	9d01      	ldr	r5, [sp, #4]
 800933c:	e004      	b.n	8009348 <__gethex+0x9c>
 800933e:	9b01      	ldr	r3, [sp, #4]
 8009340:	3301      	adds	r3, #1
 8009342:	9301      	str	r3, [sp, #4]
 8009344:	e7ed      	b.n	8009322 <__gethex+0x76>
 8009346:	3501      	adds	r5, #1
 8009348:	7828      	ldrb	r0, [r5, #0]
 800934a:	f7ff ff99 	bl	8009280 <__hexdig_fun>
 800934e:	1e07      	subs	r7, r0, #0
 8009350:	d1f9      	bne.n	8009346 <__gethex+0x9a>
 8009352:	0028      	movs	r0, r5
 8009354:	9a03      	ldr	r2, [sp, #12]
 8009356:	9907      	ldr	r1, [sp, #28]
 8009358:	f001 fa38 	bl	800a7cc <strncmp>
 800935c:	2800      	cmp	r0, #0
 800935e:	d10e      	bne.n	800937e <__gethex+0xd2>
 8009360:	2c00      	cmp	r4, #0
 8009362:	d107      	bne.n	8009374 <__gethex+0xc8>
 8009364:	9b03      	ldr	r3, [sp, #12]
 8009366:	18ed      	adds	r5, r5, r3
 8009368:	002c      	movs	r4, r5
 800936a:	7828      	ldrb	r0, [r5, #0]
 800936c:	f7ff ff88 	bl	8009280 <__hexdig_fun>
 8009370:	2800      	cmp	r0, #0
 8009372:	d102      	bne.n	800937a <__gethex+0xce>
 8009374:	1b64      	subs	r4, r4, r5
 8009376:	00a7      	lsls	r7, r4, #2
 8009378:	e003      	b.n	8009382 <__gethex+0xd6>
 800937a:	3501      	adds	r5, #1
 800937c:	e7f5      	b.n	800936a <__gethex+0xbe>
 800937e:	2c00      	cmp	r4, #0
 8009380:	d1f8      	bne.n	8009374 <__gethex+0xc8>
 8009382:	2220      	movs	r2, #32
 8009384:	782b      	ldrb	r3, [r5, #0]
 8009386:	002e      	movs	r6, r5
 8009388:	4393      	bics	r3, r2
 800938a:	2b50      	cmp	r3, #80	; 0x50
 800938c:	d11d      	bne.n	80093ca <__gethex+0x11e>
 800938e:	786b      	ldrb	r3, [r5, #1]
 8009390:	2b2b      	cmp	r3, #43	; 0x2b
 8009392:	d02c      	beq.n	80093ee <__gethex+0x142>
 8009394:	2b2d      	cmp	r3, #45	; 0x2d
 8009396:	d02e      	beq.n	80093f6 <__gethex+0x14a>
 8009398:	2300      	movs	r3, #0
 800939a:	1c6e      	adds	r6, r5, #1
 800939c:	9306      	str	r3, [sp, #24]
 800939e:	7830      	ldrb	r0, [r6, #0]
 80093a0:	f7ff ff6e 	bl	8009280 <__hexdig_fun>
 80093a4:	1e43      	subs	r3, r0, #1
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	2b18      	cmp	r3, #24
 80093aa:	d82b      	bhi.n	8009404 <__gethex+0x158>
 80093ac:	3810      	subs	r0, #16
 80093ae:	0004      	movs	r4, r0
 80093b0:	7870      	ldrb	r0, [r6, #1]
 80093b2:	f7ff ff65 	bl	8009280 <__hexdig_fun>
 80093b6:	1e43      	subs	r3, r0, #1
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	3601      	adds	r6, #1
 80093bc:	2b18      	cmp	r3, #24
 80093be:	d91c      	bls.n	80093fa <__gethex+0x14e>
 80093c0:	9b06      	ldr	r3, [sp, #24]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d000      	beq.n	80093c8 <__gethex+0x11c>
 80093c6:	4264      	negs	r4, r4
 80093c8:	193f      	adds	r7, r7, r4
 80093ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093cc:	601e      	str	r6, [r3, #0]
 80093ce:	9b04      	ldr	r3, [sp, #16]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d019      	beq.n	8009408 <__gethex+0x15c>
 80093d4:	2600      	movs	r6, #0
 80093d6:	9b08      	ldr	r3, [sp, #32]
 80093d8:	42b3      	cmp	r3, r6
 80093da:	d100      	bne.n	80093de <__gethex+0x132>
 80093dc:	3606      	adds	r6, #6
 80093de:	0030      	movs	r0, r6
 80093e0:	b00d      	add	sp, #52	; 0x34
 80093e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093e4:	2301      	movs	r3, #1
 80093e6:	2700      	movs	r7, #0
 80093e8:	9d01      	ldr	r5, [sp, #4]
 80093ea:	9304      	str	r3, [sp, #16]
 80093ec:	e7c9      	b.n	8009382 <__gethex+0xd6>
 80093ee:	2300      	movs	r3, #0
 80093f0:	9306      	str	r3, [sp, #24]
 80093f2:	1cae      	adds	r6, r5, #2
 80093f4:	e7d3      	b.n	800939e <__gethex+0xf2>
 80093f6:	2301      	movs	r3, #1
 80093f8:	e7fa      	b.n	80093f0 <__gethex+0x144>
 80093fa:	230a      	movs	r3, #10
 80093fc:	435c      	muls	r4, r3
 80093fe:	1824      	adds	r4, r4, r0
 8009400:	3c10      	subs	r4, #16
 8009402:	e7d5      	b.n	80093b0 <__gethex+0x104>
 8009404:	002e      	movs	r6, r5
 8009406:	e7e0      	b.n	80093ca <__gethex+0x11e>
 8009408:	9b01      	ldr	r3, [sp, #4]
 800940a:	9904      	ldr	r1, [sp, #16]
 800940c:	1aeb      	subs	r3, r5, r3
 800940e:	3b01      	subs	r3, #1
 8009410:	2b07      	cmp	r3, #7
 8009412:	dc0a      	bgt.n	800942a <__gethex+0x17e>
 8009414:	9805      	ldr	r0, [sp, #20]
 8009416:	f000 fa87 	bl	8009928 <_Balloc>
 800941a:	1e04      	subs	r4, r0, #0
 800941c:	d108      	bne.n	8009430 <__gethex+0x184>
 800941e:	0002      	movs	r2, r0
 8009420:	21de      	movs	r1, #222	; 0xde
 8009422:	4b64      	ldr	r3, [pc, #400]	; (80095b4 <__gethex+0x308>)
 8009424:	4864      	ldr	r0, [pc, #400]	; (80095b8 <__gethex+0x30c>)
 8009426:	f001 f9f1 	bl	800a80c <__assert_func>
 800942a:	3101      	adds	r1, #1
 800942c:	105b      	asrs	r3, r3, #1
 800942e:	e7ef      	b.n	8009410 <__gethex+0x164>
 8009430:	0003      	movs	r3, r0
 8009432:	3314      	adds	r3, #20
 8009434:	9304      	str	r3, [sp, #16]
 8009436:	9309      	str	r3, [sp, #36]	; 0x24
 8009438:	2300      	movs	r3, #0
 800943a:	001e      	movs	r6, r3
 800943c:	9306      	str	r3, [sp, #24]
 800943e:	9b01      	ldr	r3, [sp, #4]
 8009440:	42ab      	cmp	r3, r5
 8009442:	d340      	bcc.n	80094c6 <__gethex+0x21a>
 8009444:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009446:	9b04      	ldr	r3, [sp, #16]
 8009448:	c540      	stmia	r5!, {r6}
 800944a:	1aed      	subs	r5, r5, r3
 800944c:	10ad      	asrs	r5, r5, #2
 800944e:	0030      	movs	r0, r6
 8009450:	6125      	str	r5, [r4, #16]
 8009452:	f000 fb61 	bl	8009b18 <__hi0bits>
 8009456:	9b02      	ldr	r3, [sp, #8]
 8009458:	016d      	lsls	r5, r5, #5
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	1a2e      	subs	r6, r5, r0
 800945e:	9301      	str	r3, [sp, #4]
 8009460:	429e      	cmp	r6, r3
 8009462:	dd5a      	ble.n	800951a <__gethex+0x26e>
 8009464:	1af6      	subs	r6, r6, r3
 8009466:	0031      	movs	r1, r6
 8009468:	0020      	movs	r0, r4
 800946a:	f000 ff03 	bl	800a274 <__any_on>
 800946e:	1e05      	subs	r5, r0, #0
 8009470:	d016      	beq.n	80094a0 <__gethex+0x1f4>
 8009472:	2501      	movs	r5, #1
 8009474:	211f      	movs	r1, #31
 8009476:	0028      	movs	r0, r5
 8009478:	1e73      	subs	r3, r6, #1
 800947a:	4019      	ands	r1, r3
 800947c:	4088      	lsls	r0, r1
 800947e:	0001      	movs	r1, r0
 8009480:	115a      	asrs	r2, r3, #5
 8009482:	9804      	ldr	r0, [sp, #16]
 8009484:	0092      	lsls	r2, r2, #2
 8009486:	5812      	ldr	r2, [r2, r0]
 8009488:	420a      	tst	r2, r1
 800948a:	d009      	beq.n	80094a0 <__gethex+0x1f4>
 800948c:	42ab      	cmp	r3, r5
 800948e:	dd06      	ble.n	800949e <__gethex+0x1f2>
 8009490:	0020      	movs	r0, r4
 8009492:	1eb1      	subs	r1, r6, #2
 8009494:	f000 feee 	bl	800a274 <__any_on>
 8009498:	3502      	adds	r5, #2
 800949a:	2800      	cmp	r0, #0
 800949c:	d100      	bne.n	80094a0 <__gethex+0x1f4>
 800949e:	2502      	movs	r5, #2
 80094a0:	0031      	movs	r1, r6
 80094a2:	0020      	movs	r0, r4
 80094a4:	f7ff fe98 	bl	80091d8 <rshift>
 80094a8:	19bf      	adds	r7, r7, r6
 80094aa:	9b02      	ldr	r3, [sp, #8]
 80094ac:	689b      	ldr	r3, [r3, #8]
 80094ae:	9303      	str	r3, [sp, #12]
 80094b0:	42bb      	cmp	r3, r7
 80094b2:	da42      	bge.n	800953a <__gethex+0x28e>
 80094b4:	0021      	movs	r1, r4
 80094b6:	9805      	ldr	r0, [sp, #20]
 80094b8:	f000 fa7a 	bl	80099b0 <_Bfree>
 80094bc:	2300      	movs	r3, #0
 80094be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80094c0:	26a3      	movs	r6, #163	; 0xa3
 80094c2:	6013      	str	r3, [r2, #0]
 80094c4:	e78b      	b.n	80093de <__gethex+0x132>
 80094c6:	1e6b      	subs	r3, r5, #1
 80094c8:	9308      	str	r3, [sp, #32]
 80094ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d014      	beq.n	80094fc <__gethex+0x250>
 80094d2:	9b06      	ldr	r3, [sp, #24]
 80094d4:	2b20      	cmp	r3, #32
 80094d6:	d104      	bne.n	80094e2 <__gethex+0x236>
 80094d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094da:	c340      	stmia	r3!, {r6}
 80094dc:	2600      	movs	r6, #0
 80094de:	9309      	str	r3, [sp, #36]	; 0x24
 80094e0:	9606      	str	r6, [sp, #24]
 80094e2:	9b08      	ldr	r3, [sp, #32]
 80094e4:	7818      	ldrb	r0, [r3, #0]
 80094e6:	f7ff fecb 	bl	8009280 <__hexdig_fun>
 80094ea:	230f      	movs	r3, #15
 80094ec:	4018      	ands	r0, r3
 80094ee:	9b06      	ldr	r3, [sp, #24]
 80094f0:	9d08      	ldr	r5, [sp, #32]
 80094f2:	4098      	lsls	r0, r3
 80094f4:	3304      	adds	r3, #4
 80094f6:	4306      	orrs	r6, r0
 80094f8:	9306      	str	r3, [sp, #24]
 80094fa:	e7a0      	b.n	800943e <__gethex+0x192>
 80094fc:	2301      	movs	r3, #1
 80094fe:	9a03      	ldr	r2, [sp, #12]
 8009500:	1a9d      	subs	r5, r3, r2
 8009502:	9b08      	ldr	r3, [sp, #32]
 8009504:	195d      	adds	r5, r3, r5
 8009506:	9b01      	ldr	r3, [sp, #4]
 8009508:	429d      	cmp	r5, r3
 800950a:	d3e2      	bcc.n	80094d2 <__gethex+0x226>
 800950c:	0028      	movs	r0, r5
 800950e:	9907      	ldr	r1, [sp, #28]
 8009510:	f001 f95c 	bl	800a7cc <strncmp>
 8009514:	2800      	cmp	r0, #0
 8009516:	d1dc      	bne.n	80094d2 <__gethex+0x226>
 8009518:	e791      	b.n	800943e <__gethex+0x192>
 800951a:	9b01      	ldr	r3, [sp, #4]
 800951c:	2500      	movs	r5, #0
 800951e:	429e      	cmp	r6, r3
 8009520:	dac3      	bge.n	80094aa <__gethex+0x1fe>
 8009522:	1b9e      	subs	r6, r3, r6
 8009524:	0021      	movs	r1, r4
 8009526:	0032      	movs	r2, r6
 8009528:	9805      	ldr	r0, [sp, #20]
 800952a:	f000 fc5f 	bl	8009dec <__lshift>
 800952e:	0003      	movs	r3, r0
 8009530:	3314      	adds	r3, #20
 8009532:	0004      	movs	r4, r0
 8009534:	1bbf      	subs	r7, r7, r6
 8009536:	9304      	str	r3, [sp, #16]
 8009538:	e7b7      	b.n	80094aa <__gethex+0x1fe>
 800953a:	9b02      	ldr	r3, [sp, #8]
 800953c:	685e      	ldr	r6, [r3, #4]
 800953e:	42be      	cmp	r6, r7
 8009540:	dd71      	ble.n	8009626 <__gethex+0x37a>
 8009542:	9b01      	ldr	r3, [sp, #4]
 8009544:	1bf6      	subs	r6, r6, r7
 8009546:	42b3      	cmp	r3, r6
 8009548:	dc38      	bgt.n	80095bc <__gethex+0x310>
 800954a:	9b02      	ldr	r3, [sp, #8]
 800954c:	68db      	ldr	r3, [r3, #12]
 800954e:	2b02      	cmp	r3, #2
 8009550:	d026      	beq.n	80095a0 <__gethex+0x2f4>
 8009552:	2b03      	cmp	r3, #3
 8009554:	d028      	beq.n	80095a8 <__gethex+0x2fc>
 8009556:	2b01      	cmp	r3, #1
 8009558:	d119      	bne.n	800958e <__gethex+0x2e2>
 800955a:	9b01      	ldr	r3, [sp, #4]
 800955c:	42b3      	cmp	r3, r6
 800955e:	d116      	bne.n	800958e <__gethex+0x2e2>
 8009560:	2b01      	cmp	r3, #1
 8009562:	d10d      	bne.n	8009580 <__gethex+0x2d4>
 8009564:	9b02      	ldr	r3, [sp, #8]
 8009566:	2662      	movs	r6, #98	; 0x62
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	9301      	str	r3, [sp, #4]
 800956c:	9a01      	ldr	r2, [sp, #4]
 800956e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009570:	601a      	str	r2, [r3, #0]
 8009572:	2301      	movs	r3, #1
 8009574:	9a04      	ldr	r2, [sp, #16]
 8009576:	6123      	str	r3, [r4, #16]
 8009578:	6013      	str	r3, [r2, #0]
 800957a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800957c:	601c      	str	r4, [r3, #0]
 800957e:	e72e      	b.n	80093de <__gethex+0x132>
 8009580:	9901      	ldr	r1, [sp, #4]
 8009582:	0020      	movs	r0, r4
 8009584:	3901      	subs	r1, #1
 8009586:	f000 fe75 	bl	800a274 <__any_on>
 800958a:	2800      	cmp	r0, #0
 800958c:	d1ea      	bne.n	8009564 <__gethex+0x2b8>
 800958e:	0021      	movs	r1, r4
 8009590:	9805      	ldr	r0, [sp, #20]
 8009592:	f000 fa0d 	bl	80099b0 <_Bfree>
 8009596:	2300      	movs	r3, #0
 8009598:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800959a:	2650      	movs	r6, #80	; 0x50
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	e71e      	b.n	80093de <__gethex+0x132>
 80095a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1f3      	bne.n	800958e <__gethex+0x2e2>
 80095a6:	e7dd      	b.n	8009564 <__gethex+0x2b8>
 80095a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1da      	bne.n	8009564 <__gethex+0x2b8>
 80095ae:	e7ee      	b.n	800958e <__gethex+0x2e2>
 80095b0:	0800b960 	.word	0x0800b960
 80095b4:	0800b8e8 	.word	0x0800b8e8
 80095b8:	0800b8f9 	.word	0x0800b8f9
 80095bc:	1e77      	subs	r7, r6, #1
 80095be:	2d00      	cmp	r5, #0
 80095c0:	d12f      	bne.n	8009622 <__gethex+0x376>
 80095c2:	2f00      	cmp	r7, #0
 80095c4:	d004      	beq.n	80095d0 <__gethex+0x324>
 80095c6:	0039      	movs	r1, r7
 80095c8:	0020      	movs	r0, r4
 80095ca:	f000 fe53 	bl	800a274 <__any_on>
 80095ce:	0005      	movs	r5, r0
 80095d0:	231f      	movs	r3, #31
 80095d2:	117a      	asrs	r2, r7, #5
 80095d4:	401f      	ands	r7, r3
 80095d6:	3b1e      	subs	r3, #30
 80095d8:	40bb      	lsls	r3, r7
 80095da:	9904      	ldr	r1, [sp, #16]
 80095dc:	0092      	lsls	r2, r2, #2
 80095de:	5852      	ldr	r2, [r2, r1]
 80095e0:	421a      	tst	r2, r3
 80095e2:	d001      	beq.n	80095e8 <__gethex+0x33c>
 80095e4:	2302      	movs	r3, #2
 80095e6:	431d      	orrs	r5, r3
 80095e8:	9b01      	ldr	r3, [sp, #4]
 80095ea:	0031      	movs	r1, r6
 80095ec:	1b9b      	subs	r3, r3, r6
 80095ee:	2602      	movs	r6, #2
 80095f0:	0020      	movs	r0, r4
 80095f2:	9301      	str	r3, [sp, #4]
 80095f4:	f7ff fdf0 	bl	80091d8 <rshift>
 80095f8:	9b02      	ldr	r3, [sp, #8]
 80095fa:	685f      	ldr	r7, [r3, #4]
 80095fc:	2d00      	cmp	r5, #0
 80095fe:	d041      	beq.n	8009684 <__gethex+0x3d8>
 8009600:	9b02      	ldr	r3, [sp, #8]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	2b02      	cmp	r3, #2
 8009606:	d010      	beq.n	800962a <__gethex+0x37e>
 8009608:	2b03      	cmp	r3, #3
 800960a:	d012      	beq.n	8009632 <__gethex+0x386>
 800960c:	2b01      	cmp	r3, #1
 800960e:	d106      	bne.n	800961e <__gethex+0x372>
 8009610:	07aa      	lsls	r2, r5, #30
 8009612:	d504      	bpl.n	800961e <__gethex+0x372>
 8009614:	9a04      	ldr	r2, [sp, #16]
 8009616:	6810      	ldr	r0, [r2, #0]
 8009618:	4305      	orrs	r5, r0
 800961a:	421d      	tst	r5, r3
 800961c:	d10c      	bne.n	8009638 <__gethex+0x38c>
 800961e:	2310      	movs	r3, #16
 8009620:	e02f      	b.n	8009682 <__gethex+0x3d6>
 8009622:	2501      	movs	r5, #1
 8009624:	e7d4      	b.n	80095d0 <__gethex+0x324>
 8009626:	2601      	movs	r6, #1
 8009628:	e7e8      	b.n	80095fc <__gethex+0x350>
 800962a:	2301      	movs	r3, #1
 800962c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800962e:	1a9b      	subs	r3, r3, r2
 8009630:	9313      	str	r3, [sp, #76]	; 0x4c
 8009632:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009634:	2b00      	cmp	r3, #0
 8009636:	d0f2      	beq.n	800961e <__gethex+0x372>
 8009638:	6923      	ldr	r3, [r4, #16]
 800963a:	2000      	movs	r0, #0
 800963c:	9303      	str	r3, [sp, #12]
 800963e:	009b      	lsls	r3, r3, #2
 8009640:	9304      	str	r3, [sp, #16]
 8009642:	0023      	movs	r3, r4
 8009644:	9a04      	ldr	r2, [sp, #16]
 8009646:	3314      	adds	r3, #20
 8009648:	1899      	adds	r1, r3, r2
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	1c55      	adds	r5, r2, #1
 800964e:	d01e      	beq.n	800968e <__gethex+0x3e2>
 8009650:	3201      	adds	r2, #1
 8009652:	601a      	str	r2, [r3, #0]
 8009654:	0023      	movs	r3, r4
 8009656:	3314      	adds	r3, #20
 8009658:	2e02      	cmp	r6, #2
 800965a:	d140      	bne.n	80096de <__gethex+0x432>
 800965c:	9a02      	ldr	r2, [sp, #8]
 800965e:	9901      	ldr	r1, [sp, #4]
 8009660:	6812      	ldr	r2, [r2, #0]
 8009662:	3a01      	subs	r2, #1
 8009664:	428a      	cmp	r2, r1
 8009666:	d10b      	bne.n	8009680 <__gethex+0x3d4>
 8009668:	114a      	asrs	r2, r1, #5
 800966a:	211f      	movs	r1, #31
 800966c:	9801      	ldr	r0, [sp, #4]
 800966e:	0092      	lsls	r2, r2, #2
 8009670:	4001      	ands	r1, r0
 8009672:	2001      	movs	r0, #1
 8009674:	0005      	movs	r5, r0
 8009676:	408d      	lsls	r5, r1
 8009678:	58d3      	ldr	r3, [r2, r3]
 800967a:	422b      	tst	r3, r5
 800967c:	d000      	beq.n	8009680 <__gethex+0x3d4>
 800967e:	2601      	movs	r6, #1
 8009680:	2320      	movs	r3, #32
 8009682:	431e      	orrs	r6, r3
 8009684:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009686:	601c      	str	r4, [r3, #0]
 8009688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800968a:	601f      	str	r7, [r3, #0]
 800968c:	e6a7      	b.n	80093de <__gethex+0x132>
 800968e:	c301      	stmia	r3!, {r0}
 8009690:	4299      	cmp	r1, r3
 8009692:	d8da      	bhi.n	800964a <__gethex+0x39e>
 8009694:	9b03      	ldr	r3, [sp, #12]
 8009696:	68a2      	ldr	r2, [r4, #8]
 8009698:	4293      	cmp	r3, r2
 800969a:	db17      	blt.n	80096cc <__gethex+0x420>
 800969c:	6863      	ldr	r3, [r4, #4]
 800969e:	9805      	ldr	r0, [sp, #20]
 80096a0:	1c59      	adds	r1, r3, #1
 80096a2:	f000 f941 	bl	8009928 <_Balloc>
 80096a6:	1e05      	subs	r5, r0, #0
 80096a8:	d103      	bne.n	80096b2 <__gethex+0x406>
 80096aa:	0002      	movs	r2, r0
 80096ac:	2184      	movs	r1, #132	; 0x84
 80096ae:	4b1c      	ldr	r3, [pc, #112]	; (8009720 <__gethex+0x474>)
 80096b0:	e6b8      	b.n	8009424 <__gethex+0x178>
 80096b2:	0021      	movs	r1, r4
 80096b4:	6923      	ldr	r3, [r4, #16]
 80096b6:	310c      	adds	r1, #12
 80096b8:	1c9a      	adds	r2, r3, #2
 80096ba:	0092      	lsls	r2, r2, #2
 80096bc:	300c      	adds	r0, #12
 80096be:	f000 f92a 	bl	8009916 <memcpy>
 80096c2:	0021      	movs	r1, r4
 80096c4:	9805      	ldr	r0, [sp, #20]
 80096c6:	f000 f973 	bl	80099b0 <_Bfree>
 80096ca:	002c      	movs	r4, r5
 80096cc:	6923      	ldr	r3, [r4, #16]
 80096ce:	1c5a      	adds	r2, r3, #1
 80096d0:	6122      	str	r2, [r4, #16]
 80096d2:	2201      	movs	r2, #1
 80096d4:	3304      	adds	r3, #4
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	18e3      	adds	r3, r4, r3
 80096da:	605a      	str	r2, [r3, #4]
 80096dc:	e7ba      	b.n	8009654 <__gethex+0x3a8>
 80096de:	6922      	ldr	r2, [r4, #16]
 80096e0:	9903      	ldr	r1, [sp, #12]
 80096e2:	428a      	cmp	r2, r1
 80096e4:	dd09      	ble.n	80096fa <__gethex+0x44e>
 80096e6:	2101      	movs	r1, #1
 80096e8:	0020      	movs	r0, r4
 80096ea:	f7ff fd75 	bl	80091d8 <rshift>
 80096ee:	9b02      	ldr	r3, [sp, #8]
 80096f0:	3701      	adds	r7, #1
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	42bb      	cmp	r3, r7
 80096f6:	dac2      	bge.n	800967e <__gethex+0x3d2>
 80096f8:	e6dc      	b.n	80094b4 <__gethex+0x208>
 80096fa:	221f      	movs	r2, #31
 80096fc:	9d01      	ldr	r5, [sp, #4]
 80096fe:	9901      	ldr	r1, [sp, #4]
 8009700:	2601      	movs	r6, #1
 8009702:	4015      	ands	r5, r2
 8009704:	4211      	tst	r1, r2
 8009706:	d0bb      	beq.n	8009680 <__gethex+0x3d4>
 8009708:	9a04      	ldr	r2, [sp, #16]
 800970a:	189b      	adds	r3, r3, r2
 800970c:	3b04      	subs	r3, #4
 800970e:	6818      	ldr	r0, [r3, #0]
 8009710:	f000 fa02 	bl	8009b18 <__hi0bits>
 8009714:	2320      	movs	r3, #32
 8009716:	1b5d      	subs	r5, r3, r5
 8009718:	42a8      	cmp	r0, r5
 800971a:	dbe4      	blt.n	80096e6 <__gethex+0x43a>
 800971c:	e7b0      	b.n	8009680 <__gethex+0x3d4>
 800971e:	46c0      	nop			; (mov r8, r8)
 8009720:	0800b8e8 	.word	0x0800b8e8

08009724 <L_shift>:
 8009724:	2308      	movs	r3, #8
 8009726:	b570      	push	{r4, r5, r6, lr}
 8009728:	2520      	movs	r5, #32
 800972a:	1a9a      	subs	r2, r3, r2
 800972c:	0092      	lsls	r2, r2, #2
 800972e:	1aad      	subs	r5, r5, r2
 8009730:	6843      	ldr	r3, [r0, #4]
 8009732:	6806      	ldr	r6, [r0, #0]
 8009734:	001c      	movs	r4, r3
 8009736:	40ac      	lsls	r4, r5
 8009738:	40d3      	lsrs	r3, r2
 800973a:	4334      	orrs	r4, r6
 800973c:	6004      	str	r4, [r0, #0]
 800973e:	6043      	str	r3, [r0, #4]
 8009740:	3004      	adds	r0, #4
 8009742:	4288      	cmp	r0, r1
 8009744:	d3f4      	bcc.n	8009730 <L_shift+0xc>
 8009746:	bd70      	pop	{r4, r5, r6, pc}

08009748 <__match>:
 8009748:	b530      	push	{r4, r5, lr}
 800974a:	6803      	ldr	r3, [r0, #0]
 800974c:	780c      	ldrb	r4, [r1, #0]
 800974e:	3301      	adds	r3, #1
 8009750:	2c00      	cmp	r4, #0
 8009752:	d102      	bne.n	800975a <__match+0x12>
 8009754:	6003      	str	r3, [r0, #0]
 8009756:	2001      	movs	r0, #1
 8009758:	bd30      	pop	{r4, r5, pc}
 800975a:	781a      	ldrb	r2, [r3, #0]
 800975c:	0015      	movs	r5, r2
 800975e:	3d41      	subs	r5, #65	; 0x41
 8009760:	2d19      	cmp	r5, #25
 8009762:	d800      	bhi.n	8009766 <__match+0x1e>
 8009764:	3220      	adds	r2, #32
 8009766:	3101      	adds	r1, #1
 8009768:	42a2      	cmp	r2, r4
 800976a:	d0ef      	beq.n	800974c <__match+0x4>
 800976c:	2000      	movs	r0, #0
 800976e:	e7f3      	b.n	8009758 <__match+0x10>

08009770 <__hexnan>:
 8009770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009772:	680b      	ldr	r3, [r1, #0]
 8009774:	b08b      	sub	sp, #44	; 0x2c
 8009776:	9201      	str	r2, [sp, #4]
 8009778:	9901      	ldr	r1, [sp, #4]
 800977a:	115a      	asrs	r2, r3, #5
 800977c:	0092      	lsls	r2, r2, #2
 800977e:	188a      	adds	r2, r1, r2
 8009780:	9202      	str	r2, [sp, #8]
 8009782:	0019      	movs	r1, r3
 8009784:	221f      	movs	r2, #31
 8009786:	4011      	ands	r1, r2
 8009788:	9008      	str	r0, [sp, #32]
 800978a:	9106      	str	r1, [sp, #24]
 800978c:	4213      	tst	r3, r2
 800978e:	d002      	beq.n	8009796 <__hexnan+0x26>
 8009790:	9b02      	ldr	r3, [sp, #8]
 8009792:	3304      	adds	r3, #4
 8009794:	9302      	str	r3, [sp, #8]
 8009796:	9b02      	ldr	r3, [sp, #8]
 8009798:	2500      	movs	r5, #0
 800979a:	1f1e      	subs	r6, r3, #4
 800979c:	0037      	movs	r7, r6
 800979e:	0034      	movs	r4, r6
 80097a0:	9b08      	ldr	r3, [sp, #32]
 80097a2:	6035      	str	r5, [r6, #0]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	9507      	str	r5, [sp, #28]
 80097a8:	9305      	str	r3, [sp, #20]
 80097aa:	9503      	str	r5, [sp, #12]
 80097ac:	9b05      	ldr	r3, [sp, #20]
 80097ae:	3301      	adds	r3, #1
 80097b0:	9309      	str	r3, [sp, #36]	; 0x24
 80097b2:	9b05      	ldr	r3, [sp, #20]
 80097b4:	785b      	ldrb	r3, [r3, #1]
 80097b6:	9304      	str	r3, [sp, #16]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d028      	beq.n	800980e <__hexnan+0x9e>
 80097bc:	9804      	ldr	r0, [sp, #16]
 80097be:	f7ff fd5f 	bl	8009280 <__hexdig_fun>
 80097c2:	2800      	cmp	r0, #0
 80097c4:	d154      	bne.n	8009870 <__hexnan+0x100>
 80097c6:	9b04      	ldr	r3, [sp, #16]
 80097c8:	2b20      	cmp	r3, #32
 80097ca:	d819      	bhi.n	8009800 <__hexnan+0x90>
 80097cc:	9b03      	ldr	r3, [sp, #12]
 80097ce:	9a07      	ldr	r2, [sp, #28]
 80097d0:	4293      	cmp	r3, r2
 80097d2:	dd12      	ble.n	80097fa <__hexnan+0x8a>
 80097d4:	42bc      	cmp	r4, r7
 80097d6:	d206      	bcs.n	80097e6 <__hexnan+0x76>
 80097d8:	2d07      	cmp	r5, #7
 80097da:	dc04      	bgt.n	80097e6 <__hexnan+0x76>
 80097dc:	002a      	movs	r2, r5
 80097de:	0039      	movs	r1, r7
 80097e0:	0020      	movs	r0, r4
 80097e2:	f7ff ff9f 	bl	8009724 <L_shift>
 80097e6:	9b01      	ldr	r3, [sp, #4]
 80097e8:	2508      	movs	r5, #8
 80097ea:	429c      	cmp	r4, r3
 80097ec:	d905      	bls.n	80097fa <__hexnan+0x8a>
 80097ee:	1f27      	subs	r7, r4, #4
 80097f0:	2500      	movs	r5, #0
 80097f2:	003c      	movs	r4, r7
 80097f4:	9b03      	ldr	r3, [sp, #12]
 80097f6:	603d      	str	r5, [r7, #0]
 80097f8:	9307      	str	r3, [sp, #28]
 80097fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097fc:	9305      	str	r3, [sp, #20]
 80097fe:	e7d5      	b.n	80097ac <__hexnan+0x3c>
 8009800:	9b04      	ldr	r3, [sp, #16]
 8009802:	2b29      	cmp	r3, #41	; 0x29
 8009804:	d159      	bne.n	80098ba <__hexnan+0x14a>
 8009806:	9b05      	ldr	r3, [sp, #20]
 8009808:	9a08      	ldr	r2, [sp, #32]
 800980a:	3302      	adds	r3, #2
 800980c:	6013      	str	r3, [r2, #0]
 800980e:	9b03      	ldr	r3, [sp, #12]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d052      	beq.n	80098ba <__hexnan+0x14a>
 8009814:	42bc      	cmp	r4, r7
 8009816:	d206      	bcs.n	8009826 <__hexnan+0xb6>
 8009818:	2d07      	cmp	r5, #7
 800981a:	dc04      	bgt.n	8009826 <__hexnan+0xb6>
 800981c:	002a      	movs	r2, r5
 800981e:	0039      	movs	r1, r7
 8009820:	0020      	movs	r0, r4
 8009822:	f7ff ff7f 	bl	8009724 <L_shift>
 8009826:	9b01      	ldr	r3, [sp, #4]
 8009828:	429c      	cmp	r4, r3
 800982a:	d935      	bls.n	8009898 <__hexnan+0x128>
 800982c:	001a      	movs	r2, r3
 800982e:	0023      	movs	r3, r4
 8009830:	cb02      	ldmia	r3!, {r1}
 8009832:	c202      	stmia	r2!, {r1}
 8009834:	429e      	cmp	r6, r3
 8009836:	d2fb      	bcs.n	8009830 <__hexnan+0xc0>
 8009838:	9b02      	ldr	r3, [sp, #8]
 800983a:	1c61      	adds	r1, r4, #1
 800983c:	1eda      	subs	r2, r3, #3
 800983e:	2304      	movs	r3, #4
 8009840:	4291      	cmp	r1, r2
 8009842:	d805      	bhi.n	8009850 <__hexnan+0xe0>
 8009844:	9b02      	ldr	r3, [sp, #8]
 8009846:	3b04      	subs	r3, #4
 8009848:	1b1b      	subs	r3, r3, r4
 800984a:	089b      	lsrs	r3, r3, #2
 800984c:	3301      	adds	r3, #1
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	9a01      	ldr	r2, [sp, #4]
 8009852:	18d3      	adds	r3, r2, r3
 8009854:	2200      	movs	r2, #0
 8009856:	c304      	stmia	r3!, {r2}
 8009858:	429e      	cmp	r6, r3
 800985a:	d2fc      	bcs.n	8009856 <__hexnan+0xe6>
 800985c:	6833      	ldr	r3, [r6, #0]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d104      	bne.n	800986c <__hexnan+0xfc>
 8009862:	9b01      	ldr	r3, [sp, #4]
 8009864:	429e      	cmp	r6, r3
 8009866:	d126      	bne.n	80098b6 <__hexnan+0x146>
 8009868:	2301      	movs	r3, #1
 800986a:	6033      	str	r3, [r6, #0]
 800986c:	2005      	movs	r0, #5
 800986e:	e025      	b.n	80098bc <__hexnan+0x14c>
 8009870:	9b03      	ldr	r3, [sp, #12]
 8009872:	3501      	adds	r5, #1
 8009874:	3301      	adds	r3, #1
 8009876:	9303      	str	r3, [sp, #12]
 8009878:	2d08      	cmp	r5, #8
 800987a:	dd06      	ble.n	800988a <__hexnan+0x11a>
 800987c:	9b01      	ldr	r3, [sp, #4]
 800987e:	429c      	cmp	r4, r3
 8009880:	d9bb      	bls.n	80097fa <__hexnan+0x8a>
 8009882:	2300      	movs	r3, #0
 8009884:	2501      	movs	r5, #1
 8009886:	3c04      	subs	r4, #4
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	220f      	movs	r2, #15
 800988c:	6823      	ldr	r3, [r4, #0]
 800988e:	4010      	ands	r0, r2
 8009890:	011b      	lsls	r3, r3, #4
 8009892:	4318      	orrs	r0, r3
 8009894:	6020      	str	r0, [r4, #0]
 8009896:	e7b0      	b.n	80097fa <__hexnan+0x8a>
 8009898:	9b06      	ldr	r3, [sp, #24]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d0de      	beq.n	800985c <__hexnan+0xec>
 800989e:	2120      	movs	r1, #32
 80098a0:	9a06      	ldr	r2, [sp, #24]
 80098a2:	9b02      	ldr	r3, [sp, #8]
 80098a4:	1a89      	subs	r1, r1, r2
 80098a6:	2201      	movs	r2, #1
 80098a8:	4252      	negs	r2, r2
 80098aa:	40ca      	lsrs	r2, r1
 80098ac:	3b04      	subs	r3, #4
 80098ae:	6819      	ldr	r1, [r3, #0]
 80098b0:	400a      	ands	r2, r1
 80098b2:	601a      	str	r2, [r3, #0]
 80098b4:	e7d2      	b.n	800985c <__hexnan+0xec>
 80098b6:	3e04      	subs	r6, #4
 80098b8:	e7d0      	b.n	800985c <__hexnan+0xec>
 80098ba:	2004      	movs	r0, #4
 80098bc:	b00b      	add	sp, #44	; 0x2c
 80098be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098c0 <_localeconv_r>:
 80098c0:	4800      	ldr	r0, [pc, #0]	; (80098c4 <_localeconv_r+0x4>)
 80098c2:	4770      	bx	lr
 80098c4:	20000164 	.word	0x20000164

080098c8 <malloc>:
 80098c8:	b510      	push	{r4, lr}
 80098ca:	4b03      	ldr	r3, [pc, #12]	; (80098d8 <malloc+0x10>)
 80098cc:	0001      	movs	r1, r0
 80098ce:	6818      	ldr	r0, [r3, #0]
 80098d0:	f000 fd8c 	bl	800a3ec <_malloc_r>
 80098d4:	bd10      	pop	{r4, pc}
 80098d6:	46c0      	nop			; (mov r8, r8)
 80098d8:	2000000c 	.word	0x2000000c

080098dc <__ascii_mbtowc>:
 80098dc:	b082      	sub	sp, #8
 80098de:	2900      	cmp	r1, #0
 80098e0:	d100      	bne.n	80098e4 <__ascii_mbtowc+0x8>
 80098e2:	a901      	add	r1, sp, #4
 80098e4:	1e10      	subs	r0, r2, #0
 80098e6:	d006      	beq.n	80098f6 <__ascii_mbtowc+0x1a>
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d006      	beq.n	80098fa <__ascii_mbtowc+0x1e>
 80098ec:	7813      	ldrb	r3, [r2, #0]
 80098ee:	600b      	str	r3, [r1, #0]
 80098f0:	7810      	ldrb	r0, [r2, #0]
 80098f2:	1e43      	subs	r3, r0, #1
 80098f4:	4198      	sbcs	r0, r3
 80098f6:	b002      	add	sp, #8
 80098f8:	4770      	bx	lr
 80098fa:	2002      	movs	r0, #2
 80098fc:	4240      	negs	r0, r0
 80098fe:	e7fa      	b.n	80098f6 <__ascii_mbtowc+0x1a>

08009900 <memchr>:
 8009900:	b2c9      	uxtb	r1, r1
 8009902:	1882      	adds	r2, r0, r2
 8009904:	4290      	cmp	r0, r2
 8009906:	d101      	bne.n	800990c <memchr+0xc>
 8009908:	2000      	movs	r0, #0
 800990a:	4770      	bx	lr
 800990c:	7803      	ldrb	r3, [r0, #0]
 800990e:	428b      	cmp	r3, r1
 8009910:	d0fb      	beq.n	800990a <memchr+0xa>
 8009912:	3001      	adds	r0, #1
 8009914:	e7f6      	b.n	8009904 <memchr+0x4>

08009916 <memcpy>:
 8009916:	2300      	movs	r3, #0
 8009918:	b510      	push	{r4, lr}
 800991a:	429a      	cmp	r2, r3
 800991c:	d100      	bne.n	8009920 <memcpy+0xa>
 800991e:	bd10      	pop	{r4, pc}
 8009920:	5ccc      	ldrb	r4, [r1, r3]
 8009922:	54c4      	strb	r4, [r0, r3]
 8009924:	3301      	adds	r3, #1
 8009926:	e7f8      	b.n	800991a <memcpy+0x4>

08009928 <_Balloc>:
 8009928:	b570      	push	{r4, r5, r6, lr}
 800992a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800992c:	0006      	movs	r6, r0
 800992e:	000c      	movs	r4, r1
 8009930:	2d00      	cmp	r5, #0
 8009932:	d10e      	bne.n	8009952 <_Balloc+0x2a>
 8009934:	2010      	movs	r0, #16
 8009936:	f7ff ffc7 	bl	80098c8 <malloc>
 800993a:	1e02      	subs	r2, r0, #0
 800993c:	6270      	str	r0, [r6, #36]	; 0x24
 800993e:	d104      	bne.n	800994a <_Balloc+0x22>
 8009940:	2166      	movs	r1, #102	; 0x66
 8009942:	4b19      	ldr	r3, [pc, #100]	; (80099a8 <_Balloc+0x80>)
 8009944:	4819      	ldr	r0, [pc, #100]	; (80099ac <_Balloc+0x84>)
 8009946:	f000 ff61 	bl	800a80c <__assert_func>
 800994a:	6045      	str	r5, [r0, #4]
 800994c:	6085      	str	r5, [r0, #8]
 800994e:	6005      	str	r5, [r0, #0]
 8009950:	60c5      	str	r5, [r0, #12]
 8009952:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009954:	68eb      	ldr	r3, [r5, #12]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d013      	beq.n	8009982 <_Balloc+0x5a>
 800995a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800995c:	00a2      	lsls	r2, r4, #2
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	189b      	adds	r3, r3, r2
 8009962:	6818      	ldr	r0, [r3, #0]
 8009964:	2800      	cmp	r0, #0
 8009966:	d118      	bne.n	800999a <_Balloc+0x72>
 8009968:	2101      	movs	r1, #1
 800996a:	000d      	movs	r5, r1
 800996c:	40a5      	lsls	r5, r4
 800996e:	1d6a      	adds	r2, r5, #5
 8009970:	0030      	movs	r0, r6
 8009972:	0092      	lsls	r2, r2, #2
 8009974:	f000 fca1 	bl	800a2ba <_calloc_r>
 8009978:	2800      	cmp	r0, #0
 800997a:	d00c      	beq.n	8009996 <_Balloc+0x6e>
 800997c:	6044      	str	r4, [r0, #4]
 800997e:	6085      	str	r5, [r0, #8]
 8009980:	e00d      	b.n	800999e <_Balloc+0x76>
 8009982:	2221      	movs	r2, #33	; 0x21
 8009984:	2104      	movs	r1, #4
 8009986:	0030      	movs	r0, r6
 8009988:	f000 fc97 	bl	800a2ba <_calloc_r>
 800998c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800998e:	60e8      	str	r0, [r5, #12]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d1e1      	bne.n	800995a <_Balloc+0x32>
 8009996:	2000      	movs	r0, #0
 8009998:	bd70      	pop	{r4, r5, r6, pc}
 800999a:	6802      	ldr	r2, [r0, #0]
 800999c:	601a      	str	r2, [r3, #0]
 800999e:	2300      	movs	r3, #0
 80099a0:	6103      	str	r3, [r0, #16]
 80099a2:	60c3      	str	r3, [r0, #12]
 80099a4:	e7f8      	b.n	8009998 <_Balloc+0x70>
 80099a6:	46c0      	nop			; (mov r8, r8)
 80099a8:	0800b876 	.word	0x0800b876
 80099ac:	0800b974 	.word	0x0800b974

080099b0 <_Bfree>:
 80099b0:	b570      	push	{r4, r5, r6, lr}
 80099b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099b4:	0005      	movs	r5, r0
 80099b6:	000c      	movs	r4, r1
 80099b8:	2e00      	cmp	r6, #0
 80099ba:	d10e      	bne.n	80099da <_Bfree+0x2a>
 80099bc:	2010      	movs	r0, #16
 80099be:	f7ff ff83 	bl	80098c8 <malloc>
 80099c2:	1e02      	subs	r2, r0, #0
 80099c4:	6268      	str	r0, [r5, #36]	; 0x24
 80099c6:	d104      	bne.n	80099d2 <_Bfree+0x22>
 80099c8:	218a      	movs	r1, #138	; 0x8a
 80099ca:	4b09      	ldr	r3, [pc, #36]	; (80099f0 <_Bfree+0x40>)
 80099cc:	4809      	ldr	r0, [pc, #36]	; (80099f4 <_Bfree+0x44>)
 80099ce:	f000 ff1d 	bl	800a80c <__assert_func>
 80099d2:	6046      	str	r6, [r0, #4]
 80099d4:	6086      	str	r6, [r0, #8]
 80099d6:	6006      	str	r6, [r0, #0]
 80099d8:	60c6      	str	r6, [r0, #12]
 80099da:	2c00      	cmp	r4, #0
 80099dc:	d007      	beq.n	80099ee <_Bfree+0x3e>
 80099de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80099e0:	6862      	ldr	r2, [r4, #4]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	0092      	lsls	r2, r2, #2
 80099e6:	189b      	adds	r3, r3, r2
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	6022      	str	r2, [r4, #0]
 80099ec:	601c      	str	r4, [r3, #0]
 80099ee:	bd70      	pop	{r4, r5, r6, pc}
 80099f0:	0800b876 	.word	0x0800b876
 80099f4:	0800b974 	.word	0x0800b974

080099f8 <__multadd>:
 80099f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099fa:	000e      	movs	r6, r1
 80099fc:	9001      	str	r0, [sp, #4]
 80099fe:	000c      	movs	r4, r1
 8009a00:	001d      	movs	r5, r3
 8009a02:	2000      	movs	r0, #0
 8009a04:	690f      	ldr	r7, [r1, #16]
 8009a06:	3614      	adds	r6, #20
 8009a08:	6833      	ldr	r3, [r6, #0]
 8009a0a:	3001      	adds	r0, #1
 8009a0c:	b299      	uxth	r1, r3
 8009a0e:	4351      	muls	r1, r2
 8009a10:	0c1b      	lsrs	r3, r3, #16
 8009a12:	4353      	muls	r3, r2
 8009a14:	1949      	adds	r1, r1, r5
 8009a16:	0c0d      	lsrs	r5, r1, #16
 8009a18:	195b      	adds	r3, r3, r5
 8009a1a:	0c1d      	lsrs	r5, r3, #16
 8009a1c:	b289      	uxth	r1, r1
 8009a1e:	041b      	lsls	r3, r3, #16
 8009a20:	185b      	adds	r3, r3, r1
 8009a22:	c608      	stmia	r6!, {r3}
 8009a24:	4287      	cmp	r7, r0
 8009a26:	dcef      	bgt.n	8009a08 <__multadd+0x10>
 8009a28:	2d00      	cmp	r5, #0
 8009a2a:	d022      	beq.n	8009a72 <__multadd+0x7a>
 8009a2c:	68a3      	ldr	r3, [r4, #8]
 8009a2e:	42bb      	cmp	r3, r7
 8009a30:	dc19      	bgt.n	8009a66 <__multadd+0x6e>
 8009a32:	6863      	ldr	r3, [r4, #4]
 8009a34:	9801      	ldr	r0, [sp, #4]
 8009a36:	1c59      	adds	r1, r3, #1
 8009a38:	f7ff ff76 	bl	8009928 <_Balloc>
 8009a3c:	1e06      	subs	r6, r0, #0
 8009a3e:	d105      	bne.n	8009a4c <__multadd+0x54>
 8009a40:	0002      	movs	r2, r0
 8009a42:	21b5      	movs	r1, #181	; 0xb5
 8009a44:	4b0c      	ldr	r3, [pc, #48]	; (8009a78 <__multadd+0x80>)
 8009a46:	480d      	ldr	r0, [pc, #52]	; (8009a7c <__multadd+0x84>)
 8009a48:	f000 fee0 	bl	800a80c <__assert_func>
 8009a4c:	0021      	movs	r1, r4
 8009a4e:	6923      	ldr	r3, [r4, #16]
 8009a50:	310c      	adds	r1, #12
 8009a52:	1c9a      	adds	r2, r3, #2
 8009a54:	0092      	lsls	r2, r2, #2
 8009a56:	300c      	adds	r0, #12
 8009a58:	f7ff ff5d 	bl	8009916 <memcpy>
 8009a5c:	0021      	movs	r1, r4
 8009a5e:	9801      	ldr	r0, [sp, #4]
 8009a60:	f7ff ffa6 	bl	80099b0 <_Bfree>
 8009a64:	0034      	movs	r4, r6
 8009a66:	1d3b      	adds	r3, r7, #4
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	18e3      	adds	r3, r4, r3
 8009a6c:	605d      	str	r5, [r3, #4]
 8009a6e:	1c7b      	adds	r3, r7, #1
 8009a70:	6123      	str	r3, [r4, #16]
 8009a72:	0020      	movs	r0, r4
 8009a74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009a76:	46c0      	nop			; (mov r8, r8)
 8009a78:	0800b8e8 	.word	0x0800b8e8
 8009a7c:	0800b974 	.word	0x0800b974

08009a80 <__s2b>:
 8009a80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a82:	0006      	movs	r6, r0
 8009a84:	0018      	movs	r0, r3
 8009a86:	000c      	movs	r4, r1
 8009a88:	3008      	adds	r0, #8
 8009a8a:	2109      	movs	r1, #9
 8009a8c:	9301      	str	r3, [sp, #4]
 8009a8e:	0015      	movs	r5, r2
 8009a90:	f7f6 fbe0 	bl	8000254 <__divsi3>
 8009a94:	2301      	movs	r3, #1
 8009a96:	2100      	movs	r1, #0
 8009a98:	4283      	cmp	r3, r0
 8009a9a:	db0a      	blt.n	8009ab2 <__s2b+0x32>
 8009a9c:	0030      	movs	r0, r6
 8009a9e:	f7ff ff43 	bl	8009928 <_Balloc>
 8009aa2:	1e01      	subs	r1, r0, #0
 8009aa4:	d108      	bne.n	8009ab8 <__s2b+0x38>
 8009aa6:	0002      	movs	r2, r0
 8009aa8:	4b19      	ldr	r3, [pc, #100]	; (8009b10 <__s2b+0x90>)
 8009aaa:	481a      	ldr	r0, [pc, #104]	; (8009b14 <__s2b+0x94>)
 8009aac:	31ce      	adds	r1, #206	; 0xce
 8009aae:	f000 fead 	bl	800a80c <__assert_func>
 8009ab2:	005b      	lsls	r3, r3, #1
 8009ab4:	3101      	adds	r1, #1
 8009ab6:	e7ef      	b.n	8009a98 <__s2b+0x18>
 8009ab8:	9b08      	ldr	r3, [sp, #32]
 8009aba:	6143      	str	r3, [r0, #20]
 8009abc:	2301      	movs	r3, #1
 8009abe:	6103      	str	r3, [r0, #16]
 8009ac0:	2d09      	cmp	r5, #9
 8009ac2:	dd18      	ble.n	8009af6 <__s2b+0x76>
 8009ac4:	0023      	movs	r3, r4
 8009ac6:	3309      	adds	r3, #9
 8009ac8:	001f      	movs	r7, r3
 8009aca:	9300      	str	r3, [sp, #0]
 8009acc:	1964      	adds	r4, r4, r5
 8009ace:	783b      	ldrb	r3, [r7, #0]
 8009ad0:	220a      	movs	r2, #10
 8009ad2:	0030      	movs	r0, r6
 8009ad4:	3b30      	subs	r3, #48	; 0x30
 8009ad6:	f7ff ff8f 	bl	80099f8 <__multadd>
 8009ada:	3701      	adds	r7, #1
 8009adc:	0001      	movs	r1, r0
 8009ade:	42a7      	cmp	r7, r4
 8009ae0:	d1f5      	bne.n	8009ace <__s2b+0x4e>
 8009ae2:	002c      	movs	r4, r5
 8009ae4:	9b00      	ldr	r3, [sp, #0]
 8009ae6:	3c08      	subs	r4, #8
 8009ae8:	191c      	adds	r4, r3, r4
 8009aea:	002f      	movs	r7, r5
 8009aec:	9b01      	ldr	r3, [sp, #4]
 8009aee:	429f      	cmp	r7, r3
 8009af0:	db04      	blt.n	8009afc <__s2b+0x7c>
 8009af2:	0008      	movs	r0, r1
 8009af4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009af6:	2509      	movs	r5, #9
 8009af8:	340a      	adds	r4, #10
 8009afa:	e7f6      	b.n	8009aea <__s2b+0x6a>
 8009afc:	1b63      	subs	r3, r4, r5
 8009afe:	5ddb      	ldrb	r3, [r3, r7]
 8009b00:	220a      	movs	r2, #10
 8009b02:	0030      	movs	r0, r6
 8009b04:	3b30      	subs	r3, #48	; 0x30
 8009b06:	f7ff ff77 	bl	80099f8 <__multadd>
 8009b0a:	3701      	adds	r7, #1
 8009b0c:	0001      	movs	r1, r0
 8009b0e:	e7ed      	b.n	8009aec <__s2b+0x6c>
 8009b10:	0800b8e8 	.word	0x0800b8e8
 8009b14:	0800b974 	.word	0x0800b974

08009b18 <__hi0bits>:
 8009b18:	0003      	movs	r3, r0
 8009b1a:	0c02      	lsrs	r2, r0, #16
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	4282      	cmp	r2, r0
 8009b20:	d101      	bne.n	8009b26 <__hi0bits+0xe>
 8009b22:	041b      	lsls	r3, r3, #16
 8009b24:	3010      	adds	r0, #16
 8009b26:	0e1a      	lsrs	r2, r3, #24
 8009b28:	d101      	bne.n	8009b2e <__hi0bits+0x16>
 8009b2a:	3008      	adds	r0, #8
 8009b2c:	021b      	lsls	r3, r3, #8
 8009b2e:	0f1a      	lsrs	r2, r3, #28
 8009b30:	d101      	bne.n	8009b36 <__hi0bits+0x1e>
 8009b32:	3004      	adds	r0, #4
 8009b34:	011b      	lsls	r3, r3, #4
 8009b36:	0f9a      	lsrs	r2, r3, #30
 8009b38:	d101      	bne.n	8009b3e <__hi0bits+0x26>
 8009b3a:	3002      	adds	r0, #2
 8009b3c:	009b      	lsls	r3, r3, #2
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	db03      	blt.n	8009b4a <__hi0bits+0x32>
 8009b42:	3001      	adds	r0, #1
 8009b44:	005b      	lsls	r3, r3, #1
 8009b46:	d400      	bmi.n	8009b4a <__hi0bits+0x32>
 8009b48:	2020      	movs	r0, #32
 8009b4a:	4770      	bx	lr

08009b4c <__lo0bits>:
 8009b4c:	6803      	ldr	r3, [r0, #0]
 8009b4e:	0002      	movs	r2, r0
 8009b50:	2107      	movs	r1, #7
 8009b52:	0018      	movs	r0, r3
 8009b54:	4008      	ands	r0, r1
 8009b56:	420b      	tst	r3, r1
 8009b58:	d00d      	beq.n	8009b76 <__lo0bits+0x2a>
 8009b5a:	3906      	subs	r1, #6
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	420b      	tst	r3, r1
 8009b60:	d105      	bne.n	8009b6e <__lo0bits+0x22>
 8009b62:	3002      	adds	r0, #2
 8009b64:	4203      	tst	r3, r0
 8009b66:	d003      	beq.n	8009b70 <__lo0bits+0x24>
 8009b68:	40cb      	lsrs	r3, r1
 8009b6a:	0008      	movs	r0, r1
 8009b6c:	6013      	str	r3, [r2, #0]
 8009b6e:	4770      	bx	lr
 8009b70:	089b      	lsrs	r3, r3, #2
 8009b72:	6013      	str	r3, [r2, #0]
 8009b74:	e7fb      	b.n	8009b6e <__lo0bits+0x22>
 8009b76:	b299      	uxth	r1, r3
 8009b78:	2900      	cmp	r1, #0
 8009b7a:	d101      	bne.n	8009b80 <__lo0bits+0x34>
 8009b7c:	2010      	movs	r0, #16
 8009b7e:	0c1b      	lsrs	r3, r3, #16
 8009b80:	b2d9      	uxtb	r1, r3
 8009b82:	2900      	cmp	r1, #0
 8009b84:	d101      	bne.n	8009b8a <__lo0bits+0x3e>
 8009b86:	3008      	adds	r0, #8
 8009b88:	0a1b      	lsrs	r3, r3, #8
 8009b8a:	0719      	lsls	r1, r3, #28
 8009b8c:	d101      	bne.n	8009b92 <__lo0bits+0x46>
 8009b8e:	3004      	adds	r0, #4
 8009b90:	091b      	lsrs	r3, r3, #4
 8009b92:	0799      	lsls	r1, r3, #30
 8009b94:	d101      	bne.n	8009b9a <__lo0bits+0x4e>
 8009b96:	3002      	adds	r0, #2
 8009b98:	089b      	lsrs	r3, r3, #2
 8009b9a:	07d9      	lsls	r1, r3, #31
 8009b9c:	d4e9      	bmi.n	8009b72 <__lo0bits+0x26>
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	085b      	lsrs	r3, r3, #1
 8009ba2:	d1e6      	bne.n	8009b72 <__lo0bits+0x26>
 8009ba4:	2020      	movs	r0, #32
 8009ba6:	e7e2      	b.n	8009b6e <__lo0bits+0x22>

08009ba8 <__i2b>:
 8009ba8:	b510      	push	{r4, lr}
 8009baa:	000c      	movs	r4, r1
 8009bac:	2101      	movs	r1, #1
 8009bae:	f7ff febb 	bl	8009928 <_Balloc>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d106      	bne.n	8009bc4 <__i2b+0x1c>
 8009bb6:	21a0      	movs	r1, #160	; 0xa0
 8009bb8:	0002      	movs	r2, r0
 8009bba:	4b04      	ldr	r3, [pc, #16]	; (8009bcc <__i2b+0x24>)
 8009bbc:	4804      	ldr	r0, [pc, #16]	; (8009bd0 <__i2b+0x28>)
 8009bbe:	0049      	lsls	r1, r1, #1
 8009bc0:	f000 fe24 	bl	800a80c <__assert_func>
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	6144      	str	r4, [r0, #20]
 8009bc8:	6103      	str	r3, [r0, #16]
 8009bca:	bd10      	pop	{r4, pc}
 8009bcc:	0800b8e8 	.word	0x0800b8e8
 8009bd0:	0800b974 	.word	0x0800b974

08009bd4 <__multiply>:
 8009bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bd6:	690b      	ldr	r3, [r1, #16]
 8009bd8:	0014      	movs	r4, r2
 8009bda:	6912      	ldr	r2, [r2, #16]
 8009bdc:	000d      	movs	r5, r1
 8009bde:	b089      	sub	sp, #36	; 0x24
 8009be0:	4293      	cmp	r3, r2
 8009be2:	da01      	bge.n	8009be8 <__multiply+0x14>
 8009be4:	0025      	movs	r5, r4
 8009be6:	000c      	movs	r4, r1
 8009be8:	692f      	ldr	r7, [r5, #16]
 8009bea:	6926      	ldr	r6, [r4, #16]
 8009bec:	6869      	ldr	r1, [r5, #4]
 8009bee:	19bb      	adds	r3, r7, r6
 8009bf0:	9302      	str	r3, [sp, #8]
 8009bf2:	68ab      	ldr	r3, [r5, #8]
 8009bf4:	19ba      	adds	r2, r7, r6
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	da00      	bge.n	8009bfc <__multiply+0x28>
 8009bfa:	3101      	adds	r1, #1
 8009bfc:	f7ff fe94 	bl	8009928 <_Balloc>
 8009c00:	9001      	str	r0, [sp, #4]
 8009c02:	2800      	cmp	r0, #0
 8009c04:	d106      	bne.n	8009c14 <__multiply+0x40>
 8009c06:	215e      	movs	r1, #94	; 0x5e
 8009c08:	0002      	movs	r2, r0
 8009c0a:	4b48      	ldr	r3, [pc, #288]	; (8009d2c <__multiply+0x158>)
 8009c0c:	4848      	ldr	r0, [pc, #288]	; (8009d30 <__multiply+0x15c>)
 8009c0e:	31ff      	adds	r1, #255	; 0xff
 8009c10:	f000 fdfc 	bl	800a80c <__assert_func>
 8009c14:	9b01      	ldr	r3, [sp, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	3314      	adds	r3, #20
 8009c1a:	469c      	mov	ip, r3
 8009c1c:	19bb      	adds	r3, r7, r6
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	4463      	add	r3, ip
 8009c22:	9303      	str	r3, [sp, #12]
 8009c24:	4663      	mov	r3, ip
 8009c26:	9903      	ldr	r1, [sp, #12]
 8009c28:	428b      	cmp	r3, r1
 8009c2a:	d32c      	bcc.n	8009c86 <__multiply+0xb2>
 8009c2c:	002b      	movs	r3, r5
 8009c2e:	0022      	movs	r2, r4
 8009c30:	3314      	adds	r3, #20
 8009c32:	00bf      	lsls	r7, r7, #2
 8009c34:	3214      	adds	r2, #20
 8009c36:	9306      	str	r3, [sp, #24]
 8009c38:	00b6      	lsls	r6, r6, #2
 8009c3a:	19db      	adds	r3, r3, r7
 8009c3c:	9304      	str	r3, [sp, #16]
 8009c3e:	1993      	adds	r3, r2, r6
 8009c40:	9307      	str	r3, [sp, #28]
 8009c42:	2304      	movs	r3, #4
 8009c44:	9305      	str	r3, [sp, #20]
 8009c46:	002b      	movs	r3, r5
 8009c48:	9904      	ldr	r1, [sp, #16]
 8009c4a:	3315      	adds	r3, #21
 8009c4c:	9200      	str	r2, [sp, #0]
 8009c4e:	4299      	cmp	r1, r3
 8009c50:	d305      	bcc.n	8009c5e <__multiply+0x8a>
 8009c52:	1b4b      	subs	r3, r1, r5
 8009c54:	3b15      	subs	r3, #21
 8009c56:	089b      	lsrs	r3, r3, #2
 8009c58:	3301      	adds	r3, #1
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	9305      	str	r3, [sp, #20]
 8009c5e:	9b07      	ldr	r3, [sp, #28]
 8009c60:	9a00      	ldr	r2, [sp, #0]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d311      	bcc.n	8009c8a <__multiply+0xb6>
 8009c66:	9b02      	ldr	r3, [sp, #8]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	dd06      	ble.n	8009c7a <__multiply+0xa6>
 8009c6c:	9b03      	ldr	r3, [sp, #12]
 8009c6e:	3b04      	subs	r3, #4
 8009c70:	9303      	str	r3, [sp, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d053      	beq.n	8009d22 <__multiply+0x14e>
 8009c7a:	9b01      	ldr	r3, [sp, #4]
 8009c7c:	9a02      	ldr	r2, [sp, #8]
 8009c7e:	0018      	movs	r0, r3
 8009c80:	611a      	str	r2, [r3, #16]
 8009c82:	b009      	add	sp, #36	; 0x24
 8009c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c86:	c304      	stmia	r3!, {r2}
 8009c88:	e7cd      	b.n	8009c26 <__multiply+0x52>
 8009c8a:	9b00      	ldr	r3, [sp, #0]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	b298      	uxth	r0, r3
 8009c90:	2800      	cmp	r0, #0
 8009c92:	d01b      	beq.n	8009ccc <__multiply+0xf8>
 8009c94:	4667      	mov	r7, ip
 8009c96:	2400      	movs	r4, #0
 8009c98:	9e06      	ldr	r6, [sp, #24]
 8009c9a:	ce02      	ldmia	r6!, {r1}
 8009c9c:	683a      	ldr	r2, [r7, #0]
 8009c9e:	b28b      	uxth	r3, r1
 8009ca0:	4343      	muls	r3, r0
 8009ca2:	b292      	uxth	r2, r2
 8009ca4:	189b      	adds	r3, r3, r2
 8009ca6:	191b      	adds	r3, r3, r4
 8009ca8:	0c0c      	lsrs	r4, r1, #16
 8009caa:	4344      	muls	r4, r0
 8009cac:	683a      	ldr	r2, [r7, #0]
 8009cae:	0c11      	lsrs	r1, r2, #16
 8009cb0:	1861      	adds	r1, r4, r1
 8009cb2:	0c1c      	lsrs	r4, r3, #16
 8009cb4:	1909      	adds	r1, r1, r4
 8009cb6:	0c0c      	lsrs	r4, r1, #16
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	0409      	lsls	r1, r1, #16
 8009cbc:	430b      	orrs	r3, r1
 8009cbe:	c708      	stmia	r7!, {r3}
 8009cc0:	9b04      	ldr	r3, [sp, #16]
 8009cc2:	42b3      	cmp	r3, r6
 8009cc4:	d8e9      	bhi.n	8009c9a <__multiply+0xc6>
 8009cc6:	4663      	mov	r3, ip
 8009cc8:	9a05      	ldr	r2, [sp, #20]
 8009cca:	509c      	str	r4, [r3, r2]
 8009ccc:	9b00      	ldr	r3, [sp, #0]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	0c1e      	lsrs	r6, r3, #16
 8009cd2:	d020      	beq.n	8009d16 <__multiply+0x142>
 8009cd4:	4663      	mov	r3, ip
 8009cd6:	002c      	movs	r4, r5
 8009cd8:	4660      	mov	r0, ip
 8009cda:	2700      	movs	r7, #0
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	3414      	adds	r4, #20
 8009ce0:	6822      	ldr	r2, [r4, #0]
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	b291      	uxth	r1, r2
 8009ce6:	4371      	muls	r1, r6
 8009ce8:	6802      	ldr	r2, [r0, #0]
 8009cea:	0c12      	lsrs	r2, r2, #16
 8009cec:	1889      	adds	r1, r1, r2
 8009cee:	19cf      	adds	r7, r1, r7
 8009cf0:	0439      	lsls	r1, r7, #16
 8009cf2:	430b      	orrs	r3, r1
 8009cf4:	6003      	str	r3, [r0, #0]
 8009cf6:	cc02      	ldmia	r4!, {r1}
 8009cf8:	6843      	ldr	r3, [r0, #4]
 8009cfa:	0c09      	lsrs	r1, r1, #16
 8009cfc:	4371      	muls	r1, r6
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	0c3f      	lsrs	r7, r7, #16
 8009d02:	18cb      	adds	r3, r1, r3
 8009d04:	9a04      	ldr	r2, [sp, #16]
 8009d06:	19db      	adds	r3, r3, r7
 8009d08:	0c1f      	lsrs	r7, r3, #16
 8009d0a:	3004      	adds	r0, #4
 8009d0c:	42a2      	cmp	r2, r4
 8009d0e:	d8e7      	bhi.n	8009ce0 <__multiply+0x10c>
 8009d10:	4662      	mov	r2, ip
 8009d12:	9905      	ldr	r1, [sp, #20]
 8009d14:	5053      	str	r3, [r2, r1]
 8009d16:	9b00      	ldr	r3, [sp, #0]
 8009d18:	3304      	adds	r3, #4
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	2304      	movs	r3, #4
 8009d1e:	449c      	add	ip, r3
 8009d20:	e79d      	b.n	8009c5e <__multiply+0x8a>
 8009d22:	9b02      	ldr	r3, [sp, #8]
 8009d24:	3b01      	subs	r3, #1
 8009d26:	9302      	str	r3, [sp, #8]
 8009d28:	e79d      	b.n	8009c66 <__multiply+0x92>
 8009d2a:	46c0      	nop			; (mov r8, r8)
 8009d2c:	0800b8e8 	.word	0x0800b8e8
 8009d30:	0800b974 	.word	0x0800b974

08009d34 <__pow5mult>:
 8009d34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d36:	2303      	movs	r3, #3
 8009d38:	0015      	movs	r5, r2
 8009d3a:	0007      	movs	r7, r0
 8009d3c:	000e      	movs	r6, r1
 8009d3e:	401a      	ands	r2, r3
 8009d40:	421d      	tst	r5, r3
 8009d42:	d008      	beq.n	8009d56 <__pow5mult+0x22>
 8009d44:	4925      	ldr	r1, [pc, #148]	; (8009ddc <__pow5mult+0xa8>)
 8009d46:	3a01      	subs	r2, #1
 8009d48:	0092      	lsls	r2, r2, #2
 8009d4a:	5852      	ldr	r2, [r2, r1]
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	0031      	movs	r1, r6
 8009d50:	f7ff fe52 	bl	80099f8 <__multadd>
 8009d54:	0006      	movs	r6, r0
 8009d56:	10ad      	asrs	r5, r5, #2
 8009d58:	d03d      	beq.n	8009dd6 <__pow5mult+0xa2>
 8009d5a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8009d5c:	2c00      	cmp	r4, #0
 8009d5e:	d10f      	bne.n	8009d80 <__pow5mult+0x4c>
 8009d60:	2010      	movs	r0, #16
 8009d62:	f7ff fdb1 	bl	80098c8 <malloc>
 8009d66:	1e02      	subs	r2, r0, #0
 8009d68:	6278      	str	r0, [r7, #36]	; 0x24
 8009d6a:	d105      	bne.n	8009d78 <__pow5mult+0x44>
 8009d6c:	21d7      	movs	r1, #215	; 0xd7
 8009d6e:	4b1c      	ldr	r3, [pc, #112]	; (8009de0 <__pow5mult+0xac>)
 8009d70:	481c      	ldr	r0, [pc, #112]	; (8009de4 <__pow5mult+0xb0>)
 8009d72:	0049      	lsls	r1, r1, #1
 8009d74:	f000 fd4a 	bl	800a80c <__assert_func>
 8009d78:	6044      	str	r4, [r0, #4]
 8009d7a:	6084      	str	r4, [r0, #8]
 8009d7c:	6004      	str	r4, [r0, #0]
 8009d7e:	60c4      	str	r4, [r0, #12]
 8009d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d82:	689c      	ldr	r4, [r3, #8]
 8009d84:	9301      	str	r3, [sp, #4]
 8009d86:	2c00      	cmp	r4, #0
 8009d88:	d108      	bne.n	8009d9c <__pow5mult+0x68>
 8009d8a:	0038      	movs	r0, r7
 8009d8c:	4916      	ldr	r1, [pc, #88]	; (8009de8 <__pow5mult+0xb4>)
 8009d8e:	f7ff ff0b 	bl	8009ba8 <__i2b>
 8009d92:	9b01      	ldr	r3, [sp, #4]
 8009d94:	0004      	movs	r4, r0
 8009d96:	6098      	str	r0, [r3, #8]
 8009d98:	2300      	movs	r3, #0
 8009d9a:	6003      	str	r3, [r0, #0]
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	421d      	tst	r5, r3
 8009da0:	d00a      	beq.n	8009db8 <__pow5mult+0x84>
 8009da2:	0031      	movs	r1, r6
 8009da4:	0022      	movs	r2, r4
 8009da6:	0038      	movs	r0, r7
 8009da8:	f7ff ff14 	bl	8009bd4 <__multiply>
 8009dac:	0031      	movs	r1, r6
 8009dae:	9001      	str	r0, [sp, #4]
 8009db0:	0038      	movs	r0, r7
 8009db2:	f7ff fdfd 	bl	80099b0 <_Bfree>
 8009db6:	9e01      	ldr	r6, [sp, #4]
 8009db8:	106d      	asrs	r5, r5, #1
 8009dba:	d00c      	beq.n	8009dd6 <__pow5mult+0xa2>
 8009dbc:	6820      	ldr	r0, [r4, #0]
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	d107      	bne.n	8009dd2 <__pow5mult+0x9e>
 8009dc2:	0022      	movs	r2, r4
 8009dc4:	0021      	movs	r1, r4
 8009dc6:	0038      	movs	r0, r7
 8009dc8:	f7ff ff04 	bl	8009bd4 <__multiply>
 8009dcc:	2300      	movs	r3, #0
 8009dce:	6020      	str	r0, [r4, #0]
 8009dd0:	6003      	str	r3, [r0, #0]
 8009dd2:	0004      	movs	r4, r0
 8009dd4:	e7e2      	b.n	8009d9c <__pow5mult+0x68>
 8009dd6:	0030      	movs	r0, r6
 8009dd8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009dda:	46c0      	nop			; (mov r8, r8)
 8009ddc:	0800bac0 	.word	0x0800bac0
 8009de0:	0800b876 	.word	0x0800b876
 8009de4:	0800b974 	.word	0x0800b974
 8009de8:	00000271 	.word	0x00000271

08009dec <__lshift>:
 8009dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dee:	000c      	movs	r4, r1
 8009df0:	0017      	movs	r7, r2
 8009df2:	6923      	ldr	r3, [r4, #16]
 8009df4:	1155      	asrs	r5, r2, #5
 8009df6:	b087      	sub	sp, #28
 8009df8:	18eb      	adds	r3, r5, r3
 8009dfa:	9302      	str	r3, [sp, #8]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	9301      	str	r3, [sp, #4]
 8009e00:	6849      	ldr	r1, [r1, #4]
 8009e02:	68a3      	ldr	r3, [r4, #8]
 8009e04:	9004      	str	r0, [sp, #16]
 8009e06:	9a01      	ldr	r2, [sp, #4]
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	db10      	blt.n	8009e2e <__lshift+0x42>
 8009e0c:	9804      	ldr	r0, [sp, #16]
 8009e0e:	f7ff fd8b 	bl	8009928 <_Balloc>
 8009e12:	2300      	movs	r3, #0
 8009e14:	0002      	movs	r2, r0
 8009e16:	0006      	movs	r6, r0
 8009e18:	0019      	movs	r1, r3
 8009e1a:	3214      	adds	r2, #20
 8009e1c:	4298      	cmp	r0, r3
 8009e1e:	d10c      	bne.n	8009e3a <__lshift+0x4e>
 8009e20:	21da      	movs	r1, #218	; 0xda
 8009e22:	0002      	movs	r2, r0
 8009e24:	4b26      	ldr	r3, [pc, #152]	; (8009ec0 <__lshift+0xd4>)
 8009e26:	4827      	ldr	r0, [pc, #156]	; (8009ec4 <__lshift+0xd8>)
 8009e28:	31ff      	adds	r1, #255	; 0xff
 8009e2a:	f000 fcef 	bl	800a80c <__assert_func>
 8009e2e:	3101      	adds	r1, #1
 8009e30:	005b      	lsls	r3, r3, #1
 8009e32:	e7e8      	b.n	8009e06 <__lshift+0x1a>
 8009e34:	0098      	lsls	r0, r3, #2
 8009e36:	5011      	str	r1, [r2, r0]
 8009e38:	3301      	adds	r3, #1
 8009e3a:	42ab      	cmp	r3, r5
 8009e3c:	dbfa      	blt.n	8009e34 <__lshift+0x48>
 8009e3e:	43eb      	mvns	r3, r5
 8009e40:	17db      	asrs	r3, r3, #31
 8009e42:	401d      	ands	r5, r3
 8009e44:	211f      	movs	r1, #31
 8009e46:	0023      	movs	r3, r4
 8009e48:	0038      	movs	r0, r7
 8009e4a:	00ad      	lsls	r5, r5, #2
 8009e4c:	1955      	adds	r5, r2, r5
 8009e4e:	6922      	ldr	r2, [r4, #16]
 8009e50:	3314      	adds	r3, #20
 8009e52:	0092      	lsls	r2, r2, #2
 8009e54:	4008      	ands	r0, r1
 8009e56:	4684      	mov	ip, r0
 8009e58:	189a      	adds	r2, r3, r2
 8009e5a:	420f      	tst	r7, r1
 8009e5c:	d02a      	beq.n	8009eb4 <__lshift+0xc8>
 8009e5e:	3101      	adds	r1, #1
 8009e60:	1a09      	subs	r1, r1, r0
 8009e62:	9105      	str	r1, [sp, #20]
 8009e64:	2100      	movs	r1, #0
 8009e66:	9503      	str	r5, [sp, #12]
 8009e68:	4667      	mov	r7, ip
 8009e6a:	6818      	ldr	r0, [r3, #0]
 8009e6c:	40b8      	lsls	r0, r7
 8009e6e:	4301      	orrs	r1, r0
 8009e70:	9803      	ldr	r0, [sp, #12]
 8009e72:	c002      	stmia	r0!, {r1}
 8009e74:	cb02      	ldmia	r3!, {r1}
 8009e76:	9003      	str	r0, [sp, #12]
 8009e78:	9805      	ldr	r0, [sp, #20]
 8009e7a:	40c1      	lsrs	r1, r0
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d8f3      	bhi.n	8009e68 <__lshift+0x7c>
 8009e80:	0020      	movs	r0, r4
 8009e82:	3015      	adds	r0, #21
 8009e84:	2304      	movs	r3, #4
 8009e86:	4282      	cmp	r2, r0
 8009e88:	d304      	bcc.n	8009e94 <__lshift+0xa8>
 8009e8a:	1b13      	subs	r3, r2, r4
 8009e8c:	3b15      	subs	r3, #21
 8009e8e:	089b      	lsrs	r3, r3, #2
 8009e90:	3301      	adds	r3, #1
 8009e92:	009b      	lsls	r3, r3, #2
 8009e94:	50e9      	str	r1, [r5, r3]
 8009e96:	2900      	cmp	r1, #0
 8009e98:	d002      	beq.n	8009ea0 <__lshift+0xb4>
 8009e9a:	9b02      	ldr	r3, [sp, #8]
 8009e9c:	3302      	adds	r3, #2
 8009e9e:	9301      	str	r3, [sp, #4]
 8009ea0:	9b01      	ldr	r3, [sp, #4]
 8009ea2:	9804      	ldr	r0, [sp, #16]
 8009ea4:	3b01      	subs	r3, #1
 8009ea6:	0021      	movs	r1, r4
 8009ea8:	6133      	str	r3, [r6, #16]
 8009eaa:	f7ff fd81 	bl	80099b0 <_Bfree>
 8009eae:	0030      	movs	r0, r6
 8009eb0:	b007      	add	sp, #28
 8009eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009eb4:	cb02      	ldmia	r3!, {r1}
 8009eb6:	c502      	stmia	r5!, {r1}
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d8fb      	bhi.n	8009eb4 <__lshift+0xc8>
 8009ebc:	e7f0      	b.n	8009ea0 <__lshift+0xb4>
 8009ebe:	46c0      	nop			; (mov r8, r8)
 8009ec0:	0800b8e8 	.word	0x0800b8e8
 8009ec4:	0800b974 	.word	0x0800b974

08009ec8 <__mcmp>:
 8009ec8:	6902      	ldr	r2, [r0, #16]
 8009eca:	690b      	ldr	r3, [r1, #16]
 8009ecc:	b530      	push	{r4, r5, lr}
 8009ece:	0004      	movs	r4, r0
 8009ed0:	1ad0      	subs	r0, r2, r3
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d10d      	bne.n	8009ef2 <__mcmp+0x2a>
 8009ed6:	009b      	lsls	r3, r3, #2
 8009ed8:	3414      	adds	r4, #20
 8009eda:	3114      	adds	r1, #20
 8009edc:	18e2      	adds	r2, r4, r3
 8009ede:	18c9      	adds	r1, r1, r3
 8009ee0:	3a04      	subs	r2, #4
 8009ee2:	3904      	subs	r1, #4
 8009ee4:	6815      	ldr	r5, [r2, #0]
 8009ee6:	680b      	ldr	r3, [r1, #0]
 8009ee8:	429d      	cmp	r5, r3
 8009eea:	d003      	beq.n	8009ef4 <__mcmp+0x2c>
 8009eec:	2001      	movs	r0, #1
 8009eee:	429d      	cmp	r5, r3
 8009ef0:	d303      	bcc.n	8009efa <__mcmp+0x32>
 8009ef2:	bd30      	pop	{r4, r5, pc}
 8009ef4:	4294      	cmp	r4, r2
 8009ef6:	d3f3      	bcc.n	8009ee0 <__mcmp+0x18>
 8009ef8:	e7fb      	b.n	8009ef2 <__mcmp+0x2a>
 8009efa:	4240      	negs	r0, r0
 8009efc:	e7f9      	b.n	8009ef2 <__mcmp+0x2a>
	...

08009f00 <__mdiff>:
 8009f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f02:	000e      	movs	r6, r1
 8009f04:	0007      	movs	r7, r0
 8009f06:	0011      	movs	r1, r2
 8009f08:	0030      	movs	r0, r6
 8009f0a:	b087      	sub	sp, #28
 8009f0c:	0014      	movs	r4, r2
 8009f0e:	f7ff ffdb 	bl	8009ec8 <__mcmp>
 8009f12:	1e05      	subs	r5, r0, #0
 8009f14:	d110      	bne.n	8009f38 <__mdiff+0x38>
 8009f16:	0001      	movs	r1, r0
 8009f18:	0038      	movs	r0, r7
 8009f1a:	f7ff fd05 	bl	8009928 <_Balloc>
 8009f1e:	1e02      	subs	r2, r0, #0
 8009f20:	d104      	bne.n	8009f2c <__mdiff+0x2c>
 8009f22:	4b40      	ldr	r3, [pc, #256]	; (800a024 <__mdiff+0x124>)
 8009f24:	4940      	ldr	r1, [pc, #256]	; (800a028 <__mdiff+0x128>)
 8009f26:	4841      	ldr	r0, [pc, #260]	; (800a02c <__mdiff+0x12c>)
 8009f28:	f000 fc70 	bl	800a80c <__assert_func>
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	6145      	str	r5, [r0, #20]
 8009f30:	6103      	str	r3, [r0, #16]
 8009f32:	0010      	movs	r0, r2
 8009f34:	b007      	add	sp, #28
 8009f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f38:	2301      	movs	r3, #1
 8009f3a:	9301      	str	r3, [sp, #4]
 8009f3c:	2800      	cmp	r0, #0
 8009f3e:	db04      	blt.n	8009f4a <__mdiff+0x4a>
 8009f40:	0023      	movs	r3, r4
 8009f42:	0034      	movs	r4, r6
 8009f44:	001e      	movs	r6, r3
 8009f46:	2300      	movs	r3, #0
 8009f48:	9301      	str	r3, [sp, #4]
 8009f4a:	0038      	movs	r0, r7
 8009f4c:	6861      	ldr	r1, [r4, #4]
 8009f4e:	f7ff fceb 	bl	8009928 <_Balloc>
 8009f52:	1e02      	subs	r2, r0, #0
 8009f54:	d103      	bne.n	8009f5e <__mdiff+0x5e>
 8009f56:	2190      	movs	r1, #144	; 0x90
 8009f58:	4b32      	ldr	r3, [pc, #200]	; (800a024 <__mdiff+0x124>)
 8009f5a:	0089      	lsls	r1, r1, #2
 8009f5c:	e7e3      	b.n	8009f26 <__mdiff+0x26>
 8009f5e:	9b01      	ldr	r3, [sp, #4]
 8009f60:	2700      	movs	r7, #0
 8009f62:	60c3      	str	r3, [r0, #12]
 8009f64:	6920      	ldr	r0, [r4, #16]
 8009f66:	3414      	adds	r4, #20
 8009f68:	9401      	str	r4, [sp, #4]
 8009f6a:	9b01      	ldr	r3, [sp, #4]
 8009f6c:	0084      	lsls	r4, r0, #2
 8009f6e:	191b      	adds	r3, r3, r4
 8009f70:	0034      	movs	r4, r6
 8009f72:	9302      	str	r3, [sp, #8]
 8009f74:	6933      	ldr	r3, [r6, #16]
 8009f76:	3414      	adds	r4, #20
 8009f78:	0099      	lsls	r1, r3, #2
 8009f7a:	1863      	adds	r3, r4, r1
 8009f7c:	9303      	str	r3, [sp, #12]
 8009f7e:	0013      	movs	r3, r2
 8009f80:	3314      	adds	r3, #20
 8009f82:	469c      	mov	ip, r3
 8009f84:	9305      	str	r3, [sp, #20]
 8009f86:	9b01      	ldr	r3, [sp, #4]
 8009f88:	9304      	str	r3, [sp, #16]
 8009f8a:	9b04      	ldr	r3, [sp, #16]
 8009f8c:	cc02      	ldmia	r4!, {r1}
 8009f8e:	cb20      	ldmia	r3!, {r5}
 8009f90:	9304      	str	r3, [sp, #16]
 8009f92:	b2ab      	uxth	r3, r5
 8009f94:	19df      	adds	r7, r3, r7
 8009f96:	b28b      	uxth	r3, r1
 8009f98:	1afb      	subs	r3, r7, r3
 8009f9a:	0c09      	lsrs	r1, r1, #16
 8009f9c:	0c2d      	lsrs	r5, r5, #16
 8009f9e:	1a6d      	subs	r5, r5, r1
 8009fa0:	1419      	asrs	r1, r3, #16
 8009fa2:	186d      	adds	r5, r5, r1
 8009fa4:	4661      	mov	r1, ip
 8009fa6:	142f      	asrs	r7, r5, #16
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	042d      	lsls	r5, r5, #16
 8009fac:	432b      	orrs	r3, r5
 8009fae:	c108      	stmia	r1!, {r3}
 8009fb0:	9b03      	ldr	r3, [sp, #12]
 8009fb2:	468c      	mov	ip, r1
 8009fb4:	42a3      	cmp	r3, r4
 8009fb6:	d8e8      	bhi.n	8009f8a <__mdiff+0x8a>
 8009fb8:	0031      	movs	r1, r6
 8009fba:	9c03      	ldr	r4, [sp, #12]
 8009fbc:	3115      	adds	r1, #21
 8009fbe:	2304      	movs	r3, #4
 8009fc0:	428c      	cmp	r4, r1
 8009fc2:	d304      	bcc.n	8009fce <__mdiff+0xce>
 8009fc4:	1ba3      	subs	r3, r4, r6
 8009fc6:	3b15      	subs	r3, #21
 8009fc8:	089b      	lsrs	r3, r3, #2
 8009fca:	3301      	adds	r3, #1
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	9901      	ldr	r1, [sp, #4]
 8009fd0:	18cc      	adds	r4, r1, r3
 8009fd2:	9905      	ldr	r1, [sp, #20]
 8009fd4:	0026      	movs	r6, r4
 8009fd6:	18cb      	adds	r3, r1, r3
 8009fd8:	469c      	mov	ip, r3
 8009fda:	9902      	ldr	r1, [sp, #8]
 8009fdc:	428e      	cmp	r6, r1
 8009fde:	d310      	bcc.n	800a002 <__mdiff+0x102>
 8009fe0:	9e02      	ldr	r6, [sp, #8]
 8009fe2:	1ee1      	subs	r1, r4, #3
 8009fe4:	2500      	movs	r5, #0
 8009fe6:	428e      	cmp	r6, r1
 8009fe8:	d304      	bcc.n	8009ff4 <__mdiff+0xf4>
 8009fea:	0031      	movs	r1, r6
 8009fec:	3103      	adds	r1, #3
 8009fee:	1b0c      	subs	r4, r1, r4
 8009ff0:	08a4      	lsrs	r4, r4, #2
 8009ff2:	00a5      	lsls	r5, r4, #2
 8009ff4:	195b      	adds	r3, r3, r5
 8009ff6:	3b04      	subs	r3, #4
 8009ff8:	6819      	ldr	r1, [r3, #0]
 8009ffa:	2900      	cmp	r1, #0
 8009ffc:	d00f      	beq.n	800a01e <__mdiff+0x11e>
 8009ffe:	6110      	str	r0, [r2, #16]
 800a000:	e797      	b.n	8009f32 <__mdiff+0x32>
 800a002:	ce02      	ldmia	r6!, {r1}
 800a004:	b28d      	uxth	r5, r1
 800a006:	19ed      	adds	r5, r5, r7
 800a008:	0c0f      	lsrs	r7, r1, #16
 800a00a:	1429      	asrs	r1, r5, #16
 800a00c:	1879      	adds	r1, r7, r1
 800a00e:	140f      	asrs	r7, r1, #16
 800a010:	b2ad      	uxth	r5, r5
 800a012:	0409      	lsls	r1, r1, #16
 800a014:	430d      	orrs	r5, r1
 800a016:	4661      	mov	r1, ip
 800a018:	c120      	stmia	r1!, {r5}
 800a01a:	468c      	mov	ip, r1
 800a01c:	e7dd      	b.n	8009fda <__mdiff+0xda>
 800a01e:	3801      	subs	r0, #1
 800a020:	e7e9      	b.n	8009ff6 <__mdiff+0xf6>
 800a022:	46c0      	nop			; (mov r8, r8)
 800a024:	0800b8e8 	.word	0x0800b8e8
 800a028:	00000232 	.word	0x00000232
 800a02c:	0800b974 	.word	0x0800b974

0800a030 <__ulp>:
 800a030:	4b0f      	ldr	r3, [pc, #60]	; (800a070 <__ulp+0x40>)
 800a032:	4019      	ands	r1, r3
 800a034:	4b0f      	ldr	r3, [pc, #60]	; (800a074 <__ulp+0x44>)
 800a036:	18c9      	adds	r1, r1, r3
 800a038:	2900      	cmp	r1, #0
 800a03a:	dd04      	ble.n	800a046 <__ulp+0x16>
 800a03c:	2200      	movs	r2, #0
 800a03e:	000b      	movs	r3, r1
 800a040:	0010      	movs	r0, r2
 800a042:	0019      	movs	r1, r3
 800a044:	4770      	bx	lr
 800a046:	4249      	negs	r1, r1
 800a048:	2200      	movs	r2, #0
 800a04a:	2300      	movs	r3, #0
 800a04c:	1509      	asrs	r1, r1, #20
 800a04e:	2913      	cmp	r1, #19
 800a050:	dc04      	bgt.n	800a05c <__ulp+0x2c>
 800a052:	2080      	movs	r0, #128	; 0x80
 800a054:	0300      	lsls	r0, r0, #12
 800a056:	4108      	asrs	r0, r1
 800a058:	0003      	movs	r3, r0
 800a05a:	e7f1      	b.n	800a040 <__ulp+0x10>
 800a05c:	3914      	subs	r1, #20
 800a05e:	2001      	movs	r0, #1
 800a060:	291e      	cmp	r1, #30
 800a062:	dc02      	bgt.n	800a06a <__ulp+0x3a>
 800a064:	2080      	movs	r0, #128	; 0x80
 800a066:	0600      	lsls	r0, r0, #24
 800a068:	40c8      	lsrs	r0, r1
 800a06a:	0002      	movs	r2, r0
 800a06c:	e7e8      	b.n	800a040 <__ulp+0x10>
 800a06e:	46c0      	nop			; (mov r8, r8)
 800a070:	7ff00000 	.word	0x7ff00000
 800a074:	fcc00000 	.word	0xfcc00000

0800a078 <__b2d>:
 800a078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a07a:	0006      	movs	r6, r0
 800a07c:	6903      	ldr	r3, [r0, #16]
 800a07e:	3614      	adds	r6, #20
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	18f3      	adds	r3, r6, r3
 800a084:	1f1d      	subs	r5, r3, #4
 800a086:	682c      	ldr	r4, [r5, #0]
 800a088:	000f      	movs	r7, r1
 800a08a:	0020      	movs	r0, r4
 800a08c:	9301      	str	r3, [sp, #4]
 800a08e:	f7ff fd43 	bl	8009b18 <__hi0bits>
 800a092:	2320      	movs	r3, #32
 800a094:	1a1b      	subs	r3, r3, r0
 800a096:	491f      	ldr	r1, [pc, #124]	; (800a114 <__b2d+0x9c>)
 800a098:	603b      	str	r3, [r7, #0]
 800a09a:	280a      	cmp	r0, #10
 800a09c:	dc16      	bgt.n	800a0cc <__b2d+0x54>
 800a09e:	230b      	movs	r3, #11
 800a0a0:	0027      	movs	r7, r4
 800a0a2:	1a1b      	subs	r3, r3, r0
 800a0a4:	40df      	lsrs	r7, r3
 800a0a6:	4339      	orrs	r1, r7
 800a0a8:	469c      	mov	ip, r3
 800a0aa:	000b      	movs	r3, r1
 800a0ac:	2100      	movs	r1, #0
 800a0ae:	42ae      	cmp	r6, r5
 800a0b0:	d202      	bcs.n	800a0b8 <__b2d+0x40>
 800a0b2:	9901      	ldr	r1, [sp, #4]
 800a0b4:	3908      	subs	r1, #8
 800a0b6:	6809      	ldr	r1, [r1, #0]
 800a0b8:	3015      	adds	r0, #21
 800a0ba:	4084      	lsls	r4, r0
 800a0bc:	4660      	mov	r0, ip
 800a0be:	40c1      	lsrs	r1, r0
 800a0c0:	430c      	orrs	r4, r1
 800a0c2:	0022      	movs	r2, r4
 800a0c4:	0010      	movs	r0, r2
 800a0c6:	0019      	movs	r1, r3
 800a0c8:	b003      	add	sp, #12
 800a0ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0cc:	2700      	movs	r7, #0
 800a0ce:	42ae      	cmp	r6, r5
 800a0d0:	d202      	bcs.n	800a0d8 <__b2d+0x60>
 800a0d2:	9d01      	ldr	r5, [sp, #4]
 800a0d4:	3d08      	subs	r5, #8
 800a0d6:	682f      	ldr	r7, [r5, #0]
 800a0d8:	230b      	movs	r3, #11
 800a0da:	425b      	negs	r3, r3
 800a0dc:	469c      	mov	ip, r3
 800a0de:	4484      	add	ip, r0
 800a0e0:	280b      	cmp	r0, #11
 800a0e2:	d013      	beq.n	800a10c <__b2d+0x94>
 800a0e4:	4663      	mov	r3, ip
 800a0e6:	2020      	movs	r0, #32
 800a0e8:	409c      	lsls	r4, r3
 800a0ea:	1ac0      	subs	r0, r0, r3
 800a0ec:	003b      	movs	r3, r7
 800a0ee:	40c3      	lsrs	r3, r0
 800a0f0:	431c      	orrs	r4, r3
 800a0f2:	4321      	orrs	r1, r4
 800a0f4:	000b      	movs	r3, r1
 800a0f6:	2100      	movs	r1, #0
 800a0f8:	42b5      	cmp	r5, r6
 800a0fa:	d901      	bls.n	800a100 <__b2d+0x88>
 800a0fc:	3d04      	subs	r5, #4
 800a0fe:	6829      	ldr	r1, [r5, #0]
 800a100:	4664      	mov	r4, ip
 800a102:	40c1      	lsrs	r1, r0
 800a104:	40a7      	lsls	r7, r4
 800a106:	430f      	orrs	r7, r1
 800a108:	003a      	movs	r2, r7
 800a10a:	e7db      	b.n	800a0c4 <__b2d+0x4c>
 800a10c:	4321      	orrs	r1, r4
 800a10e:	000b      	movs	r3, r1
 800a110:	e7fa      	b.n	800a108 <__b2d+0x90>
 800a112:	46c0      	nop			; (mov r8, r8)
 800a114:	3ff00000 	.word	0x3ff00000

0800a118 <__d2b>:
 800a118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a11a:	2101      	movs	r1, #1
 800a11c:	0014      	movs	r4, r2
 800a11e:	001e      	movs	r6, r3
 800a120:	9f08      	ldr	r7, [sp, #32]
 800a122:	f7ff fc01 	bl	8009928 <_Balloc>
 800a126:	1e05      	subs	r5, r0, #0
 800a128:	d105      	bne.n	800a136 <__d2b+0x1e>
 800a12a:	0002      	movs	r2, r0
 800a12c:	4b26      	ldr	r3, [pc, #152]	; (800a1c8 <__d2b+0xb0>)
 800a12e:	4927      	ldr	r1, [pc, #156]	; (800a1cc <__d2b+0xb4>)
 800a130:	4827      	ldr	r0, [pc, #156]	; (800a1d0 <__d2b+0xb8>)
 800a132:	f000 fb6b 	bl	800a80c <__assert_func>
 800a136:	0333      	lsls	r3, r6, #12
 800a138:	0076      	lsls	r6, r6, #1
 800a13a:	0b1b      	lsrs	r3, r3, #12
 800a13c:	0d76      	lsrs	r6, r6, #21
 800a13e:	d124      	bne.n	800a18a <__d2b+0x72>
 800a140:	9301      	str	r3, [sp, #4]
 800a142:	2c00      	cmp	r4, #0
 800a144:	d027      	beq.n	800a196 <__d2b+0x7e>
 800a146:	4668      	mov	r0, sp
 800a148:	9400      	str	r4, [sp, #0]
 800a14a:	f7ff fcff 	bl	8009b4c <__lo0bits>
 800a14e:	9c00      	ldr	r4, [sp, #0]
 800a150:	2800      	cmp	r0, #0
 800a152:	d01e      	beq.n	800a192 <__d2b+0x7a>
 800a154:	9b01      	ldr	r3, [sp, #4]
 800a156:	2120      	movs	r1, #32
 800a158:	001a      	movs	r2, r3
 800a15a:	1a09      	subs	r1, r1, r0
 800a15c:	408a      	lsls	r2, r1
 800a15e:	40c3      	lsrs	r3, r0
 800a160:	4322      	orrs	r2, r4
 800a162:	616a      	str	r2, [r5, #20]
 800a164:	9301      	str	r3, [sp, #4]
 800a166:	9c01      	ldr	r4, [sp, #4]
 800a168:	61ac      	str	r4, [r5, #24]
 800a16a:	1e63      	subs	r3, r4, #1
 800a16c:	419c      	sbcs	r4, r3
 800a16e:	3401      	adds	r4, #1
 800a170:	612c      	str	r4, [r5, #16]
 800a172:	2e00      	cmp	r6, #0
 800a174:	d018      	beq.n	800a1a8 <__d2b+0x90>
 800a176:	4b17      	ldr	r3, [pc, #92]	; (800a1d4 <__d2b+0xbc>)
 800a178:	18f6      	adds	r6, r6, r3
 800a17a:	2335      	movs	r3, #53	; 0x35
 800a17c:	1836      	adds	r6, r6, r0
 800a17e:	1a18      	subs	r0, r3, r0
 800a180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a182:	603e      	str	r6, [r7, #0]
 800a184:	6018      	str	r0, [r3, #0]
 800a186:	0028      	movs	r0, r5
 800a188:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a18a:	2280      	movs	r2, #128	; 0x80
 800a18c:	0352      	lsls	r2, r2, #13
 800a18e:	4313      	orrs	r3, r2
 800a190:	e7d6      	b.n	800a140 <__d2b+0x28>
 800a192:	616c      	str	r4, [r5, #20]
 800a194:	e7e7      	b.n	800a166 <__d2b+0x4e>
 800a196:	a801      	add	r0, sp, #4
 800a198:	f7ff fcd8 	bl	8009b4c <__lo0bits>
 800a19c:	2401      	movs	r4, #1
 800a19e:	9b01      	ldr	r3, [sp, #4]
 800a1a0:	612c      	str	r4, [r5, #16]
 800a1a2:	616b      	str	r3, [r5, #20]
 800a1a4:	3020      	adds	r0, #32
 800a1a6:	e7e4      	b.n	800a172 <__d2b+0x5a>
 800a1a8:	4b0b      	ldr	r3, [pc, #44]	; (800a1d8 <__d2b+0xc0>)
 800a1aa:	18c0      	adds	r0, r0, r3
 800a1ac:	4b0b      	ldr	r3, [pc, #44]	; (800a1dc <__d2b+0xc4>)
 800a1ae:	6038      	str	r0, [r7, #0]
 800a1b0:	18e3      	adds	r3, r4, r3
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	18eb      	adds	r3, r5, r3
 800a1b6:	6958      	ldr	r0, [r3, #20]
 800a1b8:	f7ff fcae 	bl	8009b18 <__hi0bits>
 800a1bc:	0164      	lsls	r4, r4, #5
 800a1be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1c0:	1a24      	subs	r4, r4, r0
 800a1c2:	601c      	str	r4, [r3, #0]
 800a1c4:	e7df      	b.n	800a186 <__d2b+0x6e>
 800a1c6:	46c0      	nop			; (mov r8, r8)
 800a1c8:	0800b8e8 	.word	0x0800b8e8
 800a1cc:	0000030a 	.word	0x0000030a
 800a1d0:	0800b974 	.word	0x0800b974
 800a1d4:	fffffbcd 	.word	0xfffffbcd
 800a1d8:	fffffbce 	.word	0xfffffbce
 800a1dc:	3fffffff 	.word	0x3fffffff

0800a1e0 <__ratio>:
 800a1e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1e2:	b087      	sub	sp, #28
 800a1e4:	000f      	movs	r7, r1
 800a1e6:	a904      	add	r1, sp, #16
 800a1e8:	0006      	movs	r6, r0
 800a1ea:	f7ff ff45 	bl	800a078 <__b2d>
 800a1ee:	9000      	str	r0, [sp, #0]
 800a1f0:	9101      	str	r1, [sp, #4]
 800a1f2:	9c00      	ldr	r4, [sp, #0]
 800a1f4:	9d01      	ldr	r5, [sp, #4]
 800a1f6:	0038      	movs	r0, r7
 800a1f8:	a905      	add	r1, sp, #20
 800a1fa:	f7ff ff3d 	bl	800a078 <__b2d>
 800a1fe:	9002      	str	r0, [sp, #8]
 800a200:	9103      	str	r1, [sp, #12]
 800a202:	9a02      	ldr	r2, [sp, #8]
 800a204:	9b03      	ldr	r3, [sp, #12]
 800a206:	6931      	ldr	r1, [r6, #16]
 800a208:	6938      	ldr	r0, [r7, #16]
 800a20a:	9e05      	ldr	r6, [sp, #20]
 800a20c:	1a08      	subs	r0, r1, r0
 800a20e:	9904      	ldr	r1, [sp, #16]
 800a210:	0140      	lsls	r0, r0, #5
 800a212:	1b89      	subs	r1, r1, r6
 800a214:	1841      	adds	r1, r0, r1
 800a216:	0508      	lsls	r0, r1, #20
 800a218:	2900      	cmp	r1, #0
 800a21a:	dd07      	ble.n	800a22c <__ratio+0x4c>
 800a21c:	9901      	ldr	r1, [sp, #4]
 800a21e:	1845      	adds	r5, r0, r1
 800a220:	0020      	movs	r0, r4
 800a222:	0029      	movs	r1, r5
 800a224:	f7f7 f810 	bl	8001248 <__aeabi_ddiv>
 800a228:	b007      	add	sp, #28
 800a22a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a22c:	9903      	ldr	r1, [sp, #12]
 800a22e:	1a0b      	subs	r3, r1, r0
 800a230:	e7f6      	b.n	800a220 <__ratio+0x40>

0800a232 <__copybits>:
 800a232:	b570      	push	{r4, r5, r6, lr}
 800a234:	0014      	movs	r4, r2
 800a236:	0005      	movs	r5, r0
 800a238:	3901      	subs	r1, #1
 800a23a:	6913      	ldr	r3, [r2, #16]
 800a23c:	1149      	asrs	r1, r1, #5
 800a23e:	3101      	adds	r1, #1
 800a240:	0089      	lsls	r1, r1, #2
 800a242:	3414      	adds	r4, #20
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	1841      	adds	r1, r0, r1
 800a248:	18e3      	adds	r3, r4, r3
 800a24a:	42a3      	cmp	r3, r4
 800a24c:	d80d      	bhi.n	800a26a <__copybits+0x38>
 800a24e:	0014      	movs	r4, r2
 800a250:	3411      	adds	r4, #17
 800a252:	2500      	movs	r5, #0
 800a254:	429c      	cmp	r4, r3
 800a256:	d803      	bhi.n	800a260 <__copybits+0x2e>
 800a258:	1a9b      	subs	r3, r3, r2
 800a25a:	3b11      	subs	r3, #17
 800a25c:	089b      	lsrs	r3, r3, #2
 800a25e:	009d      	lsls	r5, r3, #2
 800a260:	2300      	movs	r3, #0
 800a262:	1940      	adds	r0, r0, r5
 800a264:	4281      	cmp	r1, r0
 800a266:	d803      	bhi.n	800a270 <__copybits+0x3e>
 800a268:	bd70      	pop	{r4, r5, r6, pc}
 800a26a:	cc40      	ldmia	r4!, {r6}
 800a26c:	c540      	stmia	r5!, {r6}
 800a26e:	e7ec      	b.n	800a24a <__copybits+0x18>
 800a270:	c008      	stmia	r0!, {r3}
 800a272:	e7f7      	b.n	800a264 <__copybits+0x32>

0800a274 <__any_on>:
 800a274:	0002      	movs	r2, r0
 800a276:	6900      	ldr	r0, [r0, #16]
 800a278:	b510      	push	{r4, lr}
 800a27a:	3214      	adds	r2, #20
 800a27c:	114b      	asrs	r3, r1, #5
 800a27e:	4298      	cmp	r0, r3
 800a280:	db13      	blt.n	800a2aa <__any_on+0x36>
 800a282:	dd0c      	ble.n	800a29e <__any_on+0x2a>
 800a284:	241f      	movs	r4, #31
 800a286:	0008      	movs	r0, r1
 800a288:	4020      	ands	r0, r4
 800a28a:	4221      	tst	r1, r4
 800a28c:	d007      	beq.n	800a29e <__any_on+0x2a>
 800a28e:	0099      	lsls	r1, r3, #2
 800a290:	588c      	ldr	r4, [r1, r2]
 800a292:	0021      	movs	r1, r4
 800a294:	40c1      	lsrs	r1, r0
 800a296:	4081      	lsls	r1, r0
 800a298:	2001      	movs	r0, #1
 800a29a:	428c      	cmp	r4, r1
 800a29c:	d104      	bne.n	800a2a8 <__any_on+0x34>
 800a29e:	009b      	lsls	r3, r3, #2
 800a2a0:	18d3      	adds	r3, r2, r3
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d803      	bhi.n	800a2ae <__any_on+0x3a>
 800a2a6:	2000      	movs	r0, #0
 800a2a8:	bd10      	pop	{r4, pc}
 800a2aa:	0003      	movs	r3, r0
 800a2ac:	e7f7      	b.n	800a29e <__any_on+0x2a>
 800a2ae:	3b04      	subs	r3, #4
 800a2b0:	6819      	ldr	r1, [r3, #0]
 800a2b2:	2900      	cmp	r1, #0
 800a2b4:	d0f5      	beq.n	800a2a2 <__any_on+0x2e>
 800a2b6:	2001      	movs	r0, #1
 800a2b8:	e7f6      	b.n	800a2a8 <__any_on+0x34>

0800a2ba <_calloc_r>:
 800a2ba:	b570      	push	{r4, r5, r6, lr}
 800a2bc:	0c13      	lsrs	r3, r2, #16
 800a2be:	0c0d      	lsrs	r5, r1, #16
 800a2c0:	d11e      	bne.n	800a300 <_calloc_r+0x46>
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d10c      	bne.n	800a2e0 <_calloc_r+0x26>
 800a2c6:	b289      	uxth	r1, r1
 800a2c8:	b294      	uxth	r4, r2
 800a2ca:	434c      	muls	r4, r1
 800a2cc:	0021      	movs	r1, r4
 800a2ce:	f000 f88d 	bl	800a3ec <_malloc_r>
 800a2d2:	1e05      	subs	r5, r0, #0
 800a2d4:	d01b      	beq.n	800a30e <_calloc_r+0x54>
 800a2d6:	0022      	movs	r2, r4
 800a2d8:	2100      	movs	r1, #0
 800a2da:	f7fc fb61 	bl	80069a0 <memset>
 800a2de:	e016      	b.n	800a30e <_calloc_r+0x54>
 800a2e0:	1c1d      	adds	r5, r3, #0
 800a2e2:	1c0b      	adds	r3, r1, #0
 800a2e4:	b292      	uxth	r2, r2
 800a2e6:	b289      	uxth	r1, r1
 800a2e8:	b29c      	uxth	r4, r3
 800a2ea:	4351      	muls	r1, r2
 800a2ec:	b2ab      	uxth	r3, r5
 800a2ee:	4363      	muls	r3, r4
 800a2f0:	0c0c      	lsrs	r4, r1, #16
 800a2f2:	191c      	adds	r4, r3, r4
 800a2f4:	0c22      	lsrs	r2, r4, #16
 800a2f6:	d107      	bne.n	800a308 <_calloc_r+0x4e>
 800a2f8:	0424      	lsls	r4, r4, #16
 800a2fa:	b289      	uxth	r1, r1
 800a2fc:	430c      	orrs	r4, r1
 800a2fe:	e7e5      	b.n	800a2cc <_calloc_r+0x12>
 800a300:	2b00      	cmp	r3, #0
 800a302:	d101      	bne.n	800a308 <_calloc_r+0x4e>
 800a304:	1c13      	adds	r3, r2, #0
 800a306:	e7ed      	b.n	800a2e4 <_calloc_r+0x2a>
 800a308:	230c      	movs	r3, #12
 800a30a:	2500      	movs	r5, #0
 800a30c:	6003      	str	r3, [r0, #0]
 800a30e:	0028      	movs	r0, r5
 800a310:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a314 <_free_r>:
 800a314:	b570      	push	{r4, r5, r6, lr}
 800a316:	0005      	movs	r5, r0
 800a318:	2900      	cmp	r1, #0
 800a31a:	d010      	beq.n	800a33e <_free_r+0x2a>
 800a31c:	1f0c      	subs	r4, r1, #4
 800a31e:	6823      	ldr	r3, [r4, #0]
 800a320:	2b00      	cmp	r3, #0
 800a322:	da00      	bge.n	800a326 <_free_r+0x12>
 800a324:	18e4      	adds	r4, r4, r3
 800a326:	0028      	movs	r0, r5
 800a328:	f000 fab2 	bl	800a890 <__malloc_lock>
 800a32c:	4a1d      	ldr	r2, [pc, #116]	; (800a3a4 <_free_r+0x90>)
 800a32e:	6813      	ldr	r3, [r2, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d105      	bne.n	800a340 <_free_r+0x2c>
 800a334:	6063      	str	r3, [r4, #4]
 800a336:	6014      	str	r4, [r2, #0]
 800a338:	0028      	movs	r0, r5
 800a33a:	f000 fab1 	bl	800a8a0 <__malloc_unlock>
 800a33e:	bd70      	pop	{r4, r5, r6, pc}
 800a340:	42a3      	cmp	r3, r4
 800a342:	d908      	bls.n	800a356 <_free_r+0x42>
 800a344:	6821      	ldr	r1, [r4, #0]
 800a346:	1860      	adds	r0, r4, r1
 800a348:	4283      	cmp	r3, r0
 800a34a:	d1f3      	bne.n	800a334 <_free_r+0x20>
 800a34c:	6818      	ldr	r0, [r3, #0]
 800a34e:	685b      	ldr	r3, [r3, #4]
 800a350:	1841      	adds	r1, r0, r1
 800a352:	6021      	str	r1, [r4, #0]
 800a354:	e7ee      	b.n	800a334 <_free_r+0x20>
 800a356:	001a      	movs	r2, r3
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d001      	beq.n	800a362 <_free_r+0x4e>
 800a35e:	42a3      	cmp	r3, r4
 800a360:	d9f9      	bls.n	800a356 <_free_r+0x42>
 800a362:	6811      	ldr	r1, [r2, #0]
 800a364:	1850      	adds	r0, r2, r1
 800a366:	42a0      	cmp	r0, r4
 800a368:	d10b      	bne.n	800a382 <_free_r+0x6e>
 800a36a:	6820      	ldr	r0, [r4, #0]
 800a36c:	1809      	adds	r1, r1, r0
 800a36e:	1850      	adds	r0, r2, r1
 800a370:	6011      	str	r1, [r2, #0]
 800a372:	4283      	cmp	r3, r0
 800a374:	d1e0      	bne.n	800a338 <_free_r+0x24>
 800a376:	6818      	ldr	r0, [r3, #0]
 800a378:	685b      	ldr	r3, [r3, #4]
 800a37a:	1841      	adds	r1, r0, r1
 800a37c:	6011      	str	r1, [r2, #0]
 800a37e:	6053      	str	r3, [r2, #4]
 800a380:	e7da      	b.n	800a338 <_free_r+0x24>
 800a382:	42a0      	cmp	r0, r4
 800a384:	d902      	bls.n	800a38c <_free_r+0x78>
 800a386:	230c      	movs	r3, #12
 800a388:	602b      	str	r3, [r5, #0]
 800a38a:	e7d5      	b.n	800a338 <_free_r+0x24>
 800a38c:	6821      	ldr	r1, [r4, #0]
 800a38e:	1860      	adds	r0, r4, r1
 800a390:	4283      	cmp	r3, r0
 800a392:	d103      	bne.n	800a39c <_free_r+0x88>
 800a394:	6818      	ldr	r0, [r3, #0]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	1841      	adds	r1, r0, r1
 800a39a:	6021      	str	r1, [r4, #0]
 800a39c:	6063      	str	r3, [r4, #4]
 800a39e:	6054      	str	r4, [r2, #4]
 800a3a0:	e7ca      	b.n	800a338 <_free_r+0x24>
 800a3a2:	46c0      	nop			; (mov r8, r8)
 800a3a4:	20000360 	.word	0x20000360

0800a3a8 <sbrk_aligned>:
 800a3a8:	b570      	push	{r4, r5, r6, lr}
 800a3aa:	4e0f      	ldr	r6, [pc, #60]	; (800a3e8 <sbrk_aligned+0x40>)
 800a3ac:	000d      	movs	r5, r1
 800a3ae:	6831      	ldr	r1, [r6, #0]
 800a3b0:	0004      	movs	r4, r0
 800a3b2:	2900      	cmp	r1, #0
 800a3b4:	d102      	bne.n	800a3bc <sbrk_aligned+0x14>
 800a3b6:	f000 f9f7 	bl	800a7a8 <_sbrk_r>
 800a3ba:	6030      	str	r0, [r6, #0]
 800a3bc:	0029      	movs	r1, r5
 800a3be:	0020      	movs	r0, r4
 800a3c0:	f000 f9f2 	bl	800a7a8 <_sbrk_r>
 800a3c4:	1c43      	adds	r3, r0, #1
 800a3c6:	d00a      	beq.n	800a3de <sbrk_aligned+0x36>
 800a3c8:	2303      	movs	r3, #3
 800a3ca:	1cc5      	adds	r5, r0, #3
 800a3cc:	439d      	bics	r5, r3
 800a3ce:	42a8      	cmp	r0, r5
 800a3d0:	d007      	beq.n	800a3e2 <sbrk_aligned+0x3a>
 800a3d2:	1a29      	subs	r1, r5, r0
 800a3d4:	0020      	movs	r0, r4
 800a3d6:	f000 f9e7 	bl	800a7a8 <_sbrk_r>
 800a3da:	1c43      	adds	r3, r0, #1
 800a3dc:	d101      	bne.n	800a3e2 <sbrk_aligned+0x3a>
 800a3de:	2501      	movs	r5, #1
 800a3e0:	426d      	negs	r5, r5
 800a3e2:	0028      	movs	r0, r5
 800a3e4:	bd70      	pop	{r4, r5, r6, pc}
 800a3e6:	46c0      	nop			; (mov r8, r8)
 800a3e8:	20000364 	.word	0x20000364

0800a3ec <_malloc_r>:
 800a3ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3ee:	2203      	movs	r2, #3
 800a3f0:	1ccb      	adds	r3, r1, #3
 800a3f2:	4393      	bics	r3, r2
 800a3f4:	3308      	adds	r3, #8
 800a3f6:	0006      	movs	r6, r0
 800a3f8:	001f      	movs	r7, r3
 800a3fa:	2b0c      	cmp	r3, #12
 800a3fc:	d232      	bcs.n	800a464 <_malloc_r+0x78>
 800a3fe:	270c      	movs	r7, #12
 800a400:	42b9      	cmp	r1, r7
 800a402:	d831      	bhi.n	800a468 <_malloc_r+0x7c>
 800a404:	0030      	movs	r0, r6
 800a406:	f000 fa43 	bl	800a890 <__malloc_lock>
 800a40a:	4d32      	ldr	r5, [pc, #200]	; (800a4d4 <_malloc_r+0xe8>)
 800a40c:	682b      	ldr	r3, [r5, #0]
 800a40e:	001c      	movs	r4, r3
 800a410:	2c00      	cmp	r4, #0
 800a412:	d12e      	bne.n	800a472 <_malloc_r+0x86>
 800a414:	0039      	movs	r1, r7
 800a416:	0030      	movs	r0, r6
 800a418:	f7ff ffc6 	bl	800a3a8 <sbrk_aligned>
 800a41c:	0004      	movs	r4, r0
 800a41e:	1c43      	adds	r3, r0, #1
 800a420:	d11e      	bne.n	800a460 <_malloc_r+0x74>
 800a422:	682c      	ldr	r4, [r5, #0]
 800a424:	0025      	movs	r5, r4
 800a426:	2d00      	cmp	r5, #0
 800a428:	d14a      	bne.n	800a4c0 <_malloc_r+0xd4>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	0029      	movs	r1, r5
 800a42e:	18e3      	adds	r3, r4, r3
 800a430:	0030      	movs	r0, r6
 800a432:	9301      	str	r3, [sp, #4]
 800a434:	f000 f9b8 	bl	800a7a8 <_sbrk_r>
 800a438:	9b01      	ldr	r3, [sp, #4]
 800a43a:	4283      	cmp	r3, r0
 800a43c:	d143      	bne.n	800a4c6 <_malloc_r+0xda>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	3703      	adds	r7, #3
 800a442:	1aff      	subs	r7, r7, r3
 800a444:	2303      	movs	r3, #3
 800a446:	439f      	bics	r7, r3
 800a448:	3708      	adds	r7, #8
 800a44a:	2f0c      	cmp	r7, #12
 800a44c:	d200      	bcs.n	800a450 <_malloc_r+0x64>
 800a44e:	270c      	movs	r7, #12
 800a450:	0039      	movs	r1, r7
 800a452:	0030      	movs	r0, r6
 800a454:	f7ff ffa8 	bl	800a3a8 <sbrk_aligned>
 800a458:	1c43      	adds	r3, r0, #1
 800a45a:	d034      	beq.n	800a4c6 <_malloc_r+0xda>
 800a45c:	6823      	ldr	r3, [r4, #0]
 800a45e:	19df      	adds	r7, r3, r7
 800a460:	6027      	str	r7, [r4, #0]
 800a462:	e013      	b.n	800a48c <_malloc_r+0xa0>
 800a464:	2b00      	cmp	r3, #0
 800a466:	dacb      	bge.n	800a400 <_malloc_r+0x14>
 800a468:	230c      	movs	r3, #12
 800a46a:	2500      	movs	r5, #0
 800a46c:	6033      	str	r3, [r6, #0]
 800a46e:	0028      	movs	r0, r5
 800a470:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a472:	6822      	ldr	r2, [r4, #0]
 800a474:	1bd1      	subs	r1, r2, r7
 800a476:	d420      	bmi.n	800a4ba <_malloc_r+0xce>
 800a478:	290b      	cmp	r1, #11
 800a47a:	d917      	bls.n	800a4ac <_malloc_r+0xc0>
 800a47c:	19e2      	adds	r2, r4, r7
 800a47e:	6027      	str	r7, [r4, #0]
 800a480:	42a3      	cmp	r3, r4
 800a482:	d111      	bne.n	800a4a8 <_malloc_r+0xbc>
 800a484:	602a      	str	r2, [r5, #0]
 800a486:	6863      	ldr	r3, [r4, #4]
 800a488:	6011      	str	r1, [r2, #0]
 800a48a:	6053      	str	r3, [r2, #4]
 800a48c:	0030      	movs	r0, r6
 800a48e:	0025      	movs	r5, r4
 800a490:	f000 fa06 	bl	800a8a0 <__malloc_unlock>
 800a494:	2207      	movs	r2, #7
 800a496:	350b      	adds	r5, #11
 800a498:	1d23      	adds	r3, r4, #4
 800a49a:	4395      	bics	r5, r2
 800a49c:	1aea      	subs	r2, r5, r3
 800a49e:	429d      	cmp	r5, r3
 800a4a0:	d0e5      	beq.n	800a46e <_malloc_r+0x82>
 800a4a2:	1b5b      	subs	r3, r3, r5
 800a4a4:	50a3      	str	r3, [r4, r2]
 800a4a6:	e7e2      	b.n	800a46e <_malloc_r+0x82>
 800a4a8:	605a      	str	r2, [r3, #4]
 800a4aa:	e7ec      	b.n	800a486 <_malloc_r+0x9a>
 800a4ac:	6862      	ldr	r2, [r4, #4]
 800a4ae:	42a3      	cmp	r3, r4
 800a4b0:	d101      	bne.n	800a4b6 <_malloc_r+0xca>
 800a4b2:	602a      	str	r2, [r5, #0]
 800a4b4:	e7ea      	b.n	800a48c <_malloc_r+0xa0>
 800a4b6:	605a      	str	r2, [r3, #4]
 800a4b8:	e7e8      	b.n	800a48c <_malloc_r+0xa0>
 800a4ba:	0023      	movs	r3, r4
 800a4bc:	6864      	ldr	r4, [r4, #4]
 800a4be:	e7a7      	b.n	800a410 <_malloc_r+0x24>
 800a4c0:	002c      	movs	r4, r5
 800a4c2:	686d      	ldr	r5, [r5, #4]
 800a4c4:	e7af      	b.n	800a426 <_malloc_r+0x3a>
 800a4c6:	230c      	movs	r3, #12
 800a4c8:	0030      	movs	r0, r6
 800a4ca:	6033      	str	r3, [r6, #0]
 800a4cc:	f000 f9e8 	bl	800a8a0 <__malloc_unlock>
 800a4d0:	e7cd      	b.n	800a46e <_malloc_r+0x82>
 800a4d2:	46c0      	nop			; (mov r8, r8)
 800a4d4:	20000360 	.word	0x20000360

0800a4d8 <__ssputs_r>:
 800a4d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4da:	688e      	ldr	r6, [r1, #8]
 800a4dc:	b085      	sub	sp, #20
 800a4de:	0007      	movs	r7, r0
 800a4e0:	000c      	movs	r4, r1
 800a4e2:	9203      	str	r2, [sp, #12]
 800a4e4:	9301      	str	r3, [sp, #4]
 800a4e6:	429e      	cmp	r6, r3
 800a4e8:	d83c      	bhi.n	800a564 <__ssputs_r+0x8c>
 800a4ea:	2390      	movs	r3, #144	; 0x90
 800a4ec:	898a      	ldrh	r2, [r1, #12]
 800a4ee:	00db      	lsls	r3, r3, #3
 800a4f0:	421a      	tst	r2, r3
 800a4f2:	d034      	beq.n	800a55e <__ssputs_r+0x86>
 800a4f4:	6909      	ldr	r1, [r1, #16]
 800a4f6:	6823      	ldr	r3, [r4, #0]
 800a4f8:	6960      	ldr	r0, [r4, #20]
 800a4fa:	1a5b      	subs	r3, r3, r1
 800a4fc:	9302      	str	r3, [sp, #8]
 800a4fe:	2303      	movs	r3, #3
 800a500:	4343      	muls	r3, r0
 800a502:	0fdd      	lsrs	r5, r3, #31
 800a504:	18ed      	adds	r5, r5, r3
 800a506:	9b01      	ldr	r3, [sp, #4]
 800a508:	9802      	ldr	r0, [sp, #8]
 800a50a:	3301      	adds	r3, #1
 800a50c:	181b      	adds	r3, r3, r0
 800a50e:	106d      	asrs	r5, r5, #1
 800a510:	42ab      	cmp	r3, r5
 800a512:	d900      	bls.n	800a516 <__ssputs_r+0x3e>
 800a514:	001d      	movs	r5, r3
 800a516:	0553      	lsls	r3, r2, #21
 800a518:	d532      	bpl.n	800a580 <__ssputs_r+0xa8>
 800a51a:	0029      	movs	r1, r5
 800a51c:	0038      	movs	r0, r7
 800a51e:	f7ff ff65 	bl	800a3ec <_malloc_r>
 800a522:	1e06      	subs	r6, r0, #0
 800a524:	d109      	bne.n	800a53a <__ssputs_r+0x62>
 800a526:	230c      	movs	r3, #12
 800a528:	603b      	str	r3, [r7, #0]
 800a52a:	2340      	movs	r3, #64	; 0x40
 800a52c:	2001      	movs	r0, #1
 800a52e:	89a2      	ldrh	r2, [r4, #12]
 800a530:	4240      	negs	r0, r0
 800a532:	4313      	orrs	r3, r2
 800a534:	81a3      	strh	r3, [r4, #12]
 800a536:	b005      	add	sp, #20
 800a538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a53a:	9a02      	ldr	r2, [sp, #8]
 800a53c:	6921      	ldr	r1, [r4, #16]
 800a53e:	f7ff f9ea 	bl	8009916 <memcpy>
 800a542:	89a3      	ldrh	r3, [r4, #12]
 800a544:	4a14      	ldr	r2, [pc, #80]	; (800a598 <__ssputs_r+0xc0>)
 800a546:	401a      	ands	r2, r3
 800a548:	2380      	movs	r3, #128	; 0x80
 800a54a:	4313      	orrs	r3, r2
 800a54c:	81a3      	strh	r3, [r4, #12]
 800a54e:	9b02      	ldr	r3, [sp, #8]
 800a550:	6126      	str	r6, [r4, #16]
 800a552:	18f6      	adds	r6, r6, r3
 800a554:	6026      	str	r6, [r4, #0]
 800a556:	6165      	str	r5, [r4, #20]
 800a558:	9e01      	ldr	r6, [sp, #4]
 800a55a:	1aed      	subs	r5, r5, r3
 800a55c:	60a5      	str	r5, [r4, #8]
 800a55e:	9b01      	ldr	r3, [sp, #4]
 800a560:	429e      	cmp	r6, r3
 800a562:	d900      	bls.n	800a566 <__ssputs_r+0x8e>
 800a564:	9e01      	ldr	r6, [sp, #4]
 800a566:	0032      	movs	r2, r6
 800a568:	9903      	ldr	r1, [sp, #12]
 800a56a:	6820      	ldr	r0, [r4, #0]
 800a56c:	f000 f97c 	bl	800a868 <memmove>
 800a570:	68a3      	ldr	r3, [r4, #8]
 800a572:	2000      	movs	r0, #0
 800a574:	1b9b      	subs	r3, r3, r6
 800a576:	60a3      	str	r3, [r4, #8]
 800a578:	6823      	ldr	r3, [r4, #0]
 800a57a:	199e      	adds	r6, r3, r6
 800a57c:	6026      	str	r6, [r4, #0]
 800a57e:	e7da      	b.n	800a536 <__ssputs_r+0x5e>
 800a580:	002a      	movs	r2, r5
 800a582:	0038      	movs	r0, r7
 800a584:	f000 f994 	bl	800a8b0 <_realloc_r>
 800a588:	1e06      	subs	r6, r0, #0
 800a58a:	d1e0      	bne.n	800a54e <__ssputs_r+0x76>
 800a58c:	0038      	movs	r0, r7
 800a58e:	6921      	ldr	r1, [r4, #16]
 800a590:	f7ff fec0 	bl	800a314 <_free_r>
 800a594:	e7c7      	b.n	800a526 <__ssputs_r+0x4e>
 800a596:	46c0      	nop			; (mov r8, r8)
 800a598:	fffffb7f 	.word	0xfffffb7f

0800a59c <_svfiprintf_r>:
 800a59c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a59e:	b0a1      	sub	sp, #132	; 0x84
 800a5a0:	9003      	str	r0, [sp, #12]
 800a5a2:	001d      	movs	r5, r3
 800a5a4:	898b      	ldrh	r3, [r1, #12]
 800a5a6:	000f      	movs	r7, r1
 800a5a8:	0016      	movs	r6, r2
 800a5aa:	061b      	lsls	r3, r3, #24
 800a5ac:	d511      	bpl.n	800a5d2 <_svfiprintf_r+0x36>
 800a5ae:	690b      	ldr	r3, [r1, #16]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10e      	bne.n	800a5d2 <_svfiprintf_r+0x36>
 800a5b4:	2140      	movs	r1, #64	; 0x40
 800a5b6:	f7ff ff19 	bl	800a3ec <_malloc_r>
 800a5ba:	6038      	str	r0, [r7, #0]
 800a5bc:	6138      	str	r0, [r7, #16]
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	d105      	bne.n	800a5ce <_svfiprintf_r+0x32>
 800a5c2:	230c      	movs	r3, #12
 800a5c4:	9a03      	ldr	r2, [sp, #12]
 800a5c6:	3801      	subs	r0, #1
 800a5c8:	6013      	str	r3, [r2, #0]
 800a5ca:	b021      	add	sp, #132	; 0x84
 800a5cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5ce:	2340      	movs	r3, #64	; 0x40
 800a5d0:	617b      	str	r3, [r7, #20]
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	ac08      	add	r4, sp, #32
 800a5d6:	6163      	str	r3, [r4, #20]
 800a5d8:	3320      	adds	r3, #32
 800a5da:	7663      	strb	r3, [r4, #25]
 800a5dc:	3310      	adds	r3, #16
 800a5de:	76a3      	strb	r3, [r4, #26]
 800a5e0:	9507      	str	r5, [sp, #28]
 800a5e2:	0035      	movs	r5, r6
 800a5e4:	782b      	ldrb	r3, [r5, #0]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d001      	beq.n	800a5ee <_svfiprintf_r+0x52>
 800a5ea:	2b25      	cmp	r3, #37	; 0x25
 800a5ec:	d147      	bne.n	800a67e <_svfiprintf_r+0xe2>
 800a5ee:	1bab      	subs	r3, r5, r6
 800a5f0:	9305      	str	r3, [sp, #20]
 800a5f2:	42b5      	cmp	r5, r6
 800a5f4:	d00c      	beq.n	800a610 <_svfiprintf_r+0x74>
 800a5f6:	0032      	movs	r2, r6
 800a5f8:	0039      	movs	r1, r7
 800a5fa:	9803      	ldr	r0, [sp, #12]
 800a5fc:	f7ff ff6c 	bl	800a4d8 <__ssputs_r>
 800a600:	1c43      	adds	r3, r0, #1
 800a602:	d100      	bne.n	800a606 <_svfiprintf_r+0x6a>
 800a604:	e0ae      	b.n	800a764 <_svfiprintf_r+0x1c8>
 800a606:	6962      	ldr	r2, [r4, #20]
 800a608:	9b05      	ldr	r3, [sp, #20]
 800a60a:	4694      	mov	ip, r2
 800a60c:	4463      	add	r3, ip
 800a60e:	6163      	str	r3, [r4, #20]
 800a610:	782b      	ldrb	r3, [r5, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d100      	bne.n	800a618 <_svfiprintf_r+0x7c>
 800a616:	e0a5      	b.n	800a764 <_svfiprintf_r+0x1c8>
 800a618:	2201      	movs	r2, #1
 800a61a:	2300      	movs	r3, #0
 800a61c:	4252      	negs	r2, r2
 800a61e:	6062      	str	r2, [r4, #4]
 800a620:	a904      	add	r1, sp, #16
 800a622:	3254      	adds	r2, #84	; 0x54
 800a624:	1852      	adds	r2, r2, r1
 800a626:	1c6e      	adds	r6, r5, #1
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	60e3      	str	r3, [r4, #12]
 800a62c:	60a3      	str	r3, [r4, #8]
 800a62e:	7013      	strb	r3, [r2, #0]
 800a630:	65a3      	str	r3, [r4, #88]	; 0x58
 800a632:	2205      	movs	r2, #5
 800a634:	7831      	ldrb	r1, [r6, #0]
 800a636:	4854      	ldr	r0, [pc, #336]	; (800a788 <_svfiprintf_r+0x1ec>)
 800a638:	f7ff f962 	bl	8009900 <memchr>
 800a63c:	1c75      	adds	r5, r6, #1
 800a63e:	2800      	cmp	r0, #0
 800a640:	d11f      	bne.n	800a682 <_svfiprintf_r+0xe6>
 800a642:	6822      	ldr	r2, [r4, #0]
 800a644:	06d3      	lsls	r3, r2, #27
 800a646:	d504      	bpl.n	800a652 <_svfiprintf_r+0xb6>
 800a648:	2353      	movs	r3, #83	; 0x53
 800a64a:	a904      	add	r1, sp, #16
 800a64c:	185b      	adds	r3, r3, r1
 800a64e:	2120      	movs	r1, #32
 800a650:	7019      	strb	r1, [r3, #0]
 800a652:	0713      	lsls	r3, r2, #28
 800a654:	d504      	bpl.n	800a660 <_svfiprintf_r+0xc4>
 800a656:	2353      	movs	r3, #83	; 0x53
 800a658:	a904      	add	r1, sp, #16
 800a65a:	185b      	adds	r3, r3, r1
 800a65c:	212b      	movs	r1, #43	; 0x2b
 800a65e:	7019      	strb	r1, [r3, #0]
 800a660:	7833      	ldrb	r3, [r6, #0]
 800a662:	2b2a      	cmp	r3, #42	; 0x2a
 800a664:	d016      	beq.n	800a694 <_svfiprintf_r+0xf8>
 800a666:	0035      	movs	r5, r6
 800a668:	2100      	movs	r1, #0
 800a66a:	200a      	movs	r0, #10
 800a66c:	68e3      	ldr	r3, [r4, #12]
 800a66e:	782a      	ldrb	r2, [r5, #0]
 800a670:	1c6e      	adds	r6, r5, #1
 800a672:	3a30      	subs	r2, #48	; 0x30
 800a674:	2a09      	cmp	r2, #9
 800a676:	d94e      	bls.n	800a716 <_svfiprintf_r+0x17a>
 800a678:	2900      	cmp	r1, #0
 800a67a:	d111      	bne.n	800a6a0 <_svfiprintf_r+0x104>
 800a67c:	e017      	b.n	800a6ae <_svfiprintf_r+0x112>
 800a67e:	3501      	adds	r5, #1
 800a680:	e7b0      	b.n	800a5e4 <_svfiprintf_r+0x48>
 800a682:	4b41      	ldr	r3, [pc, #260]	; (800a788 <_svfiprintf_r+0x1ec>)
 800a684:	6822      	ldr	r2, [r4, #0]
 800a686:	1ac0      	subs	r0, r0, r3
 800a688:	2301      	movs	r3, #1
 800a68a:	4083      	lsls	r3, r0
 800a68c:	4313      	orrs	r3, r2
 800a68e:	002e      	movs	r6, r5
 800a690:	6023      	str	r3, [r4, #0]
 800a692:	e7ce      	b.n	800a632 <_svfiprintf_r+0x96>
 800a694:	9b07      	ldr	r3, [sp, #28]
 800a696:	1d19      	adds	r1, r3, #4
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	9107      	str	r1, [sp, #28]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	db01      	blt.n	800a6a4 <_svfiprintf_r+0x108>
 800a6a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6a2:	e004      	b.n	800a6ae <_svfiprintf_r+0x112>
 800a6a4:	425b      	negs	r3, r3
 800a6a6:	60e3      	str	r3, [r4, #12]
 800a6a8:	2302      	movs	r3, #2
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	6023      	str	r3, [r4, #0]
 800a6ae:	782b      	ldrb	r3, [r5, #0]
 800a6b0:	2b2e      	cmp	r3, #46	; 0x2e
 800a6b2:	d10a      	bne.n	800a6ca <_svfiprintf_r+0x12e>
 800a6b4:	786b      	ldrb	r3, [r5, #1]
 800a6b6:	2b2a      	cmp	r3, #42	; 0x2a
 800a6b8:	d135      	bne.n	800a726 <_svfiprintf_r+0x18a>
 800a6ba:	9b07      	ldr	r3, [sp, #28]
 800a6bc:	3502      	adds	r5, #2
 800a6be:	1d1a      	adds	r2, r3, #4
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	9207      	str	r2, [sp, #28]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	db2b      	blt.n	800a720 <_svfiprintf_r+0x184>
 800a6c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a6ca:	4e30      	ldr	r6, [pc, #192]	; (800a78c <_svfiprintf_r+0x1f0>)
 800a6cc:	2203      	movs	r2, #3
 800a6ce:	0030      	movs	r0, r6
 800a6d0:	7829      	ldrb	r1, [r5, #0]
 800a6d2:	f7ff f915 	bl	8009900 <memchr>
 800a6d6:	2800      	cmp	r0, #0
 800a6d8:	d006      	beq.n	800a6e8 <_svfiprintf_r+0x14c>
 800a6da:	2340      	movs	r3, #64	; 0x40
 800a6dc:	1b80      	subs	r0, r0, r6
 800a6de:	4083      	lsls	r3, r0
 800a6e0:	6822      	ldr	r2, [r4, #0]
 800a6e2:	3501      	adds	r5, #1
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	6023      	str	r3, [r4, #0]
 800a6e8:	7829      	ldrb	r1, [r5, #0]
 800a6ea:	2206      	movs	r2, #6
 800a6ec:	4828      	ldr	r0, [pc, #160]	; (800a790 <_svfiprintf_r+0x1f4>)
 800a6ee:	1c6e      	adds	r6, r5, #1
 800a6f0:	7621      	strb	r1, [r4, #24]
 800a6f2:	f7ff f905 	bl	8009900 <memchr>
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d03c      	beq.n	800a774 <_svfiprintf_r+0x1d8>
 800a6fa:	4b26      	ldr	r3, [pc, #152]	; (800a794 <_svfiprintf_r+0x1f8>)
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d125      	bne.n	800a74c <_svfiprintf_r+0x1b0>
 800a700:	2207      	movs	r2, #7
 800a702:	9b07      	ldr	r3, [sp, #28]
 800a704:	3307      	adds	r3, #7
 800a706:	4393      	bics	r3, r2
 800a708:	3308      	adds	r3, #8
 800a70a:	9307      	str	r3, [sp, #28]
 800a70c:	6963      	ldr	r3, [r4, #20]
 800a70e:	9a04      	ldr	r2, [sp, #16]
 800a710:	189b      	adds	r3, r3, r2
 800a712:	6163      	str	r3, [r4, #20]
 800a714:	e765      	b.n	800a5e2 <_svfiprintf_r+0x46>
 800a716:	4343      	muls	r3, r0
 800a718:	0035      	movs	r5, r6
 800a71a:	2101      	movs	r1, #1
 800a71c:	189b      	adds	r3, r3, r2
 800a71e:	e7a6      	b.n	800a66e <_svfiprintf_r+0xd2>
 800a720:	2301      	movs	r3, #1
 800a722:	425b      	negs	r3, r3
 800a724:	e7d0      	b.n	800a6c8 <_svfiprintf_r+0x12c>
 800a726:	2300      	movs	r3, #0
 800a728:	200a      	movs	r0, #10
 800a72a:	001a      	movs	r2, r3
 800a72c:	3501      	adds	r5, #1
 800a72e:	6063      	str	r3, [r4, #4]
 800a730:	7829      	ldrb	r1, [r5, #0]
 800a732:	1c6e      	adds	r6, r5, #1
 800a734:	3930      	subs	r1, #48	; 0x30
 800a736:	2909      	cmp	r1, #9
 800a738:	d903      	bls.n	800a742 <_svfiprintf_r+0x1a6>
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d0c5      	beq.n	800a6ca <_svfiprintf_r+0x12e>
 800a73e:	9209      	str	r2, [sp, #36]	; 0x24
 800a740:	e7c3      	b.n	800a6ca <_svfiprintf_r+0x12e>
 800a742:	4342      	muls	r2, r0
 800a744:	0035      	movs	r5, r6
 800a746:	2301      	movs	r3, #1
 800a748:	1852      	adds	r2, r2, r1
 800a74a:	e7f1      	b.n	800a730 <_svfiprintf_r+0x194>
 800a74c:	ab07      	add	r3, sp, #28
 800a74e:	9300      	str	r3, [sp, #0]
 800a750:	003a      	movs	r2, r7
 800a752:	0021      	movs	r1, r4
 800a754:	4b10      	ldr	r3, [pc, #64]	; (800a798 <_svfiprintf_r+0x1fc>)
 800a756:	9803      	ldr	r0, [sp, #12]
 800a758:	f7fc f9d4 	bl	8006b04 <_printf_float>
 800a75c:	9004      	str	r0, [sp, #16]
 800a75e:	9b04      	ldr	r3, [sp, #16]
 800a760:	3301      	adds	r3, #1
 800a762:	d1d3      	bne.n	800a70c <_svfiprintf_r+0x170>
 800a764:	89bb      	ldrh	r3, [r7, #12]
 800a766:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a768:	065b      	lsls	r3, r3, #25
 800a76a:	d400      	bmi.n	800a76e <_svfiprintf_r+0x1d2>
 800a76c:	e72d      	b.n	800a5ca <_svfiprintf_r+0x2e>
 800a76e:	2001      	movs	r0, #1
 800a770:	4240      	negs	r0, r0
 800a772:	e72a      	b.n	800a5ca <_svfiprintf_r+0x2e>
 800a774:	ab07      	add	r3, sp, #28
 800a776:	9300      	str	r3, [sp, #0]
 800a778:	003a      	movs	r2, r7
 800a77a:	0021      	movs	r1, r4
 800a77c:	4b06      	ldr	r3, [pc, #24]	; (800a798 <_svfiprintf_r+0x1fc>)
 800a77e:	9803      	ldr	r0, [sp, #12]
 800a780:	f7fc fc72 	bl	8007068 <_printf_i>
 800a784:	e7ea      	b.n	800a75c <_svfiprintf_r+0x1c0>
 800a786:	46c0      	nop			; (mov r8, r8)
 800a788:	0800bacc 	.word	0x0800bacc
 800a78c:	0800bad2 	.word	0x0800bad2
 800a790:	0800bad6 	.word	0x0800bad6
 800a794:	08006b05 	.word	0x08006b05
 800a798:	0800a4d9 	.word	0x0800a4d9

0800a79c <nan>:
 800a79c:	2000      	movs	r0, #0
 800a79e:	4901      	ldr	r1, [pc, #4]	; (800a7a4 <nan+0x8>)
 800a7a0:	4770      	bx	lr
 800a7a2:	46c0      	nop			; (mov r8, r8)
 800a7a4:	7ff80000 	.word	0x7ff80000

0800a7a8 <_sbrk_r>:
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	b570      	push	{r4, r5, r6, lr}
 800a7ac:	4d06      	ldr	r5, [pc, #24]	; (800a7c8 <_sbrk_r+0x20>)
 800a7ae:	0004      	movs	r4, r0
 800a7b0:	0008      	movs	r0, r1
 800a7b2:	602b      	str	r3, [r5, #0]
 800a7b4:	f7f9 fc22 	bl	8003ffc <_sbrk>
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	d103      	bne.n	800a7c4 <_sbrk_r+0x1c>
 800a7bc:	682b      	ldr	r3, [r5, #0]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d000      	beq.n	800a7c4 <_sbrk_r+0x1c>
 800a7c2:	6023      	str	r3, [r4, #0]
 800a7c4:	bd70      	pop	{r4, r5, r6, pc}
 800a7c6:	46c0      	nop			; (mov r8, r8)
 800a7c8:	20000368 	.word	0x20000368

0800a7cc <strncmp>:
 800a7cc:	b530      	push	{r4, r5, lr}
 800a7ce:	0005      	movs	r5, r0
 800a7d0:	1e10      	subs	r0, r2, #0
 800a7d2:	d008      	beq.n	800a7e6 <strncmp+0x1a>
 800a7d4:	2400      	movs	r4, #0
 800a7d6:	3a01      	subs	r2, #1
 800a7d8:	5d2b      	ldrb	r3, [r5, r4]
 800a7da:	5d08      	ldrb	r0, [r1, r4]
 800a7dc:	4283      	cmp	r3, r0
 800a7de:	d101      	bne.n	800a7e4 <strncmp+0x18>
 800a7e0:	4294      	cmp	r4, r2
 800a7e2:	d101      	bne.n	800a7e8 <strncmp+0x1c>
 800a7e4:	1a18      	subs	r0, r3, r0
 800a7e6:	bd30      	pop	{r4, r5, pc}
 800a7e8:	3401      	adds	r4, #1
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d1f4      	bne.n	800a7d8 <strncmp+0xc>
 800a7ee:	e7f9      	b.n	800a7e4 <strncmp+0x18>

0800a7f0 <__ascii_wctomb>:
 800a7f0:	0003      	movs	r3, r0
 800a7f2:	1e08      	subs	r0, r1, #0
 800a7f4:	d005      	beq.n	800a802 <__ascii_wctomb+0x12>
 800a7f6:	2aff      	cmp	r2, #255	; 0xff
 800a7f8:	d904      	bls.n	800a804 <__ascii_wctomb+0x14>
 800a7fa:	228a      	movs	r2, #138	; 0x8a
 800a7fc:	2001      	movs	r0, #1
 800a7fe:	601a      	str	r2, [r3, #0]
 800a800:	4240      	negs	r0, r0
 800a802:	4770      	bx	lr
 800a804:	2001      	movs	r0, #1
 800a806:	700a      	strb	r2, [r1, #0]
 800a808:	e7fb      	b.n	800a802 <__ascii_wctomb+0x12>
	...

0800a80c <__assert_func>:
 800a80c:	b530      	push	{r4, r5, lr}
 800a80e:	0014      	movs	r4, r2
 800a810:	001a      	movs	r2, r3
 800a812:	4b09      	ldr	r3, [pc, #36]	; (800a838 <__assert_func+0x2c>)
 800a814:	0005      	movs	r5, r0
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	b085      	sub	sp, #20
 800a81a:	68d8      	ldr	r0, [r3, #12]
 800a81c:	4b07      	ldr	r3, [pc, #28]	; (800a83c <__assert_func+0x30>)
 800a81e:	2c00      	cmp	r4, #0
 800a820:	d101      	bne.n	800a826 <__assert_func+0x1a>
 800a822:	4b07      	ldr	r3, [pc, #28]	; (800a840 <__assert_func+0x34>)
 800a824:	001c      	movs	r4, r3
 800a826:	9301      	str	r3, [sp, #4]
 800a828:	9100      	str	r1, [sp, #0]
 800a82a:	002b      	movs	r3, r5
 800a82c:	4905      	ldr	r1, [pc, #20]	; (800a844 <__assert_func+0x38>)
 800a82e:	9402      	str	r4, [sp, #8]
 800a830:	f000 f80a 	bl	800a848 <fiprintf>
 800a834:	f000 fa9a 	bl	800ad6c <abort>
 800a838:	2000000c 	.word	0x2000000c
 800a83c:	0800badd 	.word	0x0800badd
 800a840:	0800bb18 	.word	0x0800bb18
 800a844:	0800baea 	.word	0x0800baea

0800a848 <fiprintf>:
 800a848:	b40e      	push	{r1, r2, r3}
 800a84a:	b503      	push	{r0, r1, lr}
 800a84c:	0001      	movs	r1, r0
 800a84e:	ab03      	add	r3, sp, #12
 800a850:	4804      	ldr	r0, [pc, #16]	; (800a864 <fiprintf+0x1c>)
 800a852:	cb04      	ldmia	r3!, {r2}
 800a854:	6800      	ldr	r0, [r0, #0]
 800a856:	9301      	str	r3, [sp, #4]
 800a858:	f000 f880 	bl	800a95c <_vfiprintf_r>
 800a85c:	b002      	add	sp, #8
 800a85e:	bc08      	pop	{r3}
 800a860:	b003      	add	sp, #12
 800a862:	4718      	bx	r3
 800a864:	2000000c 	.word	0x2000000c

0800a868 <memmove>:
 800a868:	b510      	push	{r4, lr}
 800a86a:	4288      	cmp	r0, r1
 800a86c:	d902      	bls.n	800a874 <memmove+0xc>
 800a86e:	188b      	adds	r3, r1, r2
 800a870:	4298      	cmp	r0, r3
 800a872:	d303      	bcc.n	800a87c <memmove+0x14>
 800a874:	2300      	movs	r3, #0
 800a876:	e007      	b.n	800a888 <memmove+0x20>
 800a878:	5c8b      	ldrb	r3, [r1, r2]
 800a87a:	5483      	strb	r3, [r0, r2]
 800a87c:	3a01      	subs	r2, #1
 800a87e:	d2fb      	bcs.n	800a878 <memmove+0x10>
 800a880:	bd10      	pop	{r4, pc}
 800a882:	5ccc      	ldrb	r4, [r1, r3]
 800a884:	54c4      	strb	r4, [r0, r3]
 800a886:	3301      	adds	r3, #1
 800a888:	429a      	cmp	r2, r3
 800a88a:	d1fa      	bne.n	800a882 <memmove+0x1a>
 800a88c:	e7f8      	b.n	800a880 <memmove+0x18>
	...

0800a890 <__malloc_lock>:
 800a890:	b510      	push	{r4, lr}
 800a892:	4802      	ldr	r0, [pc, #8]	; (800a89c <__malloc_lock+0xc>)
 800a894:	f000 fc41 	bl	800b11a <__retarget_lock_acquire_recursive>
 800a898:	bd10      	pop	{r4, pc}
 800a89a:	46c0      	nop			; (mov r8, r8)
 800a89c:	2000036c 	.word	0x2000036c

0800a8a0 <__malloc_unlock>:
 800a8a0:	b510      	push	{r4, lr}
 800a8a2:	4802      	ldr	r0, [pc, #8]	; (800a8ac <__malloc_unlock+0xc>)
 800a8a4:	f000 fc3a 	bl	800b11c <__retarget_lock_release_recursive>
 800a8a8:	bd10      	pop	{r4, pc}
 800a8aa:	46c0      	nop			; (mov r8, r8)
 800a8ac:	2000036c 	.word	0x2000036c

0800a8b0 <_realloc_r>:
 800a8b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8b2:	0007      	movs	r7, r0
 800a8b4:	000e      	movs	r6, r1
 800a8b6:	0014      	movs	r4, r2
 800a8b8:	2900      	cmp	r1, #0
 800a8ba:	d105      	bne.n	800a8c8 <_realloc_r+0x18>
 800a8bc:	0011      	movs	r1, r2
 800a8be:	f7ff fd95 	bl	800a3ec <_malloc_r>
 800a8c2:	0005      	movs	r5, r0
 800a8c4:	0028      	movs	r0, r5
 800a8c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a8c8:	2a00      	cmp	r2, #0
 800a8ca:	d103      	bne.n	800a8d4 <_realloc_r+0x24>
 800a8cc:	f7ff fd22 	bl	800a314 <_free_r>
 800a8d0:	0025      	movs	r5, r4
 800a8d2:	e7f7      	b.n	800a8c4 <_realloc_r+0x14>
 800a8d4:	f000 fc90 	bl	800b1f8 <_malloc_usable_size_r>
 800a8d8:	9001      	str	r0, [sp, #4]
 800a8da:	4284      	cmp	r4, r0
 800a8dc:	d803      	bhi.n	800a8e6 <_realloc_r+0x36>
 800a8de:	0035      	movs	r5, r6
 800a8e0:	0843      	lsrs	r3, r0, #1
 800a8e2:	42a3      	cmp	r3, r4
 800a8e4:	d3ee      	bcc.n	800a8c4 <_realloc_r+0x14>
 800a8e6:	0021      	movs	r1, r4
 800a8e8:	0038      	movs	r0, r7
 800a8ea:	f7ff fd7f 	bl	800a3ec <_malloc_r>
 800a8ee:	1e05      	subs	r5, r0, #0
 800a8f0:	d0e8      	beq.n	800a8c4 <_realloc_r+0x14>
 800a8f2:	9b01      	ldr	r3, [sp, #4]
 800a8f4:	0022      	movs	r2, r4
 800a8f6:	429c      	cmp	r4, r3
 800a8f8:	d900      	bls.n	800a8fc <_realloc_r+0x4c>
 800a8fa:	001a      	movs	r2, r3
 800a8fc:	0031      	movs	r1, r6
 800a8fe:	0028      	movs	r0, r5
 800a900:	f7ff f809 	bl	8009916 <memcpy>
 800a904:	0031      	movs	r1, r6
 800a906:	0038      	movs	r0, r7
 800a908:	f7ff fd04 	bl	800a314 <_free_r>
 800a90c:	e7da      	b.n	800a8c4 <_realloc_r+0x14>

0800a90e <__sfputc_r>:
 800a90e:	6893      	ldr	r3, [r2, #8]
 800a910:	b510      	push	{r4, lr}
 800a912:	3b01      	subs	r3, #1
 800a914:	6093      	str	r3, [r2, #8]
 800a916:	2b00      	cmp	r3, #0
 800a918:	da04      	bge.n	800a924 <__sfputc_r+0x16>
 800a91a:	6994      	ldr	r4, [r2, #24]
 800a91c:	42a3      	cmp	r3, r4
 800a91e:	db07      	blt.n	800a930 <__sfputc_r+0x22>
 800a920:	290a      	cmp	r1, #10
 800a922:	d005      	beq.n	800a930 <__sfputc_r+0x22>
 800a924:	6813      	ldr	r3, [r2, #0]
 800a926:	1c58      	adds	r0, r3, #1
 800a928:	6010      	str	r0, [r2, #0]
 800a92a:	7019      	strb	r1, [r3, #0]
 800a92c:	0008      	movs	r0, r1
 800a92e:	bd10      	pop	{r4, pc}
 800a930:	f000 f94e 	bl	800abd0 <__swbuf_r>
 800a934:	0001      	movs	r1, r0
 800a936:	e7f9      	b.n	800a92c <__sfputc_r+0x1e>

0800a938 <__sfputs_r>:
 800a938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a93a:	0006      	movs	r6, r0
 800a93c:	000f      	movs	r7, r1
 800a93e:	0014      	movs	r4, r2
 800a940:	18d5      	adds	r5, r2, r3
 800a942:	42ac      	cmp	r4, r5
 800a944:	d101      	bne.n	800a94a <__sfputs_r+0x12>
 800a946:	2000      	movs	r0, #0
 800a948:	e007      	b.n	800a95a <__sfputs_r+0x22>
 800a94a:	7821      	ldrb	r1, [r4, #0]
 800a94c:	003a      	movs	r2, r7
 800a94e:	0030      	movs	r0, r6
 800a950:	f7ff ffdd 	bl	800a90e <__sfputc_r>
 800a954:	3401      	adds	r4, #1
 800a956:	1c43      	adds	r3, r0, #1
 800a958:	d1f3      	bne.n	800a942 <__sfputs_r+0xa>
 800a95a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a95c <_vfiprintf_r>:
 800a95c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a95e:	b0a1      	sub	sp, #132	; 0x84
 800a960:	0006      	movs	r6, r0
 800a962:	000c      	movs	r4, r1
 800a964:	001f      	movs	r7, r3
 800a966:	9203      	str	r2, [sp, #12]
 800a968:	2800      	cmp	r0, #0
 800a96a:	d004      	beq.n	800a976 <_vfiprintf_r+0x1a>
 800a96c:	6983      	ldr	r3, [r0, #24]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d101      	bne.n	800a976 <_vfiprintf_r+0x1a>
 800a972:	f000 fb31 	bl	800afd8 <__sinit>
 800a976:	4b8e      	ldr	r3, [pc, #568]	; (800abb0 <_vfiprintf_r+0x254>)
 800a978:	429c      	cmp	r4, r3
 800a97a:	d11c      	bne.n	800a9b6 <_vfiprintf_r+0x5a>
 800a97c:	6874      	ldr	r4, [r6, #4]
 800a97e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a980:	07db      	lsls	r3, r3, #31
 800a982:	d405      	bmi.n	800a990 <_vfiprintf_r+0x34>
 800a984:	89a3      	ldrh	r3, [r4, #12]
 800a986:	059b      	lsls	r3, r3, #22
 800a988:	d402      	bmi.n	800a990 <_vfiprintf_r+0x34>
 800a98a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a98c:	f000 fbc5 	bl	800b11a <__retarget_lock_acquire_recursive>
 800a990:	89a3      	ldrh	r3, [r4, #12]
 800a992:	071b      	lsls	r3, r3, #28
 800a994:	d502      	bpl.n	800a99c <_vfiprintf_r+0x40>
 800a996:	6923      	ldr	r3, [r4, #16]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d11d      	bne.n	800a9d8 <_vfiprintf_r+0x7c>
 800a99c:	0021      	movs	r1, r4
 800a99e:	0030      	movs	r0, r6
 800a9a0:	f000 f96c 	bl	800ac7c <__swsetup_r>
 800a9a4:	2800      	cmp	r0, #0
 800a9a6:	d017      	beq.n	800a9d8 <_vfiprintf_r+0x7c>
 800a9a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9aa:	07db      	lsls	r3, r3, #31
 800a9ac:	d50d      	bpl.n	800a9ca <_vfiprintf_r+0x6e>
 800a9ae:	2001      	movs	r0, #1
 800a9b0:	4240      	negs	r0, r0
 800a9b2:	b021      	add	sp, #132	; 0x84
 800a9b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9b6:	4b7f      	ldr	r3, [pc, #508]	; (800abb4 <_vfiprintf_r+0x258>)
 800a9b8:	429c      	cmp	r4, r3
 800a9ba:	d101      	bne.n	800a9c0 <_vfiprintf_r+0x64>
 800a9bc:	68b4      	ldr	r4, [r6, #8]
 800a9be:	e7de      	b.n	800a97e <_vfiprintf_r+0x22>
 800a9c0:	4b7d      	ldr	r3, [pc, #500]	; (800abb8 <_vfiprintf_r+0x25c>)
 800a9c2:	429c      	cmp	r4, r3
 800a9c4:	d1db      	bne.n	800a97e <_vfiprintf_r+0x22>
 800a9c6:	68f4      	ldr	r4, [r6, #12]
 800a9c8:	e7d9      	b.n	800a97e <_vfiprintf_r+0x22>
 800a9ca:	89a3      	ldrh	r3, [r4, #12]
 800a9cc:	059b      	lsls	r3, r3, #22
 800a9ce:	d4ee      	bmi.n	800a9ae <_vfiprintf_r+0x52>
 800a9d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9d2:	f000 fba3 	bl	800b11c <__retarget_lock_release_recursive>
 800a9d6:	e7ea      	b.n	800a9ae <_vfiprintf_r+0x52>
 800a9d8:	2300      	movs	r3, #0
 800a9da:	ad08      	add	r5, sp, #32
 800a9dc:	616b      	str	r3, [r5, #20]
 800a9de:	3320      	adds	r3, #32
 800a9e0:	766b      	strb	r3, [r5, #25]
 800a9e2:	3310      	adds	r3, #16
 800a9e4:	76ab      	strb	r3, [r5, #26]
 800a9e6:	9707      	str	r7, [sp, #28]
 800a9e8:	9f03      	ldr	r7, [sp, #12]
 800a9ea:	783b      	ldrb	r3, [r7, #0]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d001      	beq.n	800a9f4 <_vfiprintf_r+0x98>
 800a9f0:	2b25      	cmp	r3, #37	; 0x25
 800a9f2:	d14e      	bne.n	800aa92 <_vfiprintf_r+0x136>
 800a9f4:	9b03      	ldr	r3, [sp, #12]
 800a9f6:	1afb      	subs	r3, r7, r3
 800a9f8:	9305      	str	r3, [sp, #20]
 800a9fa:	9b03      	ldr	r3, [sp, #12]
 800a9fc:	429f      	cmp	r7, r3
 800a9fe:	d00d      	beq.n	800aa1c <_vfiprintf_r+0xc0>
 800aa00:	9b05      	ldr	r3, [sp, #20]
 800aa02:	0021      	movs	r1, r4
 800aa04:	0030      	movs	r0, r6
 800aa06:	9a03      	ldr	r2, [sp, #12]
 800aa08:	f7ff ff96 	bl	800a938 <__sfputs_r>
 800aa0c:	1c43      	adds	r3, r0, #1
 800aa0e:	d100      	bne.n	800aa12 <_vfiprintf_r+0xb6>
 800aa10:	e0b5      	b.n	800ab7e <_vfiprintf_r+0x222>
 800aa12:	696a      	ldr	r2, [r5, #20]
 800aa14:	9b05      	ldr	r3, [sp, #20]
 800aa16:	4694      	mov	ip, r2
 800aa18:	4463      	add	r3, ip
 800aa1a:	616b      	str	r3, [r5, #20]
 800aa1c:	783b      	ldrb	r3, [r7, #0]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d100      	bne.n	800aa24 <_vfiprintf_r+0xc8>
 800aa22:	e0ac      	b.n	800ab7e <_vfiprintf_r+0x222>
 800aa24:	2201      	movs	r2, #1
 800aa26:	1c7b      	adds	r3, r7, #1
 800aa28:	9303      	str	r3, [sp, #12]
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	4252      	negs	r2, r2
 800aa2e:	606a      	str	r2, [r5, #4]
 800aa30:	a904      	add	r1, sp, #16
 800aa32:	3254      	adds	r2, #84	; 0x54
 800aa34:	1852      	adds	r2, r2, r1
 800aa36:	602b      	str	r3, [r5, #0]
 800aa38:	60eb      	str	r3, [r5, #12]
 800aa3a:	60ab      	str	r3, [r5, #8]
 800aa3c:	7013      	strb	r3, [r2, #0]
 800aa3e:	65ab      	str	r3, [r5, #88]	; 0x58
 800aa40:	9b03      	ldr	r3, [sp, #12]
 800aa42:	2205      	movs	r2, #5
 800aa44:	7819      	ldrb	r1, [r3, #0]
 800aa46:	485d      	ldr	r0, [pc, #372]	; (800abbc <_vfiprintf_r+0x260>)
 800aa48:	f7fe ff5a 	bl	8009900 <memchr>
 800aa4c:	9b03      	ldr	r3, [sp, #12]
 800aa4e:	1c5f      	adds	r7, r3, #1
 800aa50:	2800      	cmp	r0, #0
 800aa52:	d120      	bne.n	800aa96 <_vfiprintf_r+0x13a>
 800aa54:	682a      	ldr	r2, [r5, #0]
 800aa56:	06d3      	lsls	r3, r2, #27
 800aa58:	d504      	bpl.n	800aa64 <_vfiprintf_r+0x108>
 800aa5a:	2353      	movs	r3, #83	; 0x53
 800aa5c:	a904      	add	r1, sp, #16
 800aa5e:	185b      	adds	r3, r3, r1
 800aa60:	2120      	movs	r1, #32
 800aa62:	7019      	strb	r1, [r3, #0]
 800aa64:	0713      	lsls	r3, r2, #28
 800aa66:	d504      	bpl.n	800aa72 <_vfiprintf_r+0x116>
 800aa68:	2353      	movs	r3, #83	; 0x53
 800aa6a:	a904      	add	r1, sp, #16
 800aa6c:	185b      	adds	r3, r3, r1
 800aa6e:	212b      	movs	r1, #43	; 0x2b
 800aa70:	7019      	strb	r1, [r3, #0]
 800aa72:	9b03      	ldr	r3, [sp, #12]
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	2b2a      	cmp	r3, #42	; 0x2a
 800aa78:	d016      	beq.n	800aaa8 <_vfiprintf_r+0x14c>
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	68eb      	ldr	r3, [r5, #12]
 800aa7e:	9f03      	ldr	r7, [sp, #12]
 800aa80:	783a      	ldrb	r2, [r7, #0]
 800aa82:	1c78      	adds	r0, r7, #1
 800aa84:	3a30      	subs	r2, #48	; 0x30
 800aa86:	4684      	mov	ip, r0
 800aa88:	2a09      	cmp	r2, #9
 800aa8a:	d94f      	bls.n	800ab2c <_vfiprintf_r+0x1d0>
 800aa8c:	2900      	cmp	r1, #0
 800aa8e:	d111      	bne.n	800aab4 <_vfiprintf_r+0x158>
 800aa90:	e017      	b.n	800aac2 <_vfiprintf_r+0x166>
 800aa92:	3701      	adds	r7, #1
 800aa94:	e7a9      	b.n	800a9ea <_vfiprintf_r+0x8e>
 800aa96:	4b49      	ldr	r3, [pc, #292]	; (800abbc <_vfiprintf_r+0x260>)
 800aa98:	682a      	ldr	r2, [r5, #0]
 800aa9a:	1ac0      	subs	r0, r0, r3
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	4083      	lsls	r3, r0
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	602b      	str	r3, [r5, #0]
 800aaa4:	9703      	str	r7, [sp, #12]
 800aaa6:	e7cb      	b.n	800aa40 <_vfiprintf_r+0xe4>
 800aaa8:	9b07      	ldr	r3, [sp, #28]
 800aaaa:	1d19      	adds	r1, r3, #4
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	9107      	str	r1, [sp, #28]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	db01      	blt.n	800aab8 <_vfiprintf_r+0x15c>
 800aab4:	930b      	str	r3, [sp, #44]	; 0x2c
 800aab6:	e004      	b.n	800aac2 <_vfiprintf_r+0x166>
 800aab8:	425b      	negs	r3, r3
 800aaba:	60eb      	str	r3, [r5, #12]
 800aabc:	2302      	movs	r3, #2
 800aabe:	4313      	orrs	r3, r2
 800aac0:	602b      	str	r3, [r5, #0]
 800aac2:	783b      	ldrb	r3, [r7, #0]
 800aac4:	2b2e      	cmp	r3, #46	; 0x2e
 800aac6:	d10a      	bne.n	800aade <_vfiprintf_r+0x182>
 800aac8:	787b      	ldrb	r3, [r7, #1]
 800aaca:	2b2a      	cmp	r3, #42	; 0x2a
 800aacc:	d137      	bne.n	800ab3e <_vfiprintf_r+0x1e2>
 800aace:	9b07      	ldr	r3, [sp, #28]
 800aad0:	3702      	adds	r7, #2
 800aad2:	1d1a      	adds	r2, r3, #4
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	9207      	str	r2, [sp, #28]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	db2d      	blt.n	800ab38 <_vfiprintf_r+0x1dc>
 800aadc:	9309      	str	r3, [sp, #36]	; 0x24
 800aade:	2203      	movs	r2, #3
 800aae0:	7839      	ldrb	r1, [r7, #0]
 800aae2:	4837      	ldr	r0, [pc, #220]	; (800abc0 <_vfiprintf_r+0x264>)
 800aae4:	f7fe ff0c 	bl	8009900 <memchr>
 800aae8:	2800      	cmp	r0, #0
 800aaea:	d007      	beq.n	800aafc <_vfiprintf_r+0x1a0>
 800aaec:	4b34      	ldr	r3, [pc, #208]	; (800abc0 <_vfiprintf_r+0x264>)
 800aaee:	682a      	ldr	r2, [r5, #0]
 800aaf0:	1ac0      	subs	r0, r0, r3
 800aaf2:	2340      	movs	r3, #64	; 0x40
 800aaf4:	4083      	lsls	r3, r0
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	3701      	adds	r7, #1
 800aafa:	602b      	str	r3, [r5, #0]
 800aafc:	7839      	ldrb	r1, [r7, #0]
 800aafe:	1c7b      	adds	r3, r7, #1
 800ab00:	2206      	movs	r2, #6
 800ab02:	4830      	ldr	r0, [pc, #192]	; (800abc4 <_vfiprintf_r+0x268>)
 800ab04:	9303      	str	r3, [sp, #12]
 800ab06:	7629      	strb	r1, [r5, #24]
 800ab08:	f7fe fefa 	bl	8009900 <memchr>
 800ab0c:	2800      	cmp	r0, #0
 800ab0e:	d045      	beq.n	800ab9c <_vfiprintf_r+0x240>
 800ab10:	4b2d      	ldr	r3, [pc, #180]	; (800abc8 <_vfiprintf_r+0x26c>)
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d127      	bne.n	800ab66 <_vfiprintf_r+0x20a>
 800ab16:	2207      	movs	r2, #7
 800ab18:	9b07      	ldr	r3, [sp, #28]
 800ab1a:	3307      	adds	r3, #7
 800ab1c:	4393      	bics	r3, r2
 800ab1e:	3308      	adds	r3, #8
 800ab20:	9307      	str	r3, [sp, #28]
 800ab22:	696b      	ldr	r3, [r5, #20]
 800ab24:	9a04      	ldr	r2, [sp, #16]
 800ab26:	189b      	adds	r3, r3, r2
 800ab28:	616b      	str	r3, [r5, #20]
 800ab2a:	e75d      	b.n	800a9e8 <_vfiprintf_r+0x8c>
 800ab2c:	210a      	movs	r1, #10
 800ab2e:	434b      	muls	r3, r1
 800ab30:	4667      	mov	r7, ip
 800ab32:	189b      	adds	r3, r3, r2
 800ab34:	3909      	subs	r1, #9
 800ab36:	e7a3      	b.n	800aa80 <_vfiprintf_r+0x124>
 800ab38:	2301      	movs	r3, #1
 800ab3a:	425b      	negs	r3, r3
 800ab3c:	e7ce      	b.n	800aadc <_vfiprintf_r+0x180>
 800ab3e:	2300      	movs	r3, #0
 800ab40:	001a      	movs	r2, r3
 800ab42:	3701      	adds	r7, #1
 800ab44:	606b      	str	r3, [r5, #4]
 800ab46:	7839      	ldrb	r1, [r7, #0]
 800ab48:	1c78      	adds	r0, r7, #1
 800ab4a:	3930      	subs	r1, #48	; 0x30
 800ab4c:	4684      	mov	ip, r0
 800ab4e:	2909      	cmp	r1, #9
 800ab50:	d903      	bls.n	800ab5a <_vfiprintf_r+0x1fe>
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d0c3      	beq.n	800aade <_vfiprintf_r+0x182>
 800ab56:	9209      	str	r2, [sp, #36]	; 0x24
 800ab58:	e7c1      	b.n	800aade <_vfiprintf_r+0x182>
 800ab5a:	230a      	movs	r3, #10
 800ab5c:	435a      	muls	r2, r3
 800ab5e:	4667      	mov	r7, ip
 800ab60:	1852      	adds	r2, r2, r1
 800ab62:	3b09      	subs	r3, #9
 800ab64:	e7ef      	b.n	800ab46 <_vfiprintf_r+0x1ea>
 800ab66:	ab07      	add	r3, sp, #28
 800ab68:	9300      	str	r3, [sp, #0]
 800ab6a:	0022      	movs	r2, r4
 800ab6c:	0029      	movs	r1, r5
 800ab6e:	0030      	movs	r0, r6
 800ab70:	4b16      	ldr	r3, [pc, #88]	; (800abcc <_vfiprintf_r+0x270>)
 800ab72:	f7fb ffc7 	bl	8006b04 <_printf_float>
 800ab76:	9004      	str	r0, [sp, #16]
 800ab78:	9b04      	ldr	r3, [sp, #16]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	d1d1      	bne.n	800ab22 <_vfiprintf_r+0x1c6>
 800ab7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab80:	07db      	lsls	r3, r3, #31
 800ab82:	d405      	bmi.n	800ab90 <_vfiprintf_r+0x234>
 800ab84:	89a3      	ldrh	r3, [r4, #12]
 800ab86:	059b      	lsls	r3, r3, #22
 800ab88:	d402      	bmi.n	800ab90 <_vfiprintf_r+0x234>
 800ab8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab8c:	f000 fac6 	bl	800b11c <__retarget_lock_release_recursive>
 800ab90:	89a3      	ldrh	r3, [r4, #12]
 800ab92:	065b      	lsls	r3, r3, #25
 800ab94:	d500      	bpl.n	800ab98 <_vfiprintf_r+0x23c>
 800ab96:	e70a      	b.n	800a9ae <_vfiprintf_r+0x52>
 800ab98:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ab9a:	e70a      	b.n	800a9b2 <_vfiprintf_r+0x56>
 800ab9c:	ab07      	add	r3, sp, #28
 800ab9e:	9300      	str	r3, [sp, #0]
 800aba0:	0022      	movs	r2, r4
 800aba2:	0029      	movs	r1, r5
 800aba4:	0030      	movs	r0, r6
 800aba6:	4b09      	ldr	r3, [pc, #36]	; (800abcc <_vfiprintf_r+0x270>)
 800aba8:	f7fc fa5e 	bl	8007068 <_printf_i>
 800abac:	e7e3      	b.n	800ab76 <_vfiprintf_r+0x21a>
 800abae:	46c0      	nop			; (mov r8, r8)
 800abb0:	0800bb3c 	.word	0x0800bb3c
 800abb4:	0800bb5c 	.word	0x0800bb5c
 800abb8:	0800bb1c 	.word	0x0800bb1c
 800abbc:	0800bacc 	.word	0x0800bacc
 800abc0:	0800bad2 	.word	0x0800bad2
 800abc4:	0800bad6 	.word	0x0800bad6
 800abc8:	08006b05 	.word	0x08006b05
 800abcc:	0800a939 	.word	0x0800a939

0800abd0 <__swbuf_r>:
 800abd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abd2:	0005      	movs	r5, r0
 800abd4:	000e      	movs	r6, r1
 800abd6:	0014      	movs	r4, r2
 800abd8:	2800      	cmp	r0, #0
 800abda:	d004      	beq.n	800abe6 <__swbuf_r+0x16>
 800abdc:	6983      	ldr	r3, [r0, #24]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d101      	bne.n	800abe6 <__swbuf_r+0x16>
 800abe2:	f000 f9f9 	bl	800afd8 <__sinit>
 800abe6:	4b22      	ldr	r3, [pc, #136]	; (800ac70 <__swbuf_r+0xa0>)
 800abe8:	429c      	cmp	r4, r3
 800abea:	d12e      	bne.n	800ac4a <__swbuf_r+0x7a>
 800abec:	686c      	ldr	r4, [r5, #4]
 800abee:	69a3      	ldr	r3, [r4, #24]
 800abf0:	60a3      	str	r3, [r4, #8]
 800abf2:	89a3      	ldrh	r3, [r4, #12]
 800abf4:	071b      	lsls	r3, r3, #28
 800abf6:	d532      	bpl.n	800ac5e <__swbuf_r+0x8e>
 800abf8:	6923      	ldr	r3, [r4, #16]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d02f      	beq.n	800ac5e <__swbuf_r+0x8e>
 800abfe:	6823      	ldr	r3, [r4, #0]
 800ac00:	6922      	ldr	r2, [r4, #16]
 800ac02:	b2f7      	uxtb	r7, r6
 800ac04:	1a98      	subs	r0, r3, r2
 800ac06:	6963      	ldr	r3, [r4, #20]
 800ac08:	b2f6      	uxtb	r6, r6
 800ac0a:	4283      	cmp	r3, r0
 800ac0c:	dc05      	bgt.n	800ac1a <__swbuf_r+0x4a>
 800ac0e:	0021      	movs	r1, r4
 800ac10:	0028      	movs	r0, r5
 800ac12:	f000 f93f 	bl	800ae94 <_fflush_r>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	d127      	bne.n	800ac6a <__swbuf_r+0x9a>
 800ac1a:	68a3      	ldr	r3, [r4, #8]
 800ac1c:	3001      	adds	r0, #1
 800ac1e:	3b01      	subs	r3, #1
 800ac20:	60a3      	str	r3, [r4, #8]
 800ac22:	6823      	ldr	r3, [r4, #0]
 800ac24:	1c5a      	adds	r2, r3, #1
 800ac26:	6022      	str	r2, [r4, #0]
 800ac28:	701f      	strb	r7, [r3, #0]
 800ac2a:	6963      	ldr	r3, [r4, #20]
 800ac2c:	4283      	cmp	r3, r0
 800ac2e:	d004      	beq.n	800ac3a <__swbuf_r+0x6a>
 800ac30:	89a3      	ldrh	r3, [r4, #12]
 800ac32:	07db      	lsls	r3, r3, #31
 800ac34:	d507      	bpl.n	800ac46 <__swbuf_r+0x76>
 800ac36:	2e0a      	cmp	r6, #10
 800ac38:	d105      	bne.n	800ac46 <__swbuf_r+0x76>
 800ac3a:	0021      	movs	r1, r4
 800ac3c:	0028      	movs	r0, r5
 800ac3e:	f000 f929 	bl	800ae94 <_fflush_r>
 800ac42:	2800      	cmp	r0, #0
 800ac44:	d111      	bne.n	800ac6a <__swbuf_r+0x9a>
 800ac46:	0030      	movs	r0, r6
 800ac48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac4a:	4b0a      	ldr	r3, [pc, #40]	; (800ac74 <__swbuf_r+0xa4>)
 800ac4c:	429c      	cmp	r4, r3
 800ac4e:	d101      	bne.n	800ac54 <__swbuf_r+0x84>
 800ac50:	68ac      	ldr	r4, [r5, #8]
 800ac52:	e7cc      	b.n	800abee <__swbuf_r+0x1e>
 800ac54:	4b08      	ldr	r3, [pc, #32]	; (800ac78 <__swbuf_r+0xa8>)
 800ac56:	429c      	cmp	r4, r3
 800ac58:	d1c9      	bne.n	800abee <__swbuf_r+0x1e>
 800ac5a:	68ec      	ldr	r4, [r5, #12]
 800ac5c:	e7c7      	b.n	800abee <__swbuf_r+0x1e>
 800ac5e:	0021      	movs	r1, r4
 800ac60:	0028      	movs	r0, r5
 800ac62:	f000 f80b 	bl	800ac7c <__swsetup_r>
 800ac66:	2800      	cmp	r0, #0
 800ac68:	d0c9      	beq.n	800abfe <__swbuf_r+0x2e>
 800ac6a:	2601      	movs	r6, #1
 800ac6c:	4276      	negs	r6, r6
 800ac6e:	e7ea      	b.n	800ac46 <__swbuf_r+0x76>
 800ac70:	0800bb3c 	.word	0x0800bb3c
 800ac74:	0800bb5c 	.word	0x0800bb5c
 800ac78:	0800bb1c 	.word	0x0800bb1c

0800ac7c <__swsetup_r>:
 800ac7c:	4b37      	ldr	r3, [pc, #220]	; (800ad5c <__swsetup_r+0xe0>)
 800ac7e:	b570      	push	{r4, r5, r6, lr}
 800ac80:	681d      	ldr	r5, [r3, #0]
 800ac82:	0006      	movs	r6, r0
 800ac84:	000c      	movs	r4, r1
 800ac86:	2d00      	cmp	r5, #0
 800ac88:	d005      	beq.n	800ac96 <__swsetup_r+0x1a>
 800ac8a:	69ab      	ldr	r3, [r5, #24]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d102      	bne.n	800ac96 <__swsetup_r+0x1a>
 800ac90:	0028      	movs	r0, r5
 800ac92:	f000 f9a1 	bl	800afd8 <__sinit>
 800ac96:	4b32      	ldr	r3, [pc, #200]	; (800ad60 <__swsetup_r+0xe4>)
 800ac98:	429c      	cmp	r4, r3
 800ac9a:	d10f      	bne.n	800acbc <__swsetup_r+0x40>
 800ac9c:	686c      	ldr	r4, [r5, #4]
 800ac9e:	230c      	movs	r3, #12
 800aca0:	5ee2      	ldrsh	r2, [r4, r3]
 800aca2:	b293      	uxth	r3, r2
 800aca4:	0711      	lsls	r1, r2, #28
 800aca6:	d42d      	bmi.n	800ad04 <__swsetup_r+0x88>
 800aca8:	06d9      	lsls	r1, r3, #27
 800acaa:	d411      	bmi.n	800acd0 <__swsetup_r+0x54>
 800acac:	2309      	movs	r3, #9
 800acae:	2001      	movs	r0, #1
 800acb0:	6033      	str	r3, [r6, #0]
 800acb2:	3337      	adds	r3, #55	; 0x37
 800acb4:	4313      	orrs	r3, r2
 800acb6:	81a3      	strh	r3, [r4, #12]
 800acb8:	4240      	negs	r0, r0
 800acba:	bd70      	pop	{r4, r5, r6, pc}
 800acbc:	4b29      	ldr	r3, [pc, #164]	; (800ad64 <__swsetup_r+0xe8>)
 800acbe:	429c      	cmp	r4, r3
 800acc0:	d101      	bne.n	800acc6 <__swsetup_r+0x4a>
 800acc2:	68ac      	ldr	r4, [r5, #8]
 800acc4:	e7eb      	b.n	800ac9e <__swsetup_r+0x22>
 800acc6:	4b28      	ldr	r3, [pc, #160]	; (800ad68 <__swsetup_r+0xec>)
 800acc8:	429c      	cmp	r4, r3
 800acca:	d1e8      	bne.n	800ac9e <__swsetup_r+0x22>
 800accc:	68ec      	ldr	r4, [r5, #12]
 800acce:	e7e6      	b.n	800ac9e <__swsetup_r+0x22>
 800acd0:	075b      	lsls	r3, r3, #29
 800acd2:	d513      	bpl.n	800acfc <__swsetup_r+0x80>
 800acd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800acd6:	2900      	cmp	r1, #0
 800acd8:	d008      	beq.n	800acec <__swsetup_r+0x70>
 800acda:	0023      	movs	r3, r4
 800acdc:	3344      	adds	r3, #68	; 0x44
 800acde:	4299      	cmp	r1, r3
 800ace0:	d002      	beq.n	800ace8 <__swsetup_r+0x6c>
 800ace2:	0030      	movs	r0, r6
 800ace4:	f7ff fb16 	bl	800a314 <_free_r>
 800ace8:	2300      	movs	r3, #0
 800acea:	6363      	str	r3, [r4, #52]	; 0x34
 800acec:	2224      	movs	r2, #36	; 0x24
 800acee:	89a3      	ldrh	r3, [r4, #12]
 800acf0:	4393      	bics	r3, r2
 800acf2:	81a3      	strh	r3, [r4, #12]
 800acf4:	2300      	movs	r3, #0
 800acf6:	6063      	str	r3, [r4, #4]
 800acf8:	6923      	ldr	r3, [r4, #16]
 800acfa:	6023      	str	r3, [r4, #0]
 800acfc:	2308      	movs	r3, #8
 800acfe:	89a2      	ldrh	r2, [r4, #12]
 800ad00:	4313      	orrs	r3, r2
 800ad02:	81a3      	strh	r3, [r4, #12]
 800ad04:	6923      	ldr	r3, [r4, #16]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d10b      	bne.n	800ad22 <__swsetup_r+0xa6>
 800ad0a:	21a0      	movs	r1, #160	; 0xa0
 800ad0c:	2280      	movs	r2, #128	; 0x80
 800ad0e:	89a3      	ldrh	r3, [r4, #12]
 800ad10:	0089      	lsls	r1, r1, #2
 800ad12:	0092      	lsls	r2, r2, #2
 800ad14:	400b      	ands	r3, r1
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d003      	beq.n	800ad22 <__swsetup_r+0xa6>
 800ad1a:	0021      	movs	r1, r4
 800ad1c:	0030      	movs	r0, r6
 800ad1e:	f000 fa27 	bl	800b170 <__smakebuf_r>
 800ad22:	220c      	movs	r2, #12
 800ad24:	5ea3      	ldrsh	r3, [r4, r2]
 800ad26:	2001      	movs	r0, #1
 800ad28:	001a      	movs	r2, r3
 800ad2a:	b299      	uxth	r1, r3
 800ad2c:	4002      	ands	r2, r0
 800ad2e:	4203      	tst	r3, r0
 800ad30:	d00f      	beq.n	800ad52 <__swsetup_r+0xd6>
 800ad32:	2200      	movs	r2, #0
 800ad34:	60a2      	str	r2, [r4, #8]
 800ad36:	6962      	ldr	r2, [r4, #20]
 800ad38:	4252      	negs	r2, r2
 800ad3a:	61a2      	str	r2, [r4, #24]
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	6922      	ldr	r2, [r4, #16]
 800ad40:	4282      	cmp	r2, r0
 800ad42:	d1ba      	bne.n	800acba <__swsetup_r+0x3e>
 800ad44:	060a      	lsls	r2, r1, #24
 800ad46:	d5b8      	bpl.n	800acba <__swsetup_r+0x3e>
 800ad48:	2240      	movs	r2, #64	; 0x40
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	81a3      	strh	r3, [r4, #12]
 800ad4e:	3801      	subs	r0, #1
 800ad50:	e7b3      	b.n	800acba <__swsetup_r+0x3e>
 800ad52:	0788      	lsls	r0, r1, #30
 800ad54:	d400      	bmi.n	800ad58 <__swsetup_r+0xdc>
 800ad56:	6962      	ldr	r2, [r4, #20]
 800ad58:	60a2      	str	r2, [r4, #8]
 800ad5a:	e7ef      	b.n	800ad3c <__swsetup_r+0xc0>
 800ad5c:	2000000c 	.word	0x2000000c
 800ad60:	0800bb3c 	.word	0x0800bb3c
 800ad64:	0800bb5c 	.word	0x0800bb5c
 800ad68:	0800bb1c 	.word	0x0800bb1c

0800ad6c <abort>:
 800ad6c:	2006      	movs	r0, #6
 800ad6e:	b510      	push	{r4, lr}
 800ad70:	f000 fa74 	bl	800b25c <raise>
 800ad74:	2001      	movs	r0, #1
 800ad76:	f7f9 f8d0 	bl	8003f1a <_exit>
	...

0800ad7c <__sflush_r>:
 800ad7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad7e:	898b      	ldrh	r3, [r1, #12]
 800ad80:	0005      	movs	r5, r0
 800ad82:	000c      	movs	r4, r1
 800ad84:	071a      	lsls	r2, r3, #28
 800ad86:	d45f      	bmi.n	800ae48 <__sflush_r+0xcc>
 800ad88:	684a      	ldr	r2, [r1, #4]
 800ad8a:	2a00      	cmp	r2, #0
 800ad8c:	dc04      	bgt.n	800ad98 <__sflush_r+0x1c>
 800ad8e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ad90:	2a00      	cmp	r2, #0
 800ad92:	dc01      	bgt.n	800ad98 <__sflush_r+0x1c>
 800ad94:	2000      	movs	r0, #0
 800ad96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad98:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ad9a:	2f00      	cmp	r7, #0
 800ad9c:	d0fa      	beq.n	800ad94 <__sflush_r+0x18>
 800ad9e:	2200      	movs	r2, #0
 800ada0:	2180      	movs	r1, #128	; 0x80
 800ada2:	682e      	ldr	r6, [r5, #0]
 800ada4:	602a      	str	r2, [r5, #0]
 800ada6:	001a      	movs	r2, r3
 800ada8:	0149      	lsls	r1, r1, #5
 800adaa:	400a      	ands	r2, r1
 800adac:	420b      	tst	r3, r1
 800adae:	d034      	beq.n	800ae1a <__sflush_r+0x9e>
 800adb0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800adb2:	89a3      	ldrh	r3, [r4, #12]
 800adb4:	075b      	lsls	r3, r3, #29
 800adb6:	d506      	bpl.n	800adc6 <__sflush_r+0x4a>
 800adb8:	6863      	ldr	r3, [r4, #4]
 800adba:	1ac0      	subs	r0, r0, r3
 800adbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <__sflush_r+0x4a>
 800adc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800adc4:	1ac0      	subs	r0, r0, r3
 800adc6:	0002      	movs	r2, r0
 800adc8:	6a21      	ldr	r1, [r4, #32]
 800adca:	2300      	movs	r3, #0
 800adcc:	0028      	movs	r0, r5
 800adce:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800add0:	47b8      	blx	r7
 800add2:	89a1      	ldrh	r1, [r4, #12]
 800add4:	1c43      	adds	r3, r0, #1
 800add6:	d106      	bne.n	800ade6 <__sflush_r+0x6a>
 800add8:	682b      	ldr	r3, [r5, #0]
 800adda:	2b1d      	cmp	r3, #29
 800addc:	d831      	bhi.n	800ae42 <__sflush_r+0xc6>
 800adde:	4a2c      	ldr	r2, [pc, #176]	; (800ae90 <__sflush_r+0x114>)
 800ade0:	40da      	lsrs	r2, r3
 800ade2:	07d3      	lsls	r3, r2, #31
 800ade4:	d52d      	bpl.n	800ae42 <__sflush_r+0xc6>
 800ade6:	2300      	movs	r3, #0
 800ade8:	6063      	str	r3, [r4, #4]
 800adea:	6923      	ldr	r3, [r4, #16]
 800adec:	6023      	str	r3, [r4, #0]
 800adee:	04cb      	lsls	r3, r1, #19
 800adf0:	d505      	bpl.n	800adfe <__sflush_r+0x82>
 800adf2:	1c43      	adds	r3, r0, #1
 800adf4:	d102      	bne.n	800adfc <__sflush_r+0x80>
 800adf6:	682b      	ldr	r3, [r5, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d100      	bne.n	800adfe <__sflush_r+0x82>
 800adfc:	6560      	str	r0, [r4, #84]	; 0x54
 800adfe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae00:	602e      	str	r6, [r5, #0]
 800ae02:	2900      	cmp	r1, #0
 800ae04:	d0c6      	beq.n	800ad94 <__sflush_r+0x18>
 800ae06:	0023      	movs	r3, r4
 800ae08:	3344      	adds	r3, #68	; 0x44
 800ae0a:	4299      	cmp	r1, r3
 800ae0c:	d002      	beq.n	800ae14 <__sflush_r+0x98>
 800ae0e:	0028      	movs	r0, r5
 800ae10:	f7ff fa80 	bl	800a314 <_free_r>
 800ae14:	2000      	movs	r0, #0
 800ae16:	6360      	str	r0, [r4, #52]	; 0x34
 800ae18:	e7bd      	b.n	800ad96 <__sflush_r+0x1a>
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	0028      	movs	r0, r5
 800ae1e:	6a21      	ldr	r1, [r4, #32]
 800ae20:	47b8      	blx	r7
 800ae22:	1c43      	adds	r3, r0, #1
 800ae24:	d1c5      	bne.n	800adb2 <__sflush_r+0x36>
 800ae26:	682b      	ldr	r3, [r5, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d0c2      	beq.n	800adb2 <__sflush_r+0x36>
 800ae2c:	2b1d      	cmp	r3, #29
 800ae2e:	d001      	beq.n	800ae34 <__sflush_r+0xb8>
 800ae30:	2b16      	cmp	r3, #22
 800ae32:	d101      	bne.n	800ae38 <__sflush_r+0xbc>
 800ae34:	602e      	str	r6, [r5, #0]
 800ae36:	e7ad      	b.n	800ad94 <__sflush_r+0x18>
 800ae38:	2340      	movs	r3, #64	; 0x40
 800ae3a:	89a2      	ldrh	r2, [r4, #12]
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	81a3      	strh	r3, [r4, #12]
 800ae40:	e7a9      	b.n	800ad96 <__sflush_r+0x1a>
 800ae42:	2340      	movs	r3, #64	; 0x40
 800ae44:	430b      	orrs	r3, r1
 800ae46:	e7fa      	b.n	800ae3e <__sflush_r+0xc2>
 800ae48:	690f      	ldr	r7, [r1, #16]
 800ae4a:	2f00      	cmp	r7, #0
 800ae4c:	d0a2      	beq.n	800ad94 <__sflush_r+0x18>
 800ae4e:	680a      	ldr	r2, [r1, #0]
 800ae50:	600f      	str	r7, [r1, #0]
 800ae52:	1bd2      	subs	r2, r2, r7
 800ae54:	9201      	str	r2, [sp, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	079b      	lsls	r3, r3, #30
 800ae5a:	d100      	bne.n	800ae5e <__sflush_r+0xe2>
 800ae5c:	694a      	ldr	r2, [r1, #20]
 800ae5e:	60a2      	str	r2, [r4, #8]
 800ae60:	9b01      	ldr	r3, [sp, #4]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	dc00      	bgt.n	800ae68 <__sflush_r+0xec>
 800ae66:	e795      	b.n	800ad94 <__sflush_r+0x18>
 800ae68:	003a      	movs	r2, r7
 800ae6a:	0028      	movs	r0, r5
 800ae6c:	9b01      	ldr	r3, [sp, #4]
 800ae6e:	6a21      	ldr	r1, [r4, #32]
 800ae70:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae72:	47b0      	blx	r6
 800ae74:	2800      	cmp	r0, #0
 800ae76:	dc06      	bgt.n	800ae86 <__sflush_r+0x10a>
 800ae78:	2340      	movs	r3, #64	; 0x40
 800ae7a:	2001      	movs	r0, #1
 800ae7c:	89a2      	ldrh	r2, [r4, #12]
 800ae7e:	4240      	negs	r0, r0
 800ae80:	4313      	orrs	r3, r2
 800ae82:	81a3      	strh	r3, [r4, #12]
 800ae84:	e787      	b.n	800ad96 <__sflush_r+0x1a>
 800ae86:	9b01      	ldr	r3, [sp, #4]
 800ae88:	183f      	adds	r7, r7, r0
 800ae8a:	1a1b      	subs	r3, r3, r0
 800ae8c:	9301      	str	r3, [sp, #4]
 800ae8e:	e7e7      	b.n	800ae60 <__sflush_r+0xe4>
 800ae90:	20400001 	.word	0x20400001

0800ae94 <_fflush_r>:
 800ae94:	690b      	ldr	r3, [r1, #16]
 800ae96:	b570      	push	{r4, r5, r6, lr}
 800ae98:	0005      	movs	r5, r0
 800ae9a:	000c      	movs	r4, r1
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d102      	bne.n	800aea6 <_fflush_r+0x12>
 800aea0:	2500      	movs	r5, #0
 800aea2:	0028      	movs	r0, r5
 800aea4:	bd70      	pop	{r4, r5, r6, pc}
 800aea6:	2800      	cmp	r0, #0
 800aea8:	d004      	beq.n	800aeb4 <_fflush_r+0x20>
 800aeaa:	6983      	ldr	r3, [r0, #24]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d101      	bne.n	800aeb4 <_fflush_r+0x20>
 800aeb0:	f000 f892 	bl	800afd8 <__sinit>
 800aeb4:	4b14      	ldr	r3, [pc, #80]	; (800af08 <_fflush_r+0x74>)
 800aeb6:	429c      	cmp	r4, r3
 800aeb8:	d11b      	bne.n	800aef2 <_fflush_r+0x5e>
 800aeba:	686c      	ldr	r4, [r5, #4]
 800aebc:	220c      	movs	r2, #12
 800aebe:	5ea3      	ldrsh	r3, [r4, r2]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d0ed      	beq.n	800aea0 <_fflush_r+0xc>
 800aec4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aec6:	07d2      	lsls	r2, r2, #31
 800aec8:	d404      	bmi.n	800aed4 <_fflush_r+0x40>
 800aeca:	059b      	lsls	r3, r3, #22
 800aecc:	d402      	bmi.n	800aed4 <_fflush_r+0x40>
 800aece:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aed0:	f000 f923 	bl	800b11a <__retarget_lock_acquire_recursive>
 800aed4:	0028      	movs	r0, r5
 800aed6:	0021      	movs	r1, r4
 800aed8:	f7ff ff50 	bl	800ad7c <__sflush_r>
 800aedc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aede:	0005      	movs	r5, r0
 800aee0:	07db      	lsls	r3, r3, #31
 800aee2:	d4de      	bmi.n	800aea2 <_fflush_r+0xe>
 800aee4:	89a3      	ldrh	r3, [r4, #12]
 800aee6:	059b      	lsls	r3, r3, #22
 800aee8:	d4db      	bmi.n	800aea2 <_fflush_r+0xe>
 800aeea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aeec:	f000 f916 	bl	800b11c <__retarget_lock_release_recursive>
 800aef0:	e7d7      	b.n	800aea2 <_fflush_r+0xe>
 800aef2:	4b06      	ldr	r3, [pc, #24]	; (800af0c <_fflush_r+0x78>)
 800aef4:	429c      	cmp	r4, r3
 800aef6:	d101      	bne.n	800aefc <_fflush_r+0x68>
 800aef8:	68ac      	ldr	r4, [r5, #8]
 800aefa:	e7df      	b.n	800aebc <_fflush_r+0x28>
 800aefc:	4b04      	ldr	r3, [pc, #16]	; (800af10 <_fflush_r+0x7c>)
 800aefe:	429c      	cmp	r4, r3
 800af00:	d1dc      	bne.n	800aebc <_fflush_r+0x28>
 800af02:	68ec      	ldr	r4, [r5, #12]
 800af04:	e7da      	b.n	800aebc <_fflush_r+0x28>
 800af06:	46c0      	nop			; (mov r8, r8)
 800af08:	0800bb3c 	.word	0x0800bb3c
 800af0c:	0800bb5c 	.word	0x0800bb5c
 800af10:	0800bb1c 	.word	0x0800bb1c

0800af14 <std>:
 800af14:	2300      	movs	r3, #0
 800af16:	b510      	push	{r4, lr}
 800af18:	0004      	movs	r4, r0
 800af1a:	6003      	str	r3, [r0, #0]
 800af1c:	6043      	str	r3, [r0, #4]
 800af1e:	6083      	str	r3, [r0, #8]
 800af20:	8181      	strh	r1, [r0, #12]
 800af22:	6643      	str	r3, [r0, #100]	; 0x64
 800af24:	0019      	movs	r1, r3
 800af26:	81c2      	strh	r2, [r0, #14]
 800af28:	6103      	str	r3, [r0, #16]
 800af2a:	6143      	str	r3, [r0, #20]
 800af2c:	6183      	str	r3, [r0, #24]
 800af2e:	2208      	movs	r2, #8
 800af30:	305c      	adds	r0, #92	; 0x5c
 800af32:	f7fb fd35 	bl	80069a0 <memset>
 800af36:	4b05      	ldr	r3, [pc, #20]	; (800af4c <std+0x38>)
 800af38:	6224      	str	r4, [r4, #32]
 800af3a:	6263      	str	r3, [r4, #36]	; 0x24
 800af3c:	4b04      	ldr	r3, [pc, #16]	; (800af50 <std+0x3c>)
 800af3e:	62a3      	str	r3, [r4, #40]	; 0x28
 800af40:	4b04      	ldr	r3, [pc, #16]	; (800af54 <std+0x40>)
 800af42:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af44:	4b04      	ldr	r3, [pc, #16]	; (800af58 <std+0x44>)
 800af46:	6323      	str	r3, [r4, #48]	; 0x30
 800af48:	bd10      	pop	{r4, pc}
 800af4a:	46c0      	nop			; (mov r8, r8)
 800af4c:	0800b29d 	.word	0x0800b29d
 800af50:	0800b2c5 	.word	0x0800b2c5
 800af54:	0800b2fd 	.word	0x0800b2fd
 800af58:	0800b329 	.word	0x0800b329

0800af5c <_cleanup_r>:
 800af5c:	b510      	push	{r4, lr}
 800af5e:	4902      	ldr	r1, [pc, #8]	; (800af68 <_cleanup_r+0xc>)
 800af60:	f000 f8ba 	bl	800b0d8 <_fwalk_reent>
 800af64:	bd10      	pop	{r4, pc}
 800af66:	46c0      	nop			; (mov r8, r8)
 800af68:	0800ae95 	.word	0x0800ae95

0800af6c <__sfmoreglue>:
 800af6c:	b570      	push	{r4, r5, r6, lr}
 800af6e:	2568      	movs	r5, #104	; 0x68
 800af70:	1e4a      	subs	r2, r1, #1
 800af72:	4355      	muls	r5, r2
 800af74:	000e      	movs	r6, r1
 800af76:	0029      	movs	r1, r5
 800af78:	3174      	adds	r1, #116	; 0x74
 800af7a:	f7ff fa37 	bl	800a3ec <_malloc_r>
 800af7e:	1e04      	subs	r4, r0, #0
 800af80:	d008      	beq.n	800af94 <__sfmoreglue+0x28>
 800af82:	2100      	movs	r1, #0
 800af84:	002a      	movs	r2, r5
 800af86:	6001      	str	r1, [r0, #0]
 800af88:	6046      	str	r6, [r0, #4]
 800af8a:	300c      	adds	r0, #12
 800af8c:	60a0      	str	r0, [r4, #8]
 800af8e:	3268      	adds	r2, #104	; 0x68
 800af90:	f7fb fd06 	bl	80069a0 <memset>
 800af94:	0020      	movs	r0, r4
 800af96:	bd70      	pop	{r4, r5, r6, pc}

0800af98 <__sfp_lock_acquire>:
 800af98:	b510      	push	{r4, lr}
 800af9a:	4802      	ldr	r0, [pc, #8]	; (800afa4 <__sfp_lock_acquire+0xc>)
 800af9c:	f000 f8bd 	bl	800b11a <__retarget_lock_acquire_recursive>
 800afa0:	bd10      	pop	{r4, pc}
 800afa2:	46c0      	nop			; (mov r8, r8)
 800afa4:	2000036d 	.word	0x2000036d

0800afa8 <__sfp_lock_release>:
 800afa8:	b510      	push	{r4, lr}
 800afaa:	4802      	ldr	r0, [pc, #8]	; (800afb4 <__sfp_lock_release+0xc>)
 800afac:	f000 f8b6 	bl	800b11c <__retarget_lock_release_recursive>
 800afb0:	bd10      	pop	{r4, pc}
 800afb2:	46c0      	nop			; (mov r8, r8)
 800afb4:	2000036d 	.word	0x2000036d

0800afb8 <__sinit_lock_acquire>:
 800afb8:	b510      	push	{r4, lr}
 800afba:	4802      	ldr	r0, [pc, #8]	; (800afc4 <__sinit_lock_acquire+0xc>)
 800afbc:	f000 f8ad 	bl	800b11a <__retarget_lock_acquire_recursive>
 800afc0:	bd10      	pop	{r4, pc}
 800afc2:	46c0      	nop			; (mov r8, r8)
 800afc4:	2000036e 	.word	0x2000036e

0800afc8 <__sinit_lock_release>:
 800afc8:	b510      	push	{r4, lr}
 800afca:	4802      	ldr	r0, [pc, #8]	; (800afd4 <__sinit_lock_release+0xc>)
 800afcc:	f000 f8a6 	bl	800b11c <__retarget_lock_release_recursive>
 800afd0:	bd10      	pop	{r4, pc}
 800afd2:	46c0      	nop			; (mov r8, r8)
 800afd4:	2000036e 	.word	0x2000036e

0800afd8 <__sinit>:
 800afd8:	b513      	push	{r0, r1, r4, lr}
 800afda:	0004      	movs	r4, r0
 800afdc:	f7ff ffec 	bl	800afb8 <__sinit_lock_acquire>
 800afe0:	69a3      	ldr	r3, [r4, #24]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d002      	beq.n	800afec <__sinit+0x14>
 800afe6:	f7ff ffef 	bl	800afc8 <__sinit_lock_release>
 800afea:	bd13      	pop	{r0, r1, r4, pc}
 800afec:	64a3      	str	r3, [r4, #72]	; 0x48
 800afee:	64e3      	str	r3, [r4, #76]	; 0x4c
 800aff0:	6523      	str	r3, [r4, #80]	; 0x50
 800aff2:	4b13      	ldr	r3, [pc, #76]	; (800b040 <__sinit+0x68>)
 800aff4:	4a13      	ldr	r2, [pc, #76]	; (800b044 <__sinit+0x6c>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	62a2      	str	r2, [r4, #40]	; 0x28
 800affa:	9301      	str	r3, [sp, #4]
 800affc:	42a3      	cmp	r3, r4
 800affe:	d101      	bne.n	800b004 <__sinit+0x2c>
 800b000:	2301      	movs	r3, #1
 800b002:	61a3      	str	r3, [r4, #24]
 800b004:	0020      	movs	r0, r4
 800b006:	f000 f81f 	bl	800b048 <__sfp>
 800b00a:	6060      	str	r0, [r4, #4]
 800b00c:	0020      	movs	r0, r4
 800b00e:	f000 f81b 	bl	800b048 <__sfp>
 800b012:	60a0      	str	r0, [r4, #8]
 800b014:	0020      	movs	r0, r4
 800b016:	f000 f817 	bl	800b048 <__sfp>
 800b01a:	2200      	movs	r2, #0
 800b01c:	2104      	movs	r1, #4
 800b01e:	60e0      	str	r0, [r4, #12]
 800b020:	6860      	ldr	r0, [r4, #4]
 800b022:	f7ff ff77 	bl	800af14 <std>
 800b026:	2201      	movs	r2, #1
 800b028:	2109      	movs	r1, #9
 800b02a:	68a0      	ldr	r0, [r4, #8]
 800b02c:	f7ff ff72 	bl	800af14 <std>
 800b030:	2202      	movs	r2, #2
 800b032:	2112      	movs	r1, #18
 800b034:	68e0      	ldr	r0, [r4, #12]
 800b036:	f7ff ff6d 	bl	800af14 <std>
 800b03a:	2301      	movs	r3, #1
 800b03c:	61a3      	str	r3, [r4, #24]
 800b03e:	e7d2      	b.n	800afe6 <__sinit+0xe>
 800b040:	0800b6d8 	.word	0x0800b6d8
 800b044:	0800af5d 	.word	0x0800af5d

0800b048 <__sfp>:
 800b048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04a:	0007      	movs	r7, r0
 800b04c:	f7ff ffa4 	bl	800af98 <__sfp_lock_acquire>
 800b050:	4b1f      	ldr	r3, [pc, #124]	; (800b0d0 <__sfp+0x88>)
 800b052:	681e      	ldr	r6, [r3, #0]
 800b054:	69b3      	ldr	r3, [r6, #24]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d102      	bne.n	800b060 <__sfp+0x18>
 800b05a:	0030      	movs	r0, r6
 800b05c:	f7ff ffbc 	bl	800afd8 <__sinit>
 800b060:	3648      	adds	r6, #72	; 0x48
 800b062:	68b4      	ldr	r4, [r6, #8]
 800b064:	6873      	ldr	r3, [r6, #4]
 800b066:	3b01      	subs	r3, #1
 800b068:	d504      	bpl.n	800b074 <__sfp+0x2c>
 800b06a:	6833      	ldr	r3, [r6, #0]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d022      	beq.n	800b0b6 <__sfp+0x6e>
 800b070:	6836      	ldr	r6, [r6, #0]
 800b072:	e7f6      	b.n	800b062 <__sfp+0x1a>
 800b074:	220c      	movs	r2, #12
 800b076:	5ea5      	ldrsh	r5, [r4, r2]
 800b078:	2d00      	cmp	r5, #0
 800b07a:	d11a      	bne.n	800b0b2 <__sfp+0x6a>
 800b07c:	0020      	movs	r0, r4
 800b07e:	4b15      	ldr	r3, [pc, #84]	; (800b0d4 <__sfp+0x8c>)
 800b080:	3058      	adds	r0, #88	; 0x58
 800b082:	60e3      	str	r3, [r4, #12]
 800b084:	6665      	str	r5, [r4, #100]	; 0x64
 800b086:	f000 f847 	bl	800b118 <__retarget_lock_init_recursive>
 800b08a:	f7ff ff8d 	bl	800afa8 <__sfp_lock_release>
 800b08e:	0020      	movs	r0, r4
 800b090:	2208      	movs	r2, #8
 800b092:	0029      	movs	r1, r5
 800b094:	6025      	str	r5, [r4, #0]
 800b096:	60a5      	str	r5, [r4, #8]
 800b098:	6065      	str	r5, [r4, #4]
 800b09a:	6125      	str	r5, [r4, #16]
 800b09c:	6165      	str	r5, [r4, #20]
 800b09e:	61a5      	str	r5, [r4, #24]
 800b0a0:	305c      	adds	r0, #92	; 0x5c
 800b0a2:	f7fb fc7d 	bl	80069a0 <memset>
 800b0a6:	6365      	str	r5, [r4, #52]	; 0x34
 800b0a8:	63a5      	str	r5, [r4, #56]	; 0x38
 800b0aa:	64a5      	str	r5, [r4, #72]	; 0x48
 800b0ac:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b0ae:	0020      	movs	r0, r4
 800b0b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0b2:	3468      	adds	r4, #104	; 0x68
 800b0b4:	e7d7      	b.n	800b066 <__sfp+0x1e>
 800b0b6:	2104      	movs	r1, #4
 800b0b8:	0038      	movs	r0, r7
 800b0ba:	f7ff ff57 	bl	800af6c <__sfmoreglue>
 800b0be:	1e04      	subs	r4, r0, #0
 800b0c0:	6030      	str	r0, [r6, #0]
 800b0c2:	d1d5      	bne.n	800b070 <__sfp+0x28>
 800b0c4:	f7ff ff70 	bl	800afa8 <__sfp_lock_release>
 800b0c8:	230c      	movs	r3, #12
 800b0ca:	603b      	str	r3, [r7, #0]
 800b0cc:	e7ef      	b.n	800b0ae <__sfp+0x66>
 800b0ce:	46c0      	nop			; (mov r8, r8)
 800b0d0:	0800b6d8 	.word	0x0800b6d8
 800b0d4:	ffff0001 	.word	0xffff0001

0800b0d8 <_fwalk_reent>:
 800b0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0da:	0004      	movs	r4, r0
 800b0dc:	0006      	movs	r6, r0
 800b0de:	2700      	movs	r7, #0
 800b0e0:	9101      	str	r1, [sp, #4]
 800b0e2:	3448      	adds	r4, #72	; 0x48
 800b0e4:	6863      	ldr	r3, [r4, #4]
 800b0e6:	68a5      	ldr	r5, [r4, #8]
 800b0e8:	9300      	str	r3, [sp, #0]
 800b0ea:	9b00      	ldr	r3, [sp, #0]
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	d504      	bpl.n	800b0fc <_fwalk_reent+0x24>
 800b0f2:	6824      	ldr	r4, [r4, #0]
 800b0f4:	2c00      	cmp	r4, #0
 800b0f6:	d1f5      	bne.n	800b0e4 <_fwalk_reent+0xc>
 800b0f8:	0038      	movs	r0, r7
 800b0fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b0fc:	89ab      	ldrh	r3, [r5, #12]
 800b0fe:	2b01      	cmp	r3, #1
 800b100:	d908      	bls.n	800b114 <_fwalk_reent+0x3c>
 800b102:	220e      	movs	r2, #14
 800b104:	5eab      	ldrsh	r3, [r5, r2]
 800b106:	3301      	adds	r3, #1
 800b108:	d004      	beq.n	800b114 <_fwalk_reent+0x3c>
 800b10a:	0029      	movs	r1, r5
 800b10c:	0030      	movs	r0, r6
 800b10e:	9b01      	ldr	r3, [sp, #4]
 800b110:	4798      	blx	r3
 800b112:	4307      	orrs	r7, r0
 800b114:	3568      	adds	r5, #104	; 0x68
 800b116:	e7e8      	b.n	800b0ea <_fwalk_reent+0x12>

0800b118 <__retarget_lock_init_recursive>:
 800b118:	4770      	bx	lr

0800b11a <__retarget_lock_acquire_recursive>:
 800b11a:	4770      	bx	lr

0800b11c <__retarget_lock_release_recursive>:
 800b11c:	4770      	bx	lr
	...

0800b120 <__swhatbuf_r>:
 800b120:	b570      	push	{r4, r5, r6, lr}
 800b122:	000e      	movs	r6, r1
 800b124:	001d      	movs	r5, r3
 800b126:	230e      	movs	r3, #14
 800b128:	5ec9      	ldrsh	r1, [r1, r3]
 800b12a:	0014      	movs	r4, r2
 800b12c:	b096      	sub	sp, #88	; 0x58
 800b12e:	2900      	cmp	r1, #0
 800b130:	da08      	bge.n	800b144 <__swhatbuf_r+0x24>
 800b132:	220c      	movs	r2, #12
 800b134:	5eb3      	ldrsh	r3, [r6, r2]
 800b136:	2200      	movs	r2, #0
 800b138:	602a      	str	r2, [r5, #0]
 800b13a:	061b      	lsls	r3, r3, #24
 800b13c:	d411      	bmi.n	800b162 <__swhatbuf_r+0x42>
 800b13e:	2380      	movs	r3, #128	; 0x80
 800b140:	00db      	lsls	r3, r3, #3
 800b142:	e00f      	b.n	800b164 <__swhatbuf_r+0x44>
 800b144:	466a      	mov	r2, sp
 800b146:	f000 f91b 	bl	800b380 <_fstat_r>
 800b14a:	2800      	cmp	r0, #0
 800b14c:	dbf1      	blt.n	800b132 <__swhatbuf_r+0x12>
 800b14e:	23f0      	movs	r3, #240	; 0xf0
 800b150:	9901      	ldr	r1, [sp, #4]
 800b152:	021b      	lsls	r3, r3, #8
 800b154:	4019      	ands	r1, r3
 800b156:	4b05      	ldr	r3, [pc, #20]	; (800b16c <__swhatbuf_r+0x4c>)
 800b158:	18c9      	adds	r1, r1, r3
 800b15a:	424b      	negs	r3, r1
 800b15c:	4159      	adcs	r1, r3
 800b15e:	6029      	str	r1, [r5, #0]
 800b160:	e7ed      	b.n	800b13e <__swhatbuf_r+0x1e>
 800b162:	2340      	movs	r3, #64	; 0x40
 800b164:	2000      	movs	r0, #0
 800b166:	6023      	str	r3, [r4, #0]
 800b168:	b016      	add	sp, #88	; 0x58
 800b16a:	bd70      	pop	{r4, r5, r6, pc}
 800b16c:	ffffe000 	.word	0xffffe000

0800b170 <__smakebuf_r>:
 800b170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b172:	2602      	movs	r6, #2
 800b174:	898b      	ldrh	r3, [r1, #12]
 800b176:	0005      	movs	r5, r0
 800b178:	000c      	movs	r4, r1
 800b17a:	4233      	tst	r3, r6
 800b17c:	d006      	beq.n	800b18c <__smakebuf_r+0x1c>
 800b17e:	0023      	movs	r3, r4
 800b180:	3347      	adds	r3, #71	; 0x47
 800b182:	6023      	str	r3, [r4, #0]
 800b184:	6123      	str	r3, [r4, #16]
 800b186:	2301      	movs	r3, #1
 800b188:	6163      	str	r3, [r4, #20]
 800b18a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b18c:	466a      	mov	r2, sp
 800b18e:	ab01      	add	r3, sp, #4
 800b190:	f7ff ffc6 	bl	800b120 <__swhatbuf_r>
 800b194:	9900      	ldr	r1, [sp, #0]
 800b196:	0007      	movs	r7, r0
 800b198:	0028      	movs	r0, r5
 800b19a:	f7ff f927 	bl	800a3ec <_malloc_r>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d108      	bne.n	800b1b4 <__smakebuf_r+0x44>
 800b1a2:	220c      	movs	r2, #12
 800b1a4:	5ea3      	ldrsh	r3, [r4, r2]
 800b1a6:	059a      	lsls	r2, r3, #22
 800b1a8:	d4ef      	bmi.n	800b18a <__smakebuf_r+0x1a>
 800b1aa:	2203      	movs	r2, #3
 800b1ac:	4393      	bics	r3, r2
 800b1ae:	431e      	orrs	r6, r3
 800b1b0:	81a6      	strh	r6, [r4, #12]
 800b1b2:	e7e4      	b.n	800b17e <__smakebuf_r+0xe>
 800b1b4:	4b0f      	ldr	r3, [pc, #60]	; (800b1f4 <__smakebuf_r+0x84>)
 800b1b6:	62ab      	str	r3, [r5, #40]	; 0x28
 800b1b8:	2380      	movs	r3, #128	; 0x80
 800b1ba:	89a2      	ldrh	r2, [r4, #12]
 800b1bc:	6020      	str	r0, [r4, #0]
 800b1be:	4313      	orrs	r3, r2
 800b1c0:	81a3      	strh	r3, [r4, #12]
 800b1c2:	9b00      	ldr	r3, [sp, #0]
 800b1c4:	6120      	str	r0, [r4, #16]
 800b1c6:	6163      	str	r3, [r4, #20]
 800b1c8:	9b01      	ldr	r3, [sp, #4]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00d      	beq.n	800b1ea <__smakebuf_r+0x7a>
 800b1ce:	0028      	movs	r0, r5
 800b1d0:	230e      	movs	r3, #14
 800b1d2:	5ee1      	ldrsh	r1, [r4, r3]
 800b1d4:	f000 f8e6 	bl	800b3a4 <_isatty_r>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	d006      	beq.n	800b1ea <__smakebuf_r+0x7a>
 800b1dc:	2203      	movs	r2, #3
 800b1de:	89a3      	ldrh	r3, [r4, #12]
 800b1e0:	4393      	bics	r3, r2
 800b1e2:	001a      	movs	r2, r3
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	81a3      	strh	r3, [r4, #12]
 800b1ea:	89a0      	ldrh	r0, [r4, #12]
 800b1ec:	4307      	orrs	r7, r0
 800b1ee:	81a7      	strh	r7, [r4, #12]
 800b1f0:	e7cb      	b.n	800b18a <__smakebuf_r+0x1a>
 800b1f2:	46c0      	nop			; (mov r8, r8)
 800b1f4:	0800af5d 	.word	0x0800af5d

0800b1f8 <_malloc_usable_size_r>:
 800b1f8:	1f0b      	subs	r3, r1, #4
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	1f18      	subs	r0, r3, #4
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	da01      	bge.n	800b206 <_malloc_usable_size_r+0xe>
 800b202:	580b      	ldr	r3, [r1, r0]
 800b204:	18c0      	adds	r0, r0, r3
 800b206:	4770      	bx	lr

0800b208 <_raise_r>:
 800b208:	b570      	push	{r4, r5, r6, lr}
 800b20a:	0004      	movs	r4, r0
 800b20c:	000d      	movs	r5, r1
 800b20e:	291f      	cmp	r1, #31
 800b210:	d904      	bls.n	800b21c <_raise_r+0x14>
 800b212:	2316      	movs	r3, #22
 800b214:	6003      	str	r3, [r0, #0]
 800b216:	2001      	movs	r0, #1
 800b218:	4240      	negs	r0, r0
 800b21a:	bd70      	pop	{r4, r5, r6, pc}
 800b21c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d004      	beq.n	800b22c <_raise_r+0x24>
 800b222:	008a      	lsls	r2, r1, #2
 800b224:	189b      	adds	r3, r3, r2
 800b226:	681a      	ldr	r2, [r3, #0]
 800b228:	2a00      	cmp	r2, #0
 800b22a:	d108      	bne.n	800b23e <_raise_r+0x36>
 800b22c:	0020      	movs	r0, r4
 800b22e:	f000 f831 	bl	800b294 <_getpid_r>
 800b232:	002a      	movs	r2, r5
 800b234:	0001      	movs	r1, r0
 800b236:	0020      	movs	r0, r4
 800b238:	f000 f81a 	bl	800b270 <_kill_r>
 800b23c:	e7ed      	b.n	800b21a <_raise_r+0x12>
 800b23e:	2000      	movs	r0, #0
 800b240:	2a01      	cmp	r2, #1
 800b242:	d0ea      	beq.n	800b21a <_raise_r+0x12>
 800b244:	1c51      	adds	r1, r2, #1
 800b246:	d103      	bne.n	800b250 <_raise_r+0x48>
 800b248:	2316      	movs	r3, #22
 800b24a:	3001      	adds	r0, #1
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	e7e4      	b.n	800b21a <_raise_r+0x12>
 800b250:	2400      	movs	r4, #0
 800b252:	0028      	movs	r0, r5
 800b254:	601c      	str	r4, [r3, #0]
 800b256:	4790      	blx	r2
 800b258:	0020      	movs	r0, r4
 800b25a:	e7de      	b.n	800b21a <_raise_r+0x12>

0800b25c <raise>:
 800b25c:	b510      	push	{r4, lr}
 800b25e:	4b03      	ldr	r3, [pc, #12]	; (800b26c <raise+0x10>)
 800b260:	0001      	movs	r1, r0
 800b262:	6818      	ldr	r0, [r3, #0]
 800b264:	f7ff ffd0 	bl	800b208 <_raise_r>
 800b268:	bd10      	pop	{r4, pc}
 800b26a:	46c0      	nop			; (mov r8, r8)
 800b26c:	2000000c 	.word	0x2000000c

0800b270 <_kill_r>:
 800b270:	2300      	movs	r3, #0
 800b272:	b570      	push	{r4, r5, r6, lr}
 800b274:	4d06      	ldr	r5, [pc, #24]	; (800b290 <_kill_r+0x20>)
 800b276:	0004      	movs	r4, r0
 800b278:	0008      	movs	r0, r1
 800b27a:	0011      	movs	r1, r2
 800b27c:	602b      	str	r3, [r5, #0]
 800b27e:	f7f8 fe3c 	bl	8003efa <_kill>
 800b282:	1c43      	adds	r3, r0, #1
 800b284:	d103      	bne.n	800b28e <_kill_r+0x1e>
 800b286:	682b      	ldr	r3, [r5, #0]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d000      	beq.n	800b28e <_kill_r+0x1e>
 800b28c:	6023      	str	r3, [r4, #0]
 800b28e:	bd70      	pop	{r4, r5, r6, pc}
 800b290:	20000368 	.word	0x20000368

0800b294 <_getpid_r>:
 800b294:	b510      	push	{r4, lr}
 800b296:	f7f8 fe2a 	bl	8003eee <_getpid>
 800b29a:	bd10      	pop	{r4, pc}

0800b29c <__sread>:
 800b29c:	b570      	push	{r4, r5, r6, lr}
 800b29e:	000c      	movs	r4, r1
 800b2a0:	250e      	movs	r5, #14
 800b2a2:	5f49      	ldrsh	r1, [r1, r5]
 800b2a4:	f000 f8a4 	bl	800b3f0 <_read_r>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	db03      	blt.n	800b2b4 <__sread+0x18>
 800b2ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b2ae:	181b      	adds	r3, r3, r0
 800b2b0:	6563      	str	r3, [r4, #84]	; 0x54
 800b2b2:	bd70      	pop	{r4, r5, r6, pc}
 800b2b4:	89a3      	ldrh	r3, [r4, #12]
 800b2b6:	4a02      	ldr	r2, [pc, #8]	; (800b2c0 <__sread+0x24>)
 800b2b8:	4013      	ands	r3, r2
 800b2ba:	81a3      	strh	r3, [r4, #12]
 800b2bc:	e7f9      	b.n	800b2b2 <__sread+0x16>
 800b2be:	46c0      	nop			; (mov r8, r8)
 800b2c0:	ffffefff 	.word	0xffffefff

0800b2c4 <__swrite>:
 800b2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2c6:	001f      	movs	r7, r3
 800b2c8:	898b      	ldrh	r3, [r1, #12]
 800b2ca:	0005      	movs	r5, r0
 800b2cc:	000c      	movs	r4, r1
 800b2ce:	0016      	movs	r6, r2
 800b2d0:	05db      	lsls	r3, r3, #23
 800b2d2:	d505      	bpl.n	800b2e0 <__swrite+0x1c>
 800b2d4:	230e      	movs	r3, #14
 800b2d6:	5ec9      	ldrsh	r1, [r1, r3]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	2302      	movs	r3, #2
 800b2dc:	f000 f874 	bl	800b3c8 <_lseek_r>
 800b2e0:	89a3      	ldrh	r3, [r4, #12]
 800b2e2:	4a05      	ldr	r2, [pc, #20]	; (800b2f8 <__swrite+0x34>)
 800b2e4:	0028      	movs	r0, r5
 800b2e6:	4013      	ands	r3, r2
 800b2e8:	81a3      	strh	r3, [r4, #12]
 800b2ea:	0032      	movs	r2, r6
 800b2ec:	230e      	movs	r3, #14
 800b2ee:	5ee1      	ldrsh	r1, [r4, r3]
 800b2f0:	003b      	movs	r3, r7
 800b2f2:	f000 f81f 	bl	800b334 <_write_r>
 800b2f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2f8:	ffffefff 	.word	0xffffefff

0800b2fc <__sseek>:
 800b2fc:	b570      	push	{r4, r5, r6, lr}
 800b2fe:	000c      	movs	r4, r1
 800b300:	250e      	movs	r5, #14
 800b302:	5f49      	ldrsh	r1, [r1, r5]
 800b304:	f000 f860 	bl	800b3c8 <_lseek_r>
 800b308:	89a3      	ldrh	r3, [r4, #12]
 800b30a:	1c42      	adds	r2, r0, #1
 800b30c:	d103      	bne.n	800b316 <__sseek+0x1a>
 800b30e:	4a05      	ldr	r2, [pc, #20]	; (800b324 <__sseek+0x28>)
 800b310:	4013      	ands	r3, r2
 800b312:	81a3      	strh	r3, [r4, #12]
 800b314:	bd70      	pop	{r4, r5, r6, pc}
 800b316:	2280      	movs	r2, #128	; 0x80
 800b318:	0152      	lsls	r2, r2, #5
 800b31a:	4313      	orrs	r3, r2
 800b31c:	81a3      	strh	r3, [r4, #12]
 800b31e:	6560      	str	r0, [r4, #84]	; 0x54
 800b320:	e7f8      	b.n	800b314 <__sseek+0x18>
 800b322:	46c0      	nop			; (mov r8, r8)
 800b324:	ffffefff 	.word	0xffffefff

0800b328 <__sclose>:
 800b328:	b510      	push	{r4, lr}
 800b32a:	230e      	movs	r3, #14
 800b32c:	5ec9      	ldrsh	r1, [r1, r3]
 800b32e:	f000 f815 	bl	800b35c <_close_r>
 800b332:	bd10      	pop	{r4, pc}

0800b334 <_write_r>:
 800b334:	b570      	push	{r4, r5, r6, lr}
 800b336:	0004      	movs	r4, r0
 800b338:	0008      	movs	r0, r1
 800b33a:	0011      	movs	r1, r2
 800b33c:	001a      	movs	r2, r3
 800b33e:	2300      	movs	r3, #0
 800b340:	4d05      	ldr	r5, [pc, #20]	; (800b358 <_write_r+0x24>)
 800b342:	602b      	str	r3, [r5, #0]
 800b344:	f7f8 fe12 	bl	8003f6c <_write>
 800b348:	1c43      	adds	r3, r0, #1
 800b34a:	d103      	bne.n	800b354 <_write_r+0x20>
 800b34c:	682b      	ldr	r3, [r5, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d000      	beq.n	800b354 <_write_r+0x20>
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	bd70      	pop	{r4, r5, r6, pc}
 800b356:	46c0      	nop			; (mov r8, r8)
 800b358:	20000368 	.word	0x20000368

0800b35c <_close_r>:
 800b35c:	2300      	movs	r3, #0
 800b35e:	b570      	push	{r4, r5, r6, lr}
 800b360:	4d06      	ldr	r5, [pc, #24]	; (800b37c <_close_r+0x20>)
 800b362:	0004      	movs	r4, r0
 800b364:	0008      	movs	r0, r1
 800b366:	602b      	str	r3, [r5, #0]
 800b368:	f7f8 fe1c 	bl	8003fa4 <_close>
 800b36c:	1c43      	adds	r3, r0, #1
 800b36e:	d103      	bne.n	800b378 <_close_r+0x1c>
 800b370:	682b      	ldr	r3, [r5, #0]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d000      	beq.n	800b378 <_close_r+0x1c>
 800b376:	6023      	str	r3, [r4, #0]
 800b378:	bd70      	pop	{r4, r5, r6, pc}
 800b37a:	46c0      	nop			; (mov r8, r8)
 800b37c:	20000368 	.word	0x20000368

0800b380 <_fstat_r>:
 800b380:	2300      	movs	r3, #0
 800b382:	b570      	push	{r4, r5, r6, lr}
 800b384:	4d06      	ldr	r5, [pc, #24]	; (800b3a0 <_fstat_r+0x20>)
 800b386:	0004      	movs	r4, r0
 800b388:	0008      	movs	r0, r1
 800b38a:	0011      	movs	r1, r2
 800b38c:	602b      	str	r3, [r5, #0]
 800b38e:	f7f8 fe13 	bl	8003fb8 <_fstat>
 800b392:	1c43      	adds	r3, r0, #1
 800b394:	d103      	bne.n	800b39e <_fstat_r+0x1e>
 800b396:	682b      	ldr	r3, [r5, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d000      	beq.n	800b39e <_fstat_r+0x1e>
 800b39c:	6023      	str	r3, [r4, #0]
 800b39e:	bd70      	pop	{r4, r5, r6, pc}
 800b3a0:	20000368 	.word	0x20000368

0800b3a4 <_isatty_r>:
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	b570      	push	{r4, r5, r6, lr}
 800b3a8:	4d06      	ldr	r5, [pc, #24]	; (800b3c4 <_isatty_r+0x20>)
 800b3aa:	0004      	movs	r4, r0
 800b3ac:	0008      	movs	r0, r1
 800b3ae:	602b      	str	r3, [r5, #0]
 800b3b0:	f7f8 fe10 	bl	8003fd4 <_isatty>
 800b3b4:	1c43      	adds	r3, r0, #1
 800b3b6:	d103      	bne.n	800b3c0 <_isatty_r+0x1c>
 800b3b8:	682b      	ldr	r3, [r5, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d000      	beq.n	800b3c0 <_isatty_r+0x1c>
 800b3be:	6023      	str	r3, [r4, #0]
 800b3c0:	bd70      	pop	{r4, r5, r6, pc}
 800b3c2:	46c0      	nop			; (mov r8, r8)
 800b3c4:	20000368 	.word	0x20000368

0800b3c8 <_lseek_r>:
 800b3c8:	b570      	push	{r4, r5, r6, lr}
 800b3ca:	0004      	movs	r4, r0
 800b3cc:	0008      	movs	r0, r1
 800b3ce:	0011      	movs	r1, r2
 800b3d0:	001a      	movs	r2, r3
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	4d05      	ldr	r5, [pc, #20]	; (800b3ec <_lseek_r+0x24>)
 800b3d6:	602b      	str	r3, [r5, #0]
 800b3d8:	f7f8 fe05 	bl	8003fe6 <_lseek>
 800b3dc:	1c43      	adds	r3, r0, #1
 800b3de:	d103      	bne.n	800b3e8 <_lseek_r+0x20>
 800b3e0:	682b      	ldr	r3, [r5, #0]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d000      	beq.n	800b3e8 <_lseek_r+0x20>
 800b3e6:	6023      	str	r3, [r4, #0]
 800b3e8:	bd70      	pop	{r4, r5, r6, pc}
 800b3ea:	46c0      	nop			; (mov r8, r8)
 800b3ec:	20000368 	.word	0x20000368

0800b3f0 <_read_r>:
 800b3f0:	b570      	push	{r4, r5, r6, lr}
 800b3f2:	0004      	movs	r4, r0
 800b3f4:	0008      	movs	r0, r1
 800b3f6:	0011      	movs	r1, r2
 800b3f8:	001a      	movs	r2, r3
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	4d05      	ldr	r5, [pc, #20]	; (800b414 <_read_r+0x24>)
 800b3fe:	602b      	str	r3, [r5, #0]
 800b400:	f7f8 fd97 	bl	8003f32 <_read>
 800b404:	1c43      	adds	r3, r0, #1
 800b406:	d103      	bne.n	800b410 <_read_r+0x20>
 800b408:	682b      	ldr	r3, [r5, #0]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d000      	beq.n	800b410 <_read_r+0x20>
 800b40e:	6023      	str	r3, [r4, #0]
 800b410:	bd70      	pop	{r4, r5, r6, pc}
 800b412:	46c0      	nop			; (mov r8, r8)
 800b414:	20000368 	.word	0x20000368

0800b418 <_init>:
 800b418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b41a:	46c0      	nop			; (mov r8, r8)
 800b41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b41e:	bc08      	pop	{r3}
 800b420:	469e      	mov	lr, r3
 800b422:	4770      	bx	lr

0800b424 <_fini>:
 800b424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b426:	46c0      	nop			; (mov r8, r8)
 800b428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b42a:	bc08      	pop	{r3}
 800b42c:	469e      	mov	lr, r3
 800b42e:	4770      	bx	lr
