5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mult2.vcd) 2 -o (mult2.cdd) 2 -v (mult2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mult2.v 11 35 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 107000b 1 0 31 0 32 17 0 ffffffff 0 14 0 0
1 b 2 13 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 c 3 13 1070011 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 mult2.v 15 26 1 
2 2 16 16 16 50005 1 0 1004 0 0 32 48 0 0
2 3 16 16 16 10001 0 1 1410 0 0 32 1 a
2 4 16 16 16 10005 1 37 16 2 3
2 5 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 6 17 17 17 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 18 18 18 c000c 1 0 1008 0 0 32 48 4 0
2 8 18 18 18 80008 0 1 1410 0 0 32 1 b
2 9 18 18 18 8000c 1 37 1a 7 8
2 10 19 19 19 c000c 1 0 1008 0 0 32 48 5 0
2 11 19 19 19 80008 0 1 1410 0 0 32 1 c
2 12 19 19 19 8000c 1 37 1a 10 11
2 13 20 20 20 90009 1 1 1008 0 0 32 1 c
2 14 20 20 20 50005 1 1 1018 0 0 32 1 b
2 15 20 20 20 50009 1 3 1018 13 14 32 18 0 ffffffff ffffffeb 14 0 0
2 16 20 20 20 10001 0 1 1410 0 0 32 1 a
2 17 20 20 20 10009 1 37 3a 15 16
2 18 21 21 21 20002 1 0 1008 0 0 32 48 5 0
2 19 21 21 21 10002 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 22 22 22 100013 1 0 21000 0 0 1 16 1 1
2 21 22 22 22 a000b 1 0 1408 0 0 32 48 a 0
2 22 22 22 22 8000c 0 23 1410 0 21 1 18 0 1 0 0 0 0 b
2 23 22 22 22 80013 1 37 12 20 22
2 24 23 23 23 90009 1 1 1008 0 0 32 1 c
2 25 23 23 23 50005 1 1 1000 0 0 32 1 b
2 26 23 23 23 50009 1 3 1000 24 25 32 18 0 ffffffff 0 0 0 0
2 27 23 23 23 10001 0 1 1410 0 0 32 1 a
2 28 23 23 23 10009 1 37 12 26 27
2 29 24 24 24 20002 1 0 1008 0 0 32 48 5 0
2 30 24 24 24 10002 2 2c 900a 29 0 32 18 0 ffffffff 0 0 0 0
2 31 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 31 0 0 0 4
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 12 12 4
4 12 0 17 17 4
4 17 0 19 19 4
4 19 0 23 0 4
4 23 0 28 28 4
4 28 0 30 30 4
4 30 0 31 0 4
3 1 main.u$1 "main.u$1" 0 mult2.v 28 33 1 
