ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32f4xx_hal_msp.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.HAL_MspInit,"ax",%progbits
  22              		.align	2
  23              		.global	HAL_MspInit
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
  29              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 2


  30:Core/Src/stm32f4xx_hal_msp.c **** 
  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  30              		.loc 1 67 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41              	.LBB2:
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  42              		.loc 1 72 0
  43 0004 0022     		movs	r2, #0
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 3


  44 0006 0092     		str	r2, [sp]
  45 0008 0D4B     		ldr	r3, .L3
  46 000a 596C     		ldr	r1, [r3, #68]
  47 000c 41F48041 		orr	r1, r1, #16384
  48 0010 5964     		str	r1, [r3, #68]
  49 0012 596C     		ldr	r1, [r3, #68]
  50 0014 01F48041 		and	r1, r1, #16384
  51 0018 0091     		str	r1, [sp]
  52 001a 0099     		ldr	r1, [sp]
  53              	.LBE2:
  54              	.LBB3:
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 73 0
  56 001c 0192     		str	r2, [sp, #4]
  57 001e 196C     		ldr	r1, [r3, #64]
  58 0020 41F08051 		orr	r1, r1, #268435456
  59 0024 1964     		str	r1, [r3, #64]
  60 0026 1B6C     		ldr	r3, [r3, #64]
  61 0028 03F08053 		and	r3, r3, #268435456
  62 002c 0193     		str	r3, [sp, #4]
  63 002e 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  77:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  65              		.loc 1 77 0
  66 0030 0F21     		movs	r1, #15
  67 0032 6FF00100 		mvn	r0, #1
  68 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69              	.LVL0:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 82 0
  71 003a 03B0     		add	sp, sp, #12
  72              	.LCFI2:
  73              		.cfi_def_cfa_offset 4
  74              		@ sp needed
  75 003c 5DF804FB 		ldr	pc, [sp], #4
  76              	.L4:
  77              		.align	2
  78              	.L3:
  79 0040 00380240 		.word	1073887232
  80              		.cfi_endproc
  81              	.LFE130:
  83              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  84              		.align	2
  85              		.global	HAL_RTC_MspInit
  86              		.thumb
  87              		.thumb_func
  89              	HAL_RTC_MspInit:
  90              	.LFB131:
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 4


  85:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
  86:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  88:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f4xx_hal_msp.c **** */
  90:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  91:Core/Src/stm32f4xx_hal_msp.c **** {
  91              		.loc 1 91 0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 24
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              	.LVL1:
  96 0000 00B5     		push	{lr}
  97              	.LCFI3:
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 87B0     		sub	sp, sp, #28
 101              	.LCFI4:
 102              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 103              		.loc 1 92 0
 104 0004 0023     		movs	r3, #0
 105 0006 0293     		str	r3, [sp, #8]
 106 0008 0393     		str	r3, [sp, #12]
 107 000a 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 108              		.loc 1 93 0
 109 000c 0268     		ldr	r2, [r0]
 110 000e 0A4B     		ldr	r3, .L9
 111 0010 9A42     		cmp	r2, r3
 112 0012 0DD1     		bne	.L5
  94:Core/Src/stm32f4xx_hal_msp.c ****   {
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  98:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
  99:Core/Src/stm32f4xx_hal_msp.c ****   */
 100:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 113              		.loc 1 100 0
 114 0014 0223     		movs	r3, #2
 115 0016 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 116              		.loc 1 101 0
 117 0018 4FF48073 		mov	r3, #256
 118 001c 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 119              		.loc 1 102 0
 120 001e 01A8     		add	r0, sp, #4
 121              	.LVL2:
 122 0020 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 123              	.LVL3:
 124 0024 08B1     		cbz	r0, .L7
 103:Core/Src/stm32f4xx_hal_msp.c ****     {
 104:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 125              		.loc 1 104 0
 126 0026 FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 5


 128              	.L7:
 105:Core/Src/stm32f4xx_hal_msp.c ****     }
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 129              		.loc 1 108 0
 130 002a 0122     		movs	r2, #1
 131 002c 034B     		ldr	r3, .L9+4
 132 002e 1A60     		str	r2, [r3]
 133              	.L5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c ****   }
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** }
 134              		.loc 1 114 0
 135 0030 07B0     		add	sp, sp, #28
 136              	.LCFI5:
 137              		.cfi_def_cfa_offset 4
 138              		@ sp needed
 139 0032 5DF804FB 		ldr	pc, [sp], #4
 140              	.L10:
 141 0036 00BF     		.align	2
 142              	.L9:
 143 0038 00280040 		.word	1073752064
 144 003c 3C0E4742 		.word	1111952956
 145              		.cfi_endproc
 146              	.LFE131:
 148              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 149              		.align	2
 150              		.global	HAL_RTC_MspDeInit
 151              		.thumb
 152              		.thumb_func
 154              	HAL_RTC_MspDeInit:
 155              	.LFB132:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** /**
 117:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 118:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 120:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f4xx_hal_msp.c **** */
 122:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 123:Core/Src/stm32f4xx_hal_msp.c **** {
 156              		.loc 1 123 0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 161              	.LVL5:
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 162              		.loc 1 124 0
 163 0000 0268     		ldr	r2, [r0]
 164 0002 034B     		ldr	r3, .L13
 165 0004 9A42     		cmp	r2, r3
 166 0006 02D1     		bne	.L11
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 6


 125:Core/Src/stm32f4xx_hal_msp.c ****   {
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 167              		.loc 1 130 0
 168 0008 0022     		movs	r2, #0
 169 000a 024B     		ldr	r3, .L13+4
 170 000c 1A60     		str	r2, [r3]
 171              	.L11:
 172 000e 7047     		bx	lr
 173              	.L14:
 174              		.align	2
 175              	.L13:
 176 0010 00280040 		.word	1073752064
 177 0014 3C0E4742 		.word	1111952956
 178              		.cfi_endproc
 179              	.LFE132:
 181              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 182              		.align	2
 183              		.global	HAL_SPI_MspInit
 184              		.thumb
 185              		.thumb_func
 187              	HAL_SPI_MspInit:
 188              	.LFB133:
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 134:Core/Src/stm32f4xx_hal_msp.c ****   }
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c **** }
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c **** /**
 139:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 140:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 141:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 142:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 143:Core/Src/stm32f4xx_hal_msp.c **** */
 144:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 145:Core/Src/stm32f4xx_hal_msp.c **** {
 189              		.loc 1 145 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 32
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              	.LVL6:
 194 0000 00B5     		push	{lr}
 195              	.LCFI6:
 196              		.cfi_def_cfa_offset 4
 197              		.cfi_offset 14, -4
 198 0002 89B0     		sub	sp, sp, #36
 199              	.LCFI7:
 200              		.cfi_def_cfa_offset 40
 146:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 201              		.loc 1 146 0
 202 0004 0023     		movs	r3, #0
 203 0006 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 7


 204 0008 0493     		str	r3, [sp, #16]
 205 000a 0593     		str	r3, [sp, #20]
 206 000c 0693     		str	r3, [sp, #24]
 207 000e 0793     		str	r3, [sp, #28]
 147:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 208              		.loc 1 147 0
 209 0010 0268     		ldr	r2, [r0]
 210 0012 144B     		ldr	r3, .L18
 211 0014 9A42     		cmp	r2, r3
 212 0016 22D1     		bne	.L15
 213              	.LBB4:
 148:Core/Src/stm32f4xx_hal_msp.c ****   {
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 152:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 214              		.loc 1 153 0
 215 0018 0021     		movs	r1, #0
 216 001a 0191     		str	r1, [sp, #4]
 217 001c 03F58433 		add	r3, r3, #67584
 218 0020 5A6C     		ldr	r2, [r3, #68]
 219 0022 42F48052 		orr	r2, r2, #4096
 220 0026 5A64     		str	r2, [r3, #68]
 221 0028 5A6C     		ldr	r2, [r3, #68]
 222 002a 02F48052 		and	r2, r2, #4096
 223 002e 0192     		str	r2, [sp, #4]
 224 0030 019A     		ldr	r2, [sp, #4]
 225              	.LBE4:
 226              	.LBB5:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 227              		.loc 1 155 0
 228 0032 0291     		str	r1, [sp, #8]
 229 0034 1A6B     		ldr	r2, [r3, #48]
 230 0036 42F00102 		orr	r2, r2, #1
 231 003a 1A63     		str	r2, [r3, #48]
 232 003c 1B6B     		ldr	r3, [r3, #48]
 233 003e 03F00103 		and	r3, r3, #1
 234 0042 0293     		str	r3, [sp, #8]
 235 0044 029B     		ldr	r3, [sp, #8]
 236              	.LBE5:
 156:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 157:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 158:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 159:Core/Src/stm32f4xx_hal_msp.c ****     */
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 237              		.loc 1 160 0
 238 0046 A023     		movs	r3, #160
 239 0048 0393     		str	r3, [sp, #12]
 161:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240              		.loc 1 161 0
 241 004a 0223     		movs	r3, #2
 242 004c 0493     		str	r3, [sp, #16]
 162:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 163:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 243              		.loc 1 163 0
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 8


 244 004e 0323     		movs	r3, #3
 245 0050 0693     		str	r3, [sp, #24]
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 246              		.loc 1 164 0
 247 0052 0523     		movs	r3, #5
 248 0054 0793     		str	r3, [sp, #28]
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 249              		.loc 1 165 0
 250 0056 03A9     		add	r1, sp, #12
 251 0058 0348     		ldr	r0, .L18+4
 252              	.LVL7:
 253 005a FFF7FEFF 		bl	HAL_GPIO_Init
 254              	.LVL8:
 255              	.L15:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 170:Core/Src/stm32f4xx_hal_msp.c ****   }
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c **** }
 256              		.loc 1 172 0
 257 005e 09B0     		add	sp, sp, #36
 258              	.LCFI8:
 259              		.cfi_def_cfa_offset 4
 260              		@ sp needed
 261 0060 5DF804FB 		ldr	pc, [sp], #4
 262              	.L19:
 263              		.align	2
 264              	.L18:
 265 0064 00300140 		.word	1073819648
 266 0068 00000240 		.word	1073872896
 267              		.cfi_endproc
 268              	.LFE133:
 270              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 271              		.align	2
 272              		.global	HAL_SPI_MspDeInit
 273              		.thumb
 274              		.thumb_func
 276              	HAL_SPI_MspDeInit:
 277              	.LFB134:
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c **** /**
 175:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 176:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 177:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 178:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 179:Core/Src/stm32f4xx_hal_msp.c **** */
 180:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 181:Core/Src/stm32f4xx_hal_msp.c **** {
 278              		.loc 1 181 0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              	.LVL9:
 283 0000 08B5     		push	{r3, lr}
 284              	.LCFI9:
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 9


 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 3, -8
 287              		.cfi_offset 14, -4
 182:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 288              		.loc 1 182 0
 289 0002 0268     		ldr	r2, [r0]
 290 0004 064B     		ldr	r3, .L23
 291 0006 9A42     		cmp	r2, r3
 292 0008 08D1     		bne	.L20
 183:Core/Src/stm32f4xx_hal_msp.c ****   {
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 187:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 188:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 293              		.loc 1 188 0
 294 000a 064A     		ldr	r2, .L23+4
 295 000c 536C     		ldr	r3, [r2, #68]
 296 000e 23F48053 		bic	r3, r3, #4096
 297 0012 5364     		str	r3, [r2, #68]
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 191:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 192:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 193:Core/Src/stm32f4xx_hal_msp.c ****     */
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 298              		.loc 1 194 0
 299 0014 A021     		movs	r1, #160
 300 0016 0448     		ldr	r0, .L23+8
 301              	.LVL10:
 302 0018 FFF7FEFF 		bl	HAL_GPIO_DeInit
 303              	.LVL11:
 304              	.L20:
 305 001c 08BD     		pop	{r3, pc}
 306              	.L24:
 307 001e 00BF     		.align	2
 308              	.L23:
 309 0020 00300140 		.word	1073819648
 310 0024 00380240 		.word	1073887232
 311 0028 00000240 		.word	1073872896
 312              		.cfi_endproc
 313              	.LFE134:
 315              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 316              		.align	2
 317              		.global	HAL_TIM_Base_MspInit
 318              		.thumb
 319              		.thumb_func
 321              	HAL_TIM_Base_MspInit:
 322              	.LFB135:
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 199:Core/Src/stm32f4xx_hal_msp.c ****   }
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c **** }
 202:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 10


 203:Core/Src/stm32f4xx_hal_msp.c **** /**
 204:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 205:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 206:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 207:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 208:Core/Src/stm32f4xx_hal_msp.c **** */
 209:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 210:Core/Src/stm32f4xx_hal_msp.c **** {
 323              		.loc 1 210 0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 8
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              	.LVL12:
 211:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 328              		.loc 1 211 0
 329 0000 0368     		ldr	r3, [r0]
 330 0002 B3F1804F 		cmp	r3, #1073741824
 331 0006 18D1     		bne	.L28
 210:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 332              		.loc 1 210 0
 333 0008 00B5     		push	{lr}
 334              	.LCFI10:
 335              		.cfi_def_cfa_offset 4
 336              		.cfi_offset 14, -4
 337 000a 83B0     		sub	sp, sp, #12
 338              	.LCFI11:
 339              		.cfi_def_cfa_offset 16
 340              	.LBB6:
 212:Core/Src/stm32f4xx_hal_msp.c ****   {
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 216:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 217:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 341              		.loc 1 217 0
 342 000c 0022     		movs	r2, #0
 343 000e 0192     		str	r2, [sp, #4]
 344 0010 03F50E33 		add	r3, r3, #145408
 345 0014 196C     		ldr	r1, [r3, #64]
 346 0016 41F00101 		orr	r1, r1, #1
 347 001a 1964     		str	r1, [r3, #64]
 348 001c 1B6C     		ldr	r3, [r3, #64]
 349 001e 03F00103 		and	r3, r3, #1
 350 0022 0193     		str	r3, [sp, #4]
 351 0024 019B     		ldr	r3, [sp, #4]
 352              	.LBE6:
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 219:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 353              		.loc 1 219 0
 354 0026 0521     		movs	r1, #5
 355 0028 1C20     		movs	r0, #28
 356              	.LVL13:
 357 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 358              	.LVL14:
 220:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 359              		.loc 1 220 0
 360 002e 1C20     		movs	r0, #28
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 11


 361 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 362              	.LVL15:
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 224:Core/Src/stm32f4xx_hal_msp.c ****   }
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c **** }
 363              		.loc 1 226 0
 364 0034 03B0     		add	sp, sp, #12
 365              	.LCFI12:
 366              		.cfi_def_cfa_offset 4
 367              		@ sp needed
 368 0036 5DF804FB 		ldr	pc, [sp], #4
 369              	.LVL16:
 370              	.L28:
 371              	.LCFI13:
 372              		.cfi_def_cfa_offset 0
 373              		.cfi_restore 14
 374 003a 7047     		bx	lr
 375              		.cfi_endproc
 376              	.LFE135:
 378              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 379              		.align	2
 380              		.global	HAL_TIM_MspPostInit
 381              		.thumb
 382              		.thumb_func
 384              	HAL_TIM_MspPostInit:
 385              	.LFB136:
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 229:Core/Src/stm32f4xx_hal_msp.c **** {
 386              		.loc 1 229 0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 24
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              	.LVL17:
 391 0000 00B5     		push	{lr}
 392              	.LCFI14:
 393              		.cfi_def_cfa_offset 4
 394              		.cfi_offset 14, -4
 395 0002 87B0     		sub	sp, sp, #28
 396              	.LCFI15:
 397              		.cfi_def_cfa_offset 32
 230:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 398              		.loc 1 230 0
 399 0004 0023     		movs	r3, #0
 400 0006 0193     		str	r3, [sp, #4]
 401 0008 0293     		str	r3, [sp, #8]
 402 000a 0393     		str	r3, [sp, #12]
 403 000c 0493     		str	r3, [sp, #16]
 404 000e 0593     		str	r3, [sp, #20]
 231:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 405              		.loc 1 231 0
 406 0010 0368     		ldr	r3, [r0]
 407 0012 B3F1804F 		cmp	r3, #1073741824
 408 0016 14D1     		bne	.L29
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 12


 409              	.LBB7:
 232:Core/Src/stm32f4xx_hal_msp.c ****   {
 233:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 410              		.loc 1 237 0
 411 0018 0023     		movs	r3, #0
 412 001a 0093     		str	r3, [sp]
 413 001c 0A4B     		ldr	r3, .L32
 414 001e 1A6B     		ldr	r2, [r3, #48]
 415 0020 42F00102 		orr	r2, r2, #1
 416 0024 1A63     		str	r2, [r3, #48]
 417 0026 1B6B     		ldr	r3, [r3, #48]
 418 0028 03F00103 		and	r3, r3, #1
 419 002c 0093     		str	r3, [sp]
 420 002e 009B     		ldr	r3, [sp]
 421              	.LBE7:
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 239:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 240:Core/Src/stm32f4xx_hal_msp.c ****     */
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 422              		.loc 1 241 0
 423 0030 0223     		movs	r3, #2
 424 0032 0193     		str	r3, [sp, #4]
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 425              		.loc 1 242 0
 426 0034 0293     		str	r3, [sp, #8]
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 427              		.loc 1 245 0
 428 0036 0123     		movs	r3, #1
 429 0038 0593     		str	r3, [sp, #20]
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430              		.loc 1 246 0
 431 003a 01A9     		add	r1, sp, #4
 432 003c 0348     		ldr	r0, .L32+4
 433              	.LVL18:
 434 003e FFF7FEFF 		bl	HAL_GPIO_Init
 435              	.LVL19:
 436              	.L29:
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 251:Core/Src/stm32f4xx_hal_msp.c ****   }
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** }
 437              		.loc 1 253 0
 438 0042 07B0     		add	sp, sp, #28
 439              	.LCFI16:
 440              		.cfi_def_cfa_offset 4
 441              		@ sp needed
 442 0044 5DF804FB 		ldr	pc, [sp], #4
 443              	.L33:
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 13


 444              		.align	2
 445              	.L32:
 446 0048 00380240 		.word	1073887232
 447 004c 00000240 		.word	1073872896
 448              		.cfi_endproc
 449              	.LFE136:
 451              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 452              		.align	2
 453              		.global	HAL_TIM_Base_MspDeInit
 454              		.thumb
 455              		.thumb_func
 457              	HAL_TIM_Base_MspDeInit:
 458              	.LFB137:
 254:Core/Src/stm32f4xx_hal_msp.c **** /**
 255:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 256:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 257:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 258:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 259:Core/Src/stm32f4xx_hal_msp.c **** */
 260:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 261:Core/Src/stm32f4xx_hal_msp.c **** {
 459              		.loc 1 261 0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              	.LVL20:
 464 0000 08B5     		push	{r3, lr}
 465              	.LCFI17:
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 3, -8
 468              		.cfi_offset 14, -4
 262:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 469              		.loc 1 262 0
 470 0002 0368     		ldr	r3, [r0]
 471 0004 B3F1804F 		cmp	r3, #1073741824
 472 0008 07D1     		bne	.L34
 263:Core/Src/stm32f4xx_hal_msp.c ****   {
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 267:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 268:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 473              		.loc 1 268 0
 474 000a 044A     		ldr	r2, .L37
 475 000c 136C     		ldr	r3, [r2, #64]
 476 000e 23F00103 		bic	r3, r3, #1
 477 0012 1364     		str	r3, [r2, #64]
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 478              		.loc 1 271 0
 479 0014 1C20     		movs	r0, #28
 480              	.LVL21:
 481 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 482              	.LVL22:
 483              	.L34:
 484 001a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 14


 485              	.L38:
 486              		.align	2
 487              	.L37:
 488 001c 00380240 		.word	1073887232
 489              		.cfi_endproc
 490              	.LFE137:
 492              		.text
 493              	.Letext0:
 494              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\mach
 495              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\sys\
 496              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 497              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 498              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 499              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 500              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 501              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 502              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 503              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 504              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 505              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 506              		.file 14 "Core/Inc/main.h"
 507              		.file 15 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  C:\Users\master\AppData\Local\Temp\cc73Rq1n.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:22     .text.HAL_MspInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:79     .text.HAL_MspInit:00000040 $d
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:84     .text.HAL_RTC_MspInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:89     .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:143    .text.HAL_RTC_MspInit:00000038 $d
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:149    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:154    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:176    .text.HAL_RTC_MspDeInit:00000010 $d
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:182    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:187    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:265    .text.HAL_SPI_MspInit:00000064 $d
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:271    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:276    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:309    .text.HAL_SPI_MspDeInit:00000020 $d
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:316    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:321    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:379    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:384    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:446    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:452    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:457    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\master\AppData\Local\Temp\cc73Rq1n.s:488    .text.HAL_TIM_Base_MspDeInit:0000001c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
