<stg><name>selection_sort</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="7">
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="3">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="8">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %arr) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @selection_sort_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %min_idx = phi i4 [ 0, %0 ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="min_idx"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="4">
<![CDATA[
:1  %min_idx_1_cast1 = zext i4 %min_idx to i8

]]></Node>
<StgValue><ssdm name="min_idx_1_cast1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond1 = icmp eq i4 %min_idx, -7

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i = add i4 %min_idx, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %index_1_assign = phi i8 [ %j, %2 ], [ %min_idx_1_cast1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index_1_assign"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:1  %j_0_in = phi i8 [ %j_2, %2 ], [ %min_idx_1_cast1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_in"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %j_2 = add i8 %j_0_in, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %exitcond = icmp eq i8 %j_0_in, 9

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 9, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp = sext i8 %j_2 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr_addr = getelementptr [10 x float]* %arr, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
:2  %arr_load = load float* %arr_addr, align 4

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
:3  %tmp_2 = sext i8 %index_1_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arr_addr_2 = getelementptr [10 x float]* %arr, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="arr_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
:5  %arr_load_1 = load float* %arr_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i = sext i8 %index_1_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr_addr_1 = getelementptr [10 x float]* %arr, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="arr_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
:2  %b = load float* %arr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4">
<![CDATA[
:3  %tmp_1_i = zext i4 %min_idx to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arr_addr_3 = getelementptr [10 x float]* %arr, i64 0, i64 %tmp_1_i

]]></Node>
<StgValue><ssdm name="arr_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:5  %arr_load_3 = load float* %arr_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
:2  %arr_load = load float* %arr_addr, align 4

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
:5  %arr_load_1 = load float* %arr_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:6  %arr_load_to_int = bitcast float %arr_load to i32

]]></Node>
<StgValue><ssdm name="arr_load_to_int"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arr_load_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_3 = trunc i32 %arr_load_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:9  %arr_load_1_to_int = bitcast float %arr_load_1 to i32

]]></Node>
<StgValue><ssdm name="arr_load_1_to_int"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arr_load_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="32">
<![CDATA[
:11  %tmp_5 = trunc i32 %arr_load_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %notlhs = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13  %notrhs = icmp eq i23 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %notlhs2 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16  %notrhs3 = icmp eq i23 %tmp_5, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_9 = fcmp olt float %arr_load, %arr_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_6 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_7 = or i1 %notrhs3, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_8 = and i1 %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %tmp_s = and i1 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:21  %j = select i1 %tmp_s, i8 %j_2, i8 %index_1_assign

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
:2  %b = load float* %arr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:5  %arr_load_3 = load float* %arr_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr_load_3"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store float %arr_load_3, float* %arr_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %b, float* %arr_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="arr" to="StgValue_9" fromId="73" toId="9">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecTopModule" to="StgValue_10" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="selection_sort_str" to="StgValue_10" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="min_idx" fromId="81" toId="12">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="StgValue_11" to="min_idx" fromId="11" toId="12">
</dataflow>
<dataflow id="84" from="i" to="min_idx" fromId="16" toId="12">
<BackEdge/>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="StgValue_61" to="min_idx" fromId="61" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="86" from="min_idx" to="min_idx_1_cast1" fromId="12" toId="13">
</dataflow>
<dataflow id="87" from="min_idx" to="exitcond1" fromId="12" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="exitcond1" fromId="88" toId="14">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="90" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_92" to="empty" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_92" to="empty" fromId="92" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_92" to="empty" fromId="92" toId="15">
</dataflow>
<dataflow id="96" from="min_idx" to="i" fromId="12" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="i" fromId="97" toId="16">
</dataflow>
<dataflow id="99" from="exitcond1" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="100" from="j" to="index_1_assign" fromId="55" toId="20">
<BackEdge/>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="StgValue_56" to="index_1_assign" fromId="56" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="102" from="min_idx_1_cast1" to="index_1_assign" fromId="13" toId="20">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="StgValue_18" to="index_1_assign" fromId="18" toId="20">
</dataflow>
<dataflow id="104" from="j_2" to="j_0_in" fromId="22" toId="21">
<BackEdge/>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="StgValue_56" to="j_0_in" fromId="56" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="106" from="min_idx_1_cast1" to="j_0_in" fromId="13" toId="21">
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="StgValue_18" to="j_0_in" fromId="18" toId="21">
</dataflow>
<dataflow id="108" from="j_0_in" to="j_2" fromId="21" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="j_2" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="j_0_in" to="exitcond" fromId="21" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_112" to="exitcond" fromId="112" toId="23">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="90" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_115" to="empty_4" fromId="115" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_92" to="empty_4" fromId="92" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty_4" fromId="118" toId="24">
</dataflow>
<dataflow id="120" from="exitcond" to="StgValue_25" fromId="23" toId="25">
</dataflow>
<dataflow id="121" from="j_2" to="tmp" fromId="22" toId="26">
</dataflow>
<dataflow id="122" from="arr" to="arr_addr" fromId="73" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_118" to="arr_addr" fromId="118" toId="27">
</dataflow>
<dataflow id="124" from="tmp" to="arr_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="125" from="arr_addr" to="arr_load" fromId="27" toId="28">
</dataflow>
<dataflow id="126" from="index_1_assign" to="tmp_2" fromId="20" toId="29">
</dataflow>
<dataflow id="127" from="arr" to="arr_addr_2" fromId="73" toId="30">
</dataflow>
<dataflow id="128" from="StgValue_118" to="arr_addr_2" fromId="118" toId="30">
</dataflow>
<dataflow id="129" from="tmp_2" to="arr_addr_2" fromId="29" toId="30">
</dataflow>
<dataflow id="130" from="arr_addr_2" to="arr_load_1" fromId="30" toId="31">
</dataflow>
<dataflow id="131" from="index_1_assign" to="tmp_i" fromId="20" toId="32">
</dataflow>
<dataflow id="132" from="arr" to="arr_addr_1" fromId="73" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_118" to="arr_addr_1" fromId="118" toId="33">
</dataflow>
<dataflow id="134" from="tmp_i" to="arr_addr_1" fromId="32" toId="33">
</dataflow>
<dataflow id="135" from="arr_addr_1" to="b" fromId="33" toId="34">
</dataflow>
<dataflow id="136" from="min_idx" to="tmp_1_i" fromId="12" toId="35">
</dataflow>
<dataflow id="137" from="arr" to="arr_addr_3" fromId="73" toId="36">
</dataflow>
<dataflow id="138" from="StgValue_118" to="arr_addr_3" fromId="118" toId="36">
</dataflow>
<dataflow id="139" from="tmp_1_i" to="arr_addr_3" fromId="35" toId="36">
</dataflow>
<dataflow id="140" from="arr_addr_3" to="arr_load_3" fromId="36" toId="37">
</dataflow>
<dataflow id="141" from="arr_addr" to="arr_load" fromId="27" toId="38">
</dataflow>
<dataflow id="142" from="arr_addr_2" to="arr_load_1" fromId="30" toId="39">
</dataflow>
<dataflow id="143" from="arr_load" to="arr_load_to_int" fromId="38" toId="40">
</dataflow>
<dataflow id="145" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="144" toId="41">
</dataflow>
<dataflow id="146" from="arr_load_to_int" to="tmp_1" fromId="40" toId="41">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_1" fromId="147" toId="41">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp_1" fromId="149" toId="41">
</dataflow>
<dataflow id="151" from="arr_load_to_int" to="tmp_3" fromId="40" toId="42">
</dataflow>
<dataflow id="152" from="arr_load_1" to="arr_load_1_to_int" fromId="39" toId="43">
</dataflow>
<dataflow id="153" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_4" fromId="144" toId="44">
</dataflow>
<dataflow id="154" from="arr_load_1_to_int" to="tmp_4" fromId="43" toId="44">
</dataflow>
<dataflow id="155" from="StgValue_147" to="tmp_4" fromId="147" toId="44">
</dataflow>
<dataflow id="156" from="StgValue_149" to="tmp_4" fromId="149" toId="44">
</dataflow>
<dataflow id="157" from="arr_load_1_to_int" to="tmp_5" fromId="43" toId="45">
</dataflow>
<dataflow id="158" from="tmp_1" to="notlhs" fromId="41" toId="46">
</dataflow>
<dataflow id="160" from="StgValue_159" to="notlhs" fromId="159" toId="46">
</dataflow>
<dataflow id="161" from="tmp_3" to="notrhs" fromId="42" toId="47">
</dataflow>
<dataflow id="163" from="StgValue_162" to="notrhs" fromId="162" toId="47">
</dataflow>
<dataflow id="164" from="tmp_4" to="notlhs2" fromId="44" toId="48">
</dataflow>
<dataflow id="165" from="StgValue_159" to="notlhs2" fromId="159" toId="48">
</dataflow>
<dataflow id="166" from="tmp_5" to="notrhs3" fromId="45" toId="49">
</dataflow>
<dataflow id="167" from="StgValue_162" to="notrhs3" fromId="162" toId="49">
</dataflow>
<dataflow id="168" from="arr_load" to="tmp_9" fromId="38" toId="50">
</dataflow>
<dataflow id="169" from="arr_load_1" to="tmp_9" fromId="39" toId="50">
</dataflow>
<dataflow id="170" from="notrhs" to="tmp_6" fromId="47" toId="51">
</dataflow>
<dataflow id="171" from="notlhs" to="tmp_6" fromId="46" toId="51">
</dataflow>
<dataflow id="172" from="notrhs3" to="tmp_7" fromId="49" toId="52">
</dataflow>
<dataflow id="173" from="notlhs2" to="tmp_7" fromId="48" toId="52">
</dataflow>
<dataflow id="174" from="tmp_6" to="tmp_8" fromId="51" toId="53">
</dataflow>
<dataflow id="175" from="tmp_7" to="tmp_8" fromId="52" toId="53">
</dataflow>
<dataflow id="176" from="tmp_8" to="tmp_s" fromId="53" toId="54">
</dataflow>
<dataflow id="177" from="tmp_9" to="tmp_s" fromId="50" toId="54">
</dataflow>
<dataflow id="178" from="tmp_s" to="j" fromId="54" toId="55">
</dataflow>
<dataflow id="179" from="j_2" to="j" fromId="22" toId="55">
</dataflow>
<dataflow id="180" from="index_1_assign" to="j" fromId="20" toId="55">
</dataflow>
<dataflow id="181" from="arr_addr_1" to="b" fromId="33" toId="57">
</dataflow>
<dataflow id="182" from="arr_addr_3" to="arr_load_3" fromId="36" toId="58">
</dataflow>
<dataflow id="183" from="arr_load_3" to="StgValue_59" fromId="58" toId="59">
</dataflow>
<dataflow id="184" from="arr_addr_1" to="StgValue_59" fromId="33" toId="59">
</dataflow>
<dataflow id="185" from="b" to="StgValue_60" fromId="57" toId="60">
</dataflow>
<dataflow id="186" from="arr_addr_3" to="StgValue_60" fromId="36" toId="60">
</dataflow>
<dataflow id="187" from="exitcond1" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="188" from="exitcond" to="StgValue_3" fromId="23" toId="3">
</dataflow>
</dataflows>


</stg>
