-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FIR_HLS_DECIMATOR is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    dec_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    dec_out_full_n : IN STD_LOGIC;
    dec_out_write : OUT STD_LOGIC;
    grp_FIR_filter_1_fu_747_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_din5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    grp_FIR_filter_1_fu_747_p_din6 : OUT STD_LOGIC_VECTOR (12 downto 0);
    grp_FIR_filter_1_fu_747_p_din7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    grp_FIR_filter_1_fu_747_p_din8 : OUT STD_LOGIC_VECTOR (12 downto 0);
    grp_FIR_filter_1_fu_747_p_din9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    grp_FIR_filter_1_fu_747_p_din10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_FIR_filter_1_fu_747_p_dout0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_FIR_filter_1_fu_747_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_dout0_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_dout0_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_dout0_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_1_fu_747_p_ce : OUT STD_LOGIC;
    grp_FIR_filter_1_fu_747_p_start : OUT STD_LOGIC;
    grp_FIR_filter_1_fu_747_p_ready : IN STD_LOGIC;
    grp_FIR_filter_1_fu_747_p_done : IN STD_LOGIC;
    grp_FIR_filter_1_fu_747_p_idle : IN STD_LOGIC;
    grp_FIR_filter_2_fu_760_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_din5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_din6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_FIR_filter_2_fu_760_p_dout0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_FIR_filter_2_fu_760_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_dout0_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_dout0_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_dout0_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_dout0_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_FIR_filter_2_fu_760_p_start : OUT STD_LOGIC;
    grp_FIR_filter_2_fu_760_p_ready : IN STD_LOGIC;
    grp_FIR_filter_2_fu_760_p_done : IN STD_LOGIC;
    grp_FIR_filter_2_fu_760_p_idle : IN STD_LOGIC );
end;


architecture behav of FIR_HLS_DECIMATOR is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv10_32 : STD_LOGIC_VECTOR (9 downto 0) := "0000110010";
    constant ap_const_lv10_232 : STD_LOGIC_VECTOR (9 downto 0) := "1000110010";
    constant ap_const_lv10_F7 : STD_LOGIC_VECTOR (9 downto 0) := "0011110111";
    constant ap_const_lv13_1FA9 : STD_LOGIC_VECTOR (12 downto 0) := "1111110101001";
    constant ap_const_lv13_834 : STD_LOGIC_VECTOR (12 downto 0) := "0100000110100";
    constant ap_const_lv13_1BC1 : STD_LOGIC_VECTOR (12 downto 0) := "1101111000001";
    constant ap_const_lv14_205D : STD_LOGIC_VECTOR (13 downto 0) := "10000001011101";
    constant ap_const_lv14_1CAA : STD_LOGIC_VECTOR (13 downto 0) := "01110010101010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mod_value_2 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal p_ZL19H_filter_FIR_dec_40_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_40_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal y1_phase1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y1_phase2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y1_phase3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_43_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_42_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL19H_filter_FIR_dec_41_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mod_value_2_load_reg_454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal dec_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal mod_value_2_load_load_fu_185_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln66_1_fu_372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln66_1_reg_458 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_FIR_filter_1_fu_125_ap_ready : STD_LOGIC;
    signal grp_FIR_filter_1_fu_125_ap_ce : STD_LOGIC;
    signal grp_FIR_filter_1_fu_125_FIR_delays_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_delays_read_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_delays_read_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_delays_read_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_coe_read : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_coe_read_14 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_coe_read_15 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_coe_read_16 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_FIR_filter_1_fu_125_FIR_coe_read_17 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state2_ignore_call5 : BOOLEAN;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_FIR_filter_2_fu_154_ap_ready : STD_LOGIC;
    signal ap_phi_mux_storemerge2_i_phi_fu_111_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal storemerge2_i_reg_105 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal grp_FIR_filter_1_fu_125_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state2 : STD_LOGIC;
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal grp_FIR_filter_2_fu_154_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal add_ln66_fu_386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component FIR_HLS_FIR_filter_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        FIR_delays_read : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_delays_read_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_delays_read_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_delays_read_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_coe_read : IN STD_LOGIC_VECTOR (9 downto 0);
        FIR_coe_read_14 : IN STD_LOGIC_VECTOR (12 downto 0);
        FIR_coe_read_15 : IN STD_LOGIC_VECTOR (13 downto 0);
        FIR_coe_read_16 : IN STD_LOGIC_VECTOR (12 downto 0);
        FIR_coe_read_17 : IN STD_LOGIC_VECTOR (9 downto 0);
        x_n : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FIR_HLS_FIR_filter_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        FIR_delays_read : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_delays_read_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_delays_read_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_delays_read_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        FIR_delays_read_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_n : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_FIR_filter_1_fu_125_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_FIR_filter_1_fu_125_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_logic_1 = ap_NS_fsm_state7)) or ((mod_value_2_load_load_fu_185_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_logic_1 = ap_NS_fsm_state2)) or ((mod_value_2_load_load_fu_185_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_logic_1 = ap_NS_fsm_state2)))) then 
                    grp_FIR_filter_1_fu_125_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FIR_filter_1_fu_125_ap_ready = ap_const_logic_1)) then 
                    grp_FIR_filter_1_fu_125_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_FIR_filter_2_fu_154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_FIR_filter_2_fu_154_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_logic_1 = ap_NS_fsm_state4))) then 
                    grp_FIR_filter_2_fu_154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FIR_filter_2_fu_154_ap_ready = ap_const_logic_1)) then 
                    grp_FIR_filter_2_fu_154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    storemerge2_i_reg_105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                storemerge2_i_reg_105 <= ap_const_lv2_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                storemerge2_i_reg_105 <= ap_const_lv2_0;
            elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                storemerge2_i_reg_105 <= ap_const_lv2_2;
            elsif (((mod_value_2_load_reg_454 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                storemerge2_i_reg_105 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln66_1_reg_458 <= add_ln66_1_fu_372_p2;
                p_ZL19H_filter_FIR_dec_40_0 <= grp_FIR_filter_2_fu_760_p_dout0_1;
                p_ZL19H_filter_FIR_dec_40_1 <= grp_FIR_filter_2_fu_760_p_dout0_2;
                p_ZL19H_filter_FIR_dec_40_2 <= grp_FIR_filter_2_fu_760_p_dout0_3;
                p_ZL19H_filter_FIR_dec_40_3 <= grp_FIR_filter_2_fu_760_p_dout0_4;
                p_ZL19H_filter_FIR_dec_40_4 <= grp_FIR_filter_2_fu_760_p_dout0_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then
                mod_value_2 <= ap_phi_mux_storemerge2_i_phi_fu_111_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mod_value_2_load_reg_454 <= mod_value_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                p_ZL19H_filter_FIR_dec_41_0 <= grp_FIR_filter_1_fu_747_p_dout0_1;
                p_ZL19H_filter_FIR_dec_41_1 <= grp_FIR_filter_1_fu_747_p_dout0_2;
                p_ZL19H_filter_FIR_dec_41_2 <= grp_FIR_filter_1_fu_747_p_dout0_3;
                p_ZL19H_filter_FIR_dec_41_3 <= grp_FIR_filter_1_fu_747_p_dout0_4;
                y1_phase3 <= grp_FIR_filter_1_fu_747_p_dout0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_ZL19H_filter_FIR_dec_42_0 <= grp_FIR_filter_1_fu_747_p_dout0_1;
                p_ZL19H_filter_FIR_dec_42_1 <= grp_FIR_filter_1_fu_747_p_dout0_2;
                p_ZL19H_filter_FIR_dec_42_2 <= grp_FIR_filter_1_fu_747_p_dout0_3;
                p_ZL19H_filter_FIR_dec_42_3 <= grp_FIR_filter_1_fu_747_p_dout0_4;
                y1_phase2 <= grp_FIR_filter_1_fu_747_p_dout0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_ZL19H_filter_FIR_dec_43_0 <= grp_FIR_filter_1_fu_747_p_dout0_1;
                p_ZL19H_filter_FIR_dec_43_1 <= grp_FIR_filter_1_fu_747_p_dout0_2;
                p_ZL19H_filter_FIR_dec_43_2 <= grp_FIR_filter_1_fu_747_p_dout0_3;
                p_ZL19H_filter_FIR_dec_43_3 <= grp_FIR_filter_1_fu_747_p_dout0_4;
                y1_phase1 <= grp_FIR_filter_1_fu_747_p_dout0_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, input_r_TVALID, ap_CS_fsm_state4, ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7, ap_CS_fsm_state6, mod_value_2_load_load_fu_185_p1, ap_block_state6, ap_block_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((mod_value_2_load_load_fu_185_p1 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((mod_value_2_load_load_fu_185_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and ((mod_value_2_load_load_fu_185_p1 = ap_const_lv2_2) or (mod_value_2_load_load_fu_185_p1 = ap_const_lv2_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2) and ((mod_value_2_load_reg_454 = ap_const_lv2_2) or (mod_value_2_load_reg_454 = ap_const_lv2_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state4 => 
                if (((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln66_1_fu_372_p2 <= std_logic_vector(unsigned(y1_phase3) + unsigned(grp_FIR_filter_2_fu_760_p_dout0_0));
    add_ln66_fu_386_p2 <= std_logic_vector(unsigned(y1_phase1) + unsigned(y1_phase2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state2 <= ap_NS_fsm(1);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(input_r_TVALID)
    begin
        if ((input_r_TVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(input_r_TVALID)
    begin
        if ((input_r_TVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_block_state2_assign_proc : process(input_r_TVALID, mod_value_2_load_reg_454)
    begin
                ap_block_state2 <= (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (input_r_TVALID = ap_const_logic_0)) or ((mod_value_2_load_reg_454 = ap_const_lv2_1) and (input_r_TVALID = ap_const_logic_0)));
    end process;


    ap_block_state2_ignore_call5_assign_proc : process(input_r_TVALID, mod_value_2_load_reg_454)
    begin
                ap_block_state2_ignore_call5 <= (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (input_r_TVALID = ap_const_logic_0)) or ((mod_value_2_load_reg_454 = ap_const_lv2_1) and (input_r_TVALID = ap_const_logic_0)));
    end process;


    ap_block_state6_assign_proc : process(dec_out_full_n, mod_value_2_load_reg_454)
    begin
                ap_block_state6 <= ((mod_value_2_load_reg_454 = ap_const_lv2_0) and (dec_out_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_block_state6)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge2_i_phi_fu_111_p8_assign_proc : process(mod_value_2_load_reg_454, ap_CS_fsm_state6, storemerge2_i_reg_105)
    begin
        if (((mod_value_2_load_reg_454 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_storemerge2_i_phi_fu_111_p8 <= ap_const_lv2_1;
        else 
            ap_phi_mux_storemerge2_i_phi_fu_111_p8 <= storemerge2_i_reg_105;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dec_out_blk_n_assign_proc : process(dec_out_full_n, mod_value_2_load_reg_454, ap_CS_fsm_state6)
    begin
        if (((mod_value_2_load_reg_454 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            dec_out_blk_n <= dec_out_full_n;
        else 
            dec_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dec_out_din <= std_logic_vector(unsigned(add_ln66_1_reg_458) + unsigned(add_ln66_fu_386_p2));

    dec_out_write_assign_proc : process(mod_value_2_load_reg_454, ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((mod_value_2_load_reg_454 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            dec_out_write <= ap_const_logic_1;
        else 
            dec_out_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_coe_read_assign_proc : process(ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read <= ap_const_lv10_F7;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read <= ap_const_lv10_232;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read <= ap_const_lv10_32;
        else 
            grp_FIR_filter_1_fu_125_FIR_coe_read <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_coe_read_14_assign_proc : process(ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_14 <= ap_const_lv13_1BC1;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_14 <= ap_const_lv13_834;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_14 <= ap_const_lv13_1FA9;
        else 
            grp_FIR_filter_1_fu_125_FIR_coe_read_14 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_coe_read_15_assign_proc : process(ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_15 <= ap_const_lv14_1CAA;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_15 <= ap_const_lv14_205D;
        else 
            grp_FIR_filter_1_fu_125_FIR_coe_read_15 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_coe_read_16_assign_proc : process(ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_16 <= ap_const_lv13_834;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_16 <= ap_const_lv13_1BC1;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_16 <= ap_const_lv13_1FA9;
        else 
            grp_FIR_filter_1_fu_125_FIR_coe_read_16 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_coe_read_17_assign_proc : process(ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_17 <= ap_const_lv10_232;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_17 <= ap_const_lv10_F7;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_coe_read_17 <= ap_const_lv10_32;
        else 
            grp_FIR_filter_1_fu_125_FIR_coe_read_17 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_delays_read_assign_proc : process(p_ZL19H_filter_FIR_dec_43_0, p_ZL19H_filter_FIR_dec_42_0, p_ZL19H_filter_FIR_dec_41_0, ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read <= p_ZL19H_filter_FIR_dec_41_0;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read <= p_ZL19H_filter_FIR_dec_43_0;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read <= p_ZL19H_filter_FIR_dec_42_0;
        else 
            grp_FIR_filter_1_fu_125_FIR_delays_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_delays_read_25_assign_proc : process(p_ZL19H_filter_FIR_dec_43_1, p_ZL19H_filter_FIR_dec_42_1, p_ZL19H_filter_FIR_dec_41_1, ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_25 <= p_ZL19H_filter_FIR_dec_41_1;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_25 <= p_ZL19H_filter_FIR_dec_43_1;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_25 <= p_ZL19H_filter_FIR_dec_42_1;
        else 
            grp_FIR_filter_1_fu_125_FIR_delays_read_25 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_delays_read_26_assign_proc : process(p_ZL19H_filter_FIR_dec_43_2, p_ZL19H_filter_FIR_dec_42_2, p_ZL19H_filter_FIR_dec_41_2, ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_26 <= p_ZL19H_filter_FIR_dec_41_2;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_26 <= p_ZL19H_filter_FIR_dec_43_2;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_26 <= p_ZL19H_filter_FIR_dec_42_2;
        else 
            grp_FIR_filter_1_fu_125_FIR_delays_read_26 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_FIR_delays_read_27_assign_proc : process(p_ZL19H_filter_FIR_dec_43_3, p_ZL19H_filter_FIR_dec_42_3, p_ZL19H_filter_FIR_dec_41_3, ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_27 <= p_ZL19H_filter_FIR_dec_41_3;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_27 <= p_ZL19H_filter_FIR_dec_43_3;
        elsif (((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_FIR_filter_1_fu_125_FIR_delays_read_27 <= p_ZL19H_filter_FIR_dec_42_3;
        else 
            grp_FIR_filter_1_fu_125_FIR_delays_read_27 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_FIR_filter_1_fu_125_ap_ce_assign_proc : process(input_r_TVALID, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_block_state2_ignore_call5, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_ignore_call5)) or ((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            grp_FIR_filter_1_fu_125_ap_ce <= ap_const_logic_1;
        else 
            grp_FIR_filter_1_fu_125_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_FIR_filter_1_fu_125_ap_ready <= grp_FIR_filter_1_fu_747_p_ready;
    grp_FIR_filter_1_fu_747_p_ce <= grp_FIR_filter_1_fu_125_ap_ce;
    grp_FIR_filter_1_fu_747_p_din1 <= grp_FIR_filter_1_fu_125_FIR_delays_read;
    grp_FIR_filter_1_fu_747_p_din10 <= input_r_TDATA;
    grp_FIR_filter_1_fu_747_p_din2 <= grp_FIR_filter_1_fu_125_FIR_delays_read_25;
    grp_FIR_filter_1_fu_747_p_din3 <= grp_FIR_filter_1_fu_125_FIR_delays_read_26;
    grp_FIR_filter_1_fu_747_p_din4 <= grp_FIR_filter_1_fu_125_FIR_delays_read_27;
    grp_FIR_filter_1_fu_747_p_din5 <= grp_FIR_filter_1_fu_125_FIR_coe_read;
    grp_FIR_filter_1_fu_747_p_din6 <= grp_FIR_filter_1_fu_125_FIR_coe_read_14;
    grp_FIR_filter_1_fu_747_p_din7 <= grp_FIR_filter_1_fu_125_FIR_coe_read_15;
    grp_FIR_filter_1_fu_747_p_din8 <= grp_FIR_filter_1_fu_125_FIR_coe_read_16;
    grp_FIR_filter_1_fu_747_p_din9 <= grp_FIR_filter_1_fu_125_FIR_coe_read_17;
    grp_FIR_filter_1_fu_747_p_start <= grp_FIR_filter_1_fu_125_ap_start_reg;
    grp_FIR_filter_2_fu_154_ap_ready <= grp_FIR_filter_2_fu_760_p_ready;
    grp_FIR_filter_2_fu_760_p_din1 <= p_ZL19H_filter_FIR_dec_40_0;
    grp_FIR_filter_2_fu_760_p_din2 <= p_ZL19H_filter_FIR_dec_40_1;
    grp_FIR_filter_2_fu_760_p_din3 <= p_ZL19H_filter_FIR_dec_40_2;
    grp_FIR_filter_2_fu_760_p_din4 <= p_ZL19H_filter_FIR_dec_40_3;
    grp_FIR_filter_2_fu_760_p_din5 <= p_ZL19H_filter_FIR_dec_40_4;
    grp_FIR_filter_2_fu_760_p_din6 <= input_r_TDATA;
    grp_FIR_filter_2_fu_760_p_start <= grp_FIR_filter_2_fu_154_ap_start_reg;

    input_r_TDATA_blk_n_assign_proc : process(input_r_TVALID, ap_CS_fsm_state4, ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            input_r_TDATA_blk_n <= input_r_TVALID;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_r_TREADY_assign_proc : process(input_r_TVALID, ap_CS_fsm_state4, ap_CS_fsm_state2, mod_value_2_load_reg_454, ap_CS_fsm_state7, ap_block_state2)
    begin
        if ((((mod_value_2_load_reg_454 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2)) or ((mod_value_2_load_reg_454 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2)) or ((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((input_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            input_r_TREADY <= ap_const_logic_1;
        else 
            input_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    mod_value_2_load_load_fu_185_p1 <= mod_value_2;
end behav;
