;redcode
;assert 1
	SPL 0, 5
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 0
	ADD #112, @200
	SPL 0, 5
	SUB #112, @200
	JMZ 0, 0
	SUB 0, 2
	SUB #112, @200
	JMP 0, 9
	SLT -11, <-20
	SUB 0, 2
	JMP 0, 9
	SUB @0, @2
	ADD 210, 60
	SUB 0, 2
	JMP 0, #2
	JMP 0, #2
	JMZ -210, 235
	SUB 0, 2
	SUB 0, 2
	JMP 0, #2
	JMZ -210, 235
	SLT 0, 0
	SUB #112, @200
	SUB 0, 2
	SUB #0, -10
	CMP 0, 0
	CMP 0, 0
	SUB 0, 3
	ADD -30, 9
	SUB #112, @200
	SUB #300, 90
	SUB #300, 90
	SUB #300, 90
	SUB #300, 90
	ADD 0, 0
	CMP -207, <-120
	SPL 0, 5
	SPL 0, 5
	DJN -1, @-20
	SPL 0, 5
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 190
	DJN -1, @-20
	SPL 0, 5
