<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Dummy Plug: MODEL Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Dummy Plug
   </div>
   <div id="projectbrief">Dummy Plug is a simple bus functional model library written by VHDL Only.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Packages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html">DUMMY_PLUG_AXI4_STREAM_TEST_1</a></li><li class="navelem"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html">MODEL</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">MODEL Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a6eb2e2fdcde8575eae01913f1d828ea7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a6eb2e2fdcde8575eae01913f1d828ea7">PROCESS_8</a>&#160;</td><td class="memItemRight" valign="bottom"><b> (  )</b></td></tr>
<tr class="memitem:a24b36b69f28bc8191a42e67d08d8ce70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a24b36b69f28bc8191a42e67d08d8ce70">PROCESS_9</a>&#160;</td><td class="memItemRight" valign="bottom"><b> (  )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a676b8c20bcc1d9a7c055fe7f0a0ec885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a676b8c20bcc1d9a7c055fe7f0a0ec885">PERIOD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a180907b215d0d7786458303e59a78398"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a180907b215d0d7786458303e59a78398">DELAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aefab7cb002b1aafa2a5a5beed6dca776"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAXI4__TYPES.html#aebb6f94fb470092a85390860e7cdd781">AXI4_STREAM_SIGNAL_WIDTH_TYPE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ID</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html#a449a5a86d049982bfb447ce6ed0a398c">DATA_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">USER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DEST</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a226c9fb936cdd9c04687112a75d2bbce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a226c9fb936cdd9c04687112a75d2bbce">SYNC_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad9610e35abb2c452758adf35e3a0fb29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a479fa14bf975e00b401e189b143bcd99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a479fa14bf975e00b401e189b143bcd99">GPI_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a></b> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a3600ee963410d52a69859e6883f803cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a3600ee963410d52a69859e6883f803cf">ACLK</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5c28b6b4ceb542eee4f1cb08124eb39c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a5c28b6b4ceb542eee4f1cb08124eb39c">ARESETn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a941c0e8be637f8c32a225a33da3208e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a941c0e8be637f8c32a225a33da3208e9">RESET</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a50e894f538694b042c5ac7056eb6ea61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a50e894f538694b042c5ac7056eb6ea61">TLAST</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad6db7057ccb10440ca00889814dfc13d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad6db7057ccb10440ca00889814dfc13d">TDATA</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a96af72152b0735f70f16fb66b7583cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a96af72152b0735f70f16fb66b7583cb1">TSTRB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a501c48aba31073408a46c28afabc1a8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a501c48aba31073408a46c28afabc1a8e">TKEEP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa0c5b1af0860b1c3ecf221e692338416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aa0c5b1af0860b1c3ecf221e692338416">TUSER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">USER</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a82ad2ee067bb6813047c3efbf81b340a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a82ad2ee067bb6813047c3efbf81b340a">TDEST</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DEST</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8836b5d2db7a1cfc1ddaf2e7c8e8c07f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a8836b5d2db7a1cfc1ddaf2e7c8e8c07f">TID</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">ID</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afcb4a1bafa0a76416cae54c8c4b3bcdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#afcb4a1bafa0a76416cae54c8c4b3bcdc">TVALID</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3d25c6682d57b6c6005dd4b38ddfc41d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a3d25c6682d57b6c6005dd4b38ddfc41d">TREADY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a778d0eb1f4c18bacefac0bdfbcdb3ce8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a778d0eb1f4c18bacefac0bdfbcdb3ce8">SYNC</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classSYNC.html#afb08c785f07a6950b418e1d4369872b6">SYNC_SIG_VECTOR</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a226c9fb936cdd9c04687112a75d2bbce">SYNC_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7dbc9c8e5919787f333c1f5b1bea6b5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a7dbc9c8e5919787f333c1f5b1bea6b5a">M_GPI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a479fa14bf975e00b401e189b143bcd99">GPI_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae126c69ab5e0b43fa5c0bb365df92614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ae126c69ab5e0b43fa5c0bb365df92614">M_GPO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a656959132d5474605eb8ed793483e382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a656959132d5474605eb8ed793483e382">S_GPI</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a479fa14bf975e00b401e189b143bcd99">GPI_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b5acf9122c805843bcfc46e198b6ba9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4b5acf9122c805843bcfc46e198b6ba9">S_GPO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a88b2ef2412a05e5b22245f25775a8389"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a88b2ef2412a05e5b22245f25775a8389">N_REPORT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classCORE.html#a0dcb918f98dddcf569edc91b94339c1b">REPORT_STATUS_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4ea4d1534aa72280b84c413b78b2d412"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4ea4d1534aa72280b84c413b78b2d412">M_REPORT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classCORE.html#a0dcb918f98dddcf569edc91b94339c1b">REPORT_STATUS_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a320339fda1028523ff2f03c0d08ee892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a320339fda1028523ff2f03c0d08ee892">S_REPORT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classCORE.html#a0dcb918f98dddcf569edc91b94339c1b">REPORT_STATUS_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a243b2671e596e09a4d42815c5f6dc2be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a243b2671e596e09a4d42815c5f6dc2be">N_FINISH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abba3acee20c5dfd26a77bba5a478106f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#abba3acee20c5dfd26a77bba5a478106f">M_FINISH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae32ce7bd27645ed0f7482935757084a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ae32ce7bd27645ed0f7482935757084a0">S_FINISH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a8cc2e7240164328fdc3f0e5e21032c56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a8cc2e7240164328fdc3f0e5e21032c56">N</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>MARCHAL</b>  <em><a class="el" href="classMARCHAL.html">&lt;Entity MARCHAL&gt;</a></em></td></tr>
<tr class="memitem:aad05f78187c942f9dd521605fa81f1ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aad05f78187c942f9dd521605fa81f1ba">M</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AXI4_STREAM_MASTER_PLAYER</b>  <em><a class="el" href="classAXI4__STREAM__MASTER__PLAYER.html">&lt;Entity AXI4_STREAM_MASTER_PLAYER&gt;</a></em></td></tr>
<tr class="memitem:ad53aeb78abc83a52ab8982f5c82a3d5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad53aeb78abc83a52ab8982f5c82a3d5b">S</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AXI4_STREAM_SLAVE_PLAYER</b>  <em><a class="el" href="classAXI4__STREAM__SLAVE__PLAYER.html">&lt;Entity AXI4_STREAM_SLAVE_PLAYER&gt;</a></em></td></tr>
<tr class="memitem:a4baee84af7a92177c9064ddc2fc010ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4baee84af7a92177c9064ddc2fc010ce">P</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AXI4_STREAM_SIGNAL_PRINTER</b>  <em><a class="el" href="classAXI4__STREAM__SIGNAL__PRINTER.html">&lt;Entity AXI4_STREAM_SIGNAL_PRINTER&gt;</a></em></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00063">63</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>
</div><hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a6eb2e2fdcde8575eae01913f1d828ea7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">PROCESS_8 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00262">262</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>
<div class="fragment"><div class="line"></div>
<div class="line">    process begin</div>
<div class="line">        <a class="code" href="classAXI4__STREAM__MASTER__PLAYER.html#adb6f4019064004fd2bb2925207776c34">ACLK</a> &lt;= <span class="charliteral">&#39;1&#39;</span>;</div>
<div class="line">        wait <span class="keywordflow">for</span> <a class="code" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a676b8c20bcc1d9a7c055fe7f0a0ec885">PERIOD</a> / 2;</div>
<div class="line">        <a class="code" href="classAXI4__STREAM__MASTER__PLAYER.html#adb6f4019064004fd2bb2925207776c34">ACLK</a> &lt;= <span class="charliteral">&#39;0&#39;</span>;</div>
<div class="line">        wait <span class="keywordflow">for</span> <a class="code" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a676b8c20bcc1d9a7c055fe7f0a0ec885">PERIOD</a> / 2;</div>
    end process;</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a24b36b69f28bc8191a42e67d08d8ce70"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_9 ( ) </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00272">272</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>
<div class="fragment"><b>00272 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">process</span><span class="vhdlchar"> </span></b>
<b>00273 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">variable</span><span class="vhdlchar"> </span><span class="vhdlchar">L</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">LINE</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00274 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">constant</span><span class="vhdlchar"> </span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="comment">STRING</span><span class="vhdlchar">(</span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot;  ***  &quot;</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00275 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">variable</span><span class="vhdlchar"> </span><span class="vhdlchar">rep</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><b><a class="el" href="classCORE.html#a0dcb918f98dddcf569edc91b94339c1b">REPORT_STATUS_TYPE</a></b> <span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00276 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">variable</span><span class="vhdlchar"> </span><span class="vhdlchar">rv</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><b><a class="el" href="classCORE.html#a1757253b2e32837272ee3031d14fd02b">REPORT_STATUS_VECTOR</a></b> <span class="vhdlchar">(</span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00277 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">begin</span><span class="vhdlchar"> </span></b>
<b>00278 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">wait</span><span class="vhdlchar"> </span><span class="vhdlkeyword">until</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a243b2671e596e09a4d42815c5f6dc2be">N_FINISH</a></b> <span class="vhdlchar">'</span><span class="vhdlchar">event</span><span class="vhdlchar"> </span><span class="vhdlkeyword">and</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a243b2671e596e09a4d42815c5f6dc2be">N_FINISH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span> <span class="vhdldigit">1</span> <span class="vhdlchar">'</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00279 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">wait</span><span class="vhdlchar"> </span><span class="vhdlkeyword">for</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a180907b215d0d7786458303e59a78398">DELAY</a></b> <span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00280 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00281 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;ERROR REPORT &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html#a645427b266db278c9e656a332614b881">NAME</a></b> <span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00282 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;[ MASTER ]&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00283 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;  Error    : &quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4ea4d1534aa72280b84c413b78b2d412">M_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">error_count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00284 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;  Mismatch : &quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4ea4d1534aa72280b84c413b78b2d412">M_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">mismatch_count</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00285 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;  Warning  : &quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4ea4d1534aa72280b84c413b78b2d412">M_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">warning_count</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00286 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00287 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;[ SLAVE ]&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00288 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;  Error    : &quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a320339fda1028523ff2f03c0d08ee892">S_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">error_count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00289 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;  Mismatch : &quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a320339fda1028523ff2f03c0d08ee892">S_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">mismatch_count</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00290 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="keyword">&quot;  Warning  : &quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a320339fda1028523ff2f03c0d08ee892">S_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">warning_count</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00291 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE</span><span class="vhdlchar">(</span><span class="vhdlchar">L</span><span class="vhdlchar">,</span><span class="vhdlchar">T</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WRITELINE</span><span class="vhdlchar">(</span><span class="vhdlchar">OUTPUT</span><span class="vhdlchar">,</span><span class="vhdlchar">L</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00292 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rv</span><span class="vhdlchar">(</span> <span class="vhdldigit">1</span> <span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4ea4d1534aa72280b84c413b78b2d412">M_REPORT</a></b> <span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00293 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rv</span><span class="vhdlchar">(</span> <span class="vhdldigit">2</span> <span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a320339fda1028523ff2f03c0d08ee892">S_REPORT</a></b> <span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00294 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rep</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><b><a class="el" href="classCORE.html#aa8e753253ee278b0d1e17fec4c6e5d63">MARGE_REPORT_STATUS</a></b> <span class="vhdlchar">(</span><span class="vhdlchar">rv</span><span class="vhdlchar">)</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00295 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">assert</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar">rep</span><span class="vhdlchar">.</span><span class="vhdlchar">error_count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html#afc9ceb07845bd0ce2f314f9174fcadeb">EXP_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">error_count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlkeyword">and</span><span class="vhdlchar"> </span></b>
<b>00296 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar">rep</span><span class="vhdlchar">.</span><span class="vhdlchar">mismatch_count</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html#afc9ceb07845bd0ce2f314f9174fcadeb">EXP_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">mismatch_count</span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlkeyword">and</span><span class="vhdlchar"> </span></b>
<b>00297 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar">rep</span><span class="vhdlchar">.</span><span class="vhdlchar">warning_count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html#afc9ceb07845bd0ce2f314f9174fcadeb">EXP_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">warning_count</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlkeyword">and</span><span class="vhdlchar"> </span></b>
<b>00298 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar">rep</span><span class="vhdlchar">.</span><span class="vhdlchar">failure_count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html#afc9ceb07845bd0ce2f314f9174fcadeb">EXP_REPORT</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">failure_count</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b>
<b>00299 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">report</span><span class="vhdlchar"> </span><span class="keyword">&quot;REPORT Mismatch !!&quot;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">severity</span><span class="vhdlchar"> </span><span class="vhdlchar">FAILURE</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00300 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">assert</span><span class="vhdlchar"> </span><span class="vhdlchar">FALSE</span><span class="vhdlchar"> </span><span class="vhdlkeyword">report</span><span class="vhdlchar"> </span><span class="keyword">&quot;Simulation complete.&quot;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">severity</span><span class="vhdlchar"> </span><span class="vhdlchar">FAILURE</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00301 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">wait</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
<b>00302 </b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">end</span><span class="vhdlchar"> </span><span class="vhdlkeyword">process</span><span class="vhdlchar">;</span><span class="vhdlchar"> </span></b>
</div><!-- fragment -->
</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a3600ee963410d52a69859e6883f803cf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a3600ee963410d52a69859e6883f803cf">ACLK</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00080">80</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a5c28b6b4ceb542eee4f1cb08124eb39c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a5c28b6b4ceb542eee4f1cb08124eb39c">ARESETn</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00081">81</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a180907b215d0d7786458303e59a78398"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a180907b215d0d7786458303e59a78398">DELAY</a> <b><span class="comment">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00068">68</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a479fa14bf975e00b401e189b143bcd99"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a479fa14bf975e00b401e189b143bcd99">GPI_WIDTH</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00076">76</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="ad9610e35abb2c452758adf35e3a0fb29"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00075">75</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="aad05f78187c942f9dd521605fa81f1ba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aad05f78187c942f9dd521605fa81f1ba">M</a> <b><span class="vhdlchar">AXI4_STREAM_MASTER_PLAYER</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00138">138</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="abba3acee20c5dfd26a77bba5a478106f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#abba3acee20c5dfd26a77bba5a478106f">M_FINISH</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00113">113</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a7dbc9c8e5919787f333c1f5b1bea6b5a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a7dbc9c8e5919787f333c1f5b1bea6b5a">M_GPI</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a479fa14bf975e00b401e189b143bcd99">GPI_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00102">102</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="ae126c69ab5e0b43fa5c0bb365df92614"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ae126c69ab5e0b43fa5c0bb365df92614">M_GPO</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00103">103</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a4ea4d1534aa72280b84c413b78b2d412"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4ea4d1534aa72280b84c413b78b2d412">M_REPORT</a> <b><b><a class="el" href="classCORE.html#a0dcb918f98dddcf569edc91b94339c1b">REPORT_STATUS_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00110">110</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a8cc2e7240164328fdc3f0e5e21032c56"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a8cc2e7240164328fdc3f0e5e21032c56">N</a> <b><span class="vhdlchar">MARCHAL</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00119">119</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a243b2671e596e09a4d42815c5f6dc2be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a243b2671e596e09a4d42815c5f6dc2be">N_FINISH</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00112">112</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a88b2ef2412a05e5b22245f25775a8389"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a88b2ef2412a05e5b22245f25775a8389">N_REPORT</a> <b><b><a class="el" href="classCORE.html#a0dcb918f98dddcf569edc91b94339c1b">REPORT_STATUS_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00109">109</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a4baee84af7a92177c9064ddc2fc010ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4baee84af7a92177c9064ddc2fc010ce">P</a> <b><span class="vhdlchar">AXI4_STREAM_SIGNAL_PRINTER</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00237">237</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a676b8c20bcc1d9a7c055fe7f0a0ec885"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a676b8c20bcc1d9a7c055fe7f0a0ec885">PERIOD</a> <b><span class="comment">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00067">67</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a941c0e8be637f8c32a225a33da3208e9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a941c0e8be637f8c32a225a33da3208e9">RESET</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00082">82</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="ad53aeb78abc83a52ab8982f5c82a3d5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad53aeb78abc83a52ab8982f5c82a3d5b">S</a> <b><span class="vhdlchar">AXI4_STREAM_SLAVE_PLAYER</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00187">187</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="ae32ce7bd27645ed0f7482935757084a0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ae32ce7bd27645ed0f7482935757084a0">S_FINISH</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00114">114</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a656959132d5474605eb8ed793483e382"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a656959132d5474605eb8ed793483e382">S_GPI</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a479fa14bf975e00b401e189b143bcd99">GPI_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00104">104</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a4b5acf9122c805843bcfc46e198b6ba9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a4b5acf9122c805843bcfc46e198b6ba9">S_GPO</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad9610e35abb2c452758adf35e3a0fb29">GPO_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00105">105</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a320339fda1028523ff2f03c0d08ee892"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a320339fda1028523ff2f03c0d08ee892">S_REPORT</a> <b><b><a class="el" href="classCORE.html#a0dcb918f98dddcf569edc91b94339c1b">REPORT_STATUS_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00111">111</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a778d0eb1f4c18bacefac0bdfbcdb3ce8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a778d0eb1f4c18bacefac0bdfbcdb3ce8">SYNC</a> <b><b><a class="el" href="classSYNC.html#afb08c785f07a6950b418e1d4369872b6">SYNC_SIG_VECTOR</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a226c9fb936cdd9c04687112a75d2bbce">SYNC_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00098">98</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a226c9fb936cdd9c04687112a75d2bbce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a226c9fb936cdd9c04687112a75d2bbce">SYNC_WIDTH</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00074">74</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="ad6db7057ccb10440ca00889814dfc13d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#ad6db7057ccb10440ca00889814dfc13d">TDATA</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00087">87</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a82ad2ee067bb6813047c3efbf81b340a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a82ad2ee067bb6813047c3efbf81b340a">TDEST</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DEST</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00091">91</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a8836b5d2db7a1cfc1ddaf2e7c8e8c07f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a8836b5d2db7a1cfc1ddaf2e7c8e8c07f">TID</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">ID</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00092">92</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a501c48aba31073408a46c28afabc1a8e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a501c48aba31073408a46c28afabc1a8e">TKEEP</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00089">89</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a50e894f538694b042c5ac7056eb6ea61"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a50e894f538694b042c5ac7056eb6ea61">TLAST</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00086">86</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a3d25c6682d57b6c6005dd4b38ddfc41d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a3d25c6682d57b6c6005dd4b38ddfc41d">TREADY</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00094">94</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="a96af72152b0735f70f16fb66b7583cb1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#a96af72152b0735f70f16fb66b7583cb1">TSTRB</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00088">88</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="aa0c5b1af0860b1c3ecf221e692338416"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aa0c5b1af0860b1c3ecf221e692338416">TUSER</a> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a></b> <span class="vhdlchar">.</span><span class="vhdlchar">USER</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00090">90</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="afcb4a1bafa0a76416cae54c8c4b3bcdc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#afcb4a1bafa0a76416cae54c8c4b3bcdc">TVALID</a> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00093">93</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<a class="anchor" id="aefab7cb002b1aafa2a5a5beed6dca776"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1_1_1MODEL.html#aefab7cb002b1aafa2a5a5beed6dca776">WIDTH</a> <b><b><a class="el" href="classAXI4__TYPES.html#aebb6f94fb470092a85390860e7cdd781">AXI4_STREAM_SIGNAL_WIDTH_TYPE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ID</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><b><a class="el" href="classDUMMY__PLUG__AXI4__STREAM__TEST__1.html#a449a5a86d049982bfb447ce6ed0a398c">DATA_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">USER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DEST</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="axi4__stream__test__1_8vhd_source.html#l00069">69</a> of file <a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/test/vhdl/axi4/<a class="el" href="axi4__stream__test__1_8vhd_source.html">axi4_stream_test_1.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 12 2012 23:57:58 for Dummy Plug by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.1
</small></address>
</body>
</html>
