// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors

// ‚ö†Ô∏èThis file was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è

#pragma once
#ifndef ICED_X86_CPUIDFEATURE_HPP
#define ICED_X86_CPUIDFEATURE_HPP

#include <cstdint>
#include <cstddef>

namespace iced_x86 {

/// @brief @c CPUID feature flags
enum class CpuidFeature : uint8_t {
	/// @brief 8086 or later
	INTEL8086 = 0,
	/// @brief 8086 only
	INTEL8086_ONLY = 1,
	/// @brief 80186 or later
	INTEL186 = 2,
	/// @brief 80286 or later
	INTEL286 = 3,
	/// @brief 80286 only
	INTEL286_ONLY = 4,
	/// @brief 80386 or later
	INTEL386 = 5,
	/// @brief 80386 only
	INTEL386_ONLY = 6,
	/// @brief 80386 A0-B0 stepping only (@c XBTS, @c IBTS instructions)
	INTEL386_A0_ONLY = 7,
	/// @brief Intel486 or later
	INTEL486 = 8,
	/// @brief Intel486 A stepping only (@c CMPXCHG)
	INTEL486_A_ONLY = 9,
	/// @brief UMOV (80386 and Intel486)
	UMOV = 10,
	/// @brief IA-64
	IA64 = 11,
	/// @brief CPUID.80000001H:EDX.LM[bit 29]
	X64 = 12,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.ADX[bit 19]
	ADX = 13,
	/// @brief CPUID.01H:ECX.AES[bit 25]
	AES = 14,
	/// @brief CPUID.01H:ECX.AVX[bit 28]
	AVX = 15,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX2[bit 5]
	AVX2 = 16,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.AVX512_4FMAPS[bit 3]
	AVX512_4_FMAPS = 17,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.AVX512_4VNNIW[bit 2]
	AVX512_4_VNNIW = 18,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.AVX512_BF16[bit 5]
	AVX512_BF16 = 19,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.AVX512_BITALG[bit 12]
	AVX512_BITALG = 20,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512_IFMA[bit 21]
	AVX512_IFMA = 21,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.AVX512_VBMI[bit 1]
	AVX512_VBMI = 22,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.AVX512_VBMI2[bit 6]
	AVX512_VBMI2 = 23,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.AVX512_VNNI[bit 11]
	AVX512_VNNI = 24,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.AVX512_VP2INTERSECT[bit 08]
	AVX512_VP2_INTERSECT = 25,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.AVX512_VPOPCNTDQ[bit 14]
	AVX512_VPOPCNTDQ = 26,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512BW[bit 30]
	AVX512_BW = 27,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512CD[bit 28]
	AVX512_CD = 28,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512DQ[bit 17]
	AVX512_DQ = 29,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512ER[bit 27]
	AVX512_ER = 30,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512F[bit 16]
	AVX512_F = 31,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512PF[bit 26]
	AVX512_PF = 32,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.AVX512VL[bit 31]
	AVX512_VL = 33,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.BMI1[bit 3]
	BMI1 = 34,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.BMI2[bit 8]
	BMI2 = 35,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.CET_IBT[bit 20]
	CET_IBT = 36,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[bit 7]
	CET_SS = 37,
	/// @brief @c CL1INVMB instruction (Intel SCC = Single-Chip Computer)
	CL1_INVMB = 38,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.CLDEMOTE[bit 25]
	CLDEMOTE = 39,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.CLFLUSHOPT[bit 23]
	CLFLUSHOPT = 40,
	/// @brief CPUID.01H:EDX.CLFSH[bit 19]
	CLFSH = 41,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.CLWB[bit 24]
	CLWB = 42,
	/// @brief CPUID.80000008H:EBX.CLZERO[bit 0]
	CLZERO = 43,
	/// @brief CPUID.01H:EDX.CMOV[bit 15]
	CMOV = 44,
	/// @brief CPUID.01H:ECX.CMPXCHG16B[bit 13]
	CMPXCHG16_B = 45,
	/// @brief @c RFLAGS.ID can be toggled
	CPUID = 46,
	/// @brief CPUID.01H:EDX.CX8[bit 8]
	CX8 = 47,
	/// @brief CPUID.80000001H:EDX.3DNOW[bit 31]
	D3NOW = 48,
	/// @brief CPUID.80000001H:EDX.3DNOWEXT[bit 30]
	D3_NOWEXT = 49,
	/// @brief CPUID.(EAX=12H, ECX=0H):EAX.OSS[bit 5]
	OSS = 50,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.ENQCMD[bit 29]
	ENQCMD = 51,
	/// @brief CPUID.01H:ECX.F16C[bit 29]
	F16_C = 52,
	/// @brief CPUID.01H:ECX.FMA[bit 12]
	FMA = 53,
	/// @brief CPUID.80000001H:ECX.FMA4[bit 16]
	FMA4 = 54,
	/// @brief 8087 or later (CPUID.01H:EDX.FPU[bit 0])
	FPU = 55,
	/// @brief 80287 or later
	FPU287 = 56,
	/// @brief 80287XL only
	FPU287_XL_ONLY = 57,
	/// @brief 80387 or later
	FPU387 = 58,
	/// @brief 80387SL only
	FPU387_SL_ONLY = 59,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.FSGSBASE[bit 0]
	FSGSBASE = 60,
	/// @brief CPUID.01H:EDX.FXSR[bit 24]
	FXSR = 61,
	/// @brief Cyrix (AMD Geode GX/LX) 3DNow! instructions
	CYRIX_D3_NOW = 62,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.GFNI[bit 8]
	GFNI = 63,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.HLE[bit 4]
	HLE = 64,
	/// @brief @ref CpuidFeature::HLE or @ref CpuidFeature::RTM
	HLE_OR_RTM = 65,
	/// @brief IA32_VMX_EPT_VPID_CAP[bit 20]
	INVEPT = 66,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.INVPCID[bit 10]
	INVPCID = 67,
	/// @brief IA32_VMX_EPT_VPID_CAP[bit 32]
	INVVPID = 68,
	/// @brief CPUID.80000001H:ECX.LWP[bit 15]
	LWP = 69,
	/// @brief CPUID.80000001H:ECX.LZCNT[bit 5]
	LZCNT = 70,
	/// @brief CPUID.80000008H:EBX.MCOMMIT[bit 8]
	MCOMMIT = 71,
	/// @brief CPUID.01H:EDX.MMX[bit 23]
	MMX = 72,
	/// @brief CPUID.01H:ECX.MONITOR[bit 3]
	MONITOR = 73,
	/// @brief CPUID.80000001H:ECX.MONITORX[bit 29]
	MONITORX = 74,
	/// @brief CPUID.01H:ECX.MOVBE[bit 22]
	MOVBE = 75,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.MOVDIR64B[bit 28]
	MOVDIR64_B = 76,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.MOVDIRI[bit 27]
	MOVDIRI = 77,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.MPX[bit 14]
	MPX = 78,
	/// @brief CPUID.01H:EDX.MSR[bit 5]
	MSR = 79,
	/// @brief Multi-byte nops (@c 0F1F /0): CPUID.01H.EAX[Bits 11:8] = 0110B or 1111B
	MULTIBYTENOP = 80,
	/// @brief CPUID.0C0000000H:EAX \>= 0C0000001H AND CPUID.0C0000001H:EDX.ACE[Bits 7:6] = 11B ([6] = exists, [7] = enabled)
	PADLOCK_ACE = 81,
	/// @brief CPUID.0C0000000H:EAX \>= 0C0000001H AND CPUID.0C0000001H:EDX.PHE[Bits 11:10] = 11B ([10] = exists, [11] = enabled)
	PADLOCK_PHE = 82,
	/// @brief CPUID.0C0000000H:EAX \>= 0C0000001H AND CPUID.0C0000001H:EDX.PMM[Bits 13:12] = 11B ([12] = exists, [13] = enabled)
	PADLOCK_PMM = 83,
	/// @brief CPUID.0C0000000H:EAX \>= 0C0000001H AND CPUID.0C0000001H:EDX.RNG[Bits 3:2] = 11B ([2] = exists, [3] = enabled)
	PADLOCK_RNG = 84,
	/// @brief @c PAUSE instruction (Pentium 4 or later)
	PAUSE = 85,
	/// @brief CPUID.01H:ECX.PCLMULQDQ[bit 1]
	PCLMULQDQ = 86,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.PCOMMIT[bit 22]
	PCOMMIT = 87,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.PCONFIG[bit 18]
	PCONFIG = 88,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.PKU[bit 3]
	PKU = 89,
	/// @brief CPUID.01H:ECX.POPCNT[bit 23]
	POPCNT = 90,
	/// @brief CPUID.80000001H:ECX.PREFETCHW[bit 8]
	PREFETCHW = 91,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.PREFETCHWT1[bit 0]
	PREFETCHWT1 = 92,
	/// @brief CPUID.(EAX=14H, ECX=0H):EBX.PTWRITE[bit 4]
	PTWRITE = 93,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.RDPID[bit 22]
	RDPID = 94,
	/// @brief @c RDPMC instruction (Pentium MMX or later, or Pentium Pro or later)
	RDPMC = 95,
	/// @brief CPUID.80000008H:EBX.RDPRU[bit 4]
	RDPRU = 96,
	/// @brief CPUID.01H:ECX.RDRAND[bit 30]
	RDRAND = 97,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.RDSEED[bit 18]
	RDSEED = 98,
	/// @brief CPUID.80000001H:EDX.RDTSCP[bit 27]
	RDTSCP = 99,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.RTM[bit 11]
	RTM = 100,
	/// @brief CPUID.01H:EDX.SEP[bit 11]
	SEP = 101,
	/// @brief CPUID.(EAX=12H, ECX=0H):EAX.SGX1[bit 0]
	SGX1 = 102,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.SHA[bit 29]
	SHA = 103,
	/// @brief CPUID.80000001H:ECX.SKINIT[bit 12]
	SKINIT = 104,
	/// @brief @ref CpuidFeature::SKINIT or @ref CpuidFeature::SVM
	SKINIT_OR_SVM = 105,
	/// @brief CPUID.(EAX=07H, ECX=0H):EBX.SMAP[bit 20]
	SMAP = 106,
	/// @brief CPUID.01H:ECX.SMX[bit 6]
	SMX = 107,
	/// @brief CPUID.01H:EDX.SSE[bit 25]
	SSE = 108,
	/// @brief CPUID.01H:EDX.SSE2[bit 26]
	SSE2 = 109,
	/// @brief CPUID.01H:ECX.SSE3[bit 0]
	SSE3 = 110,
	/// @brief CPUID.01H:ECX.SSE4_1[bit 19]
	SSE4_1 = 111,
	/// @brief CPUID.01H:ECX.SSE4_2[bit 20]
	SSE4_2 = 112,
	/// @brief CPUID.80000001H:ECX.SSE4A[bit 6]
	SSE4_A = 113,
	/// @brief CPUID.01H:ECX.SSSE3[bit 9]
	SSSE3 = 114,
	/// @brief CPUID.80000001H:ECX.SVM[bit 2]
	SVM = 115,
	/// @brief CPUID.8000001FH:EAX.SEV-ES[bit 3]
	SEV_ES = 116,
	/// @brief CPUID.80000001H:EDX.SYSCALL[bit 11]
	SYSCALL = 117,
	/// @brief CPUID.80000001H:ECX.TBM[bit 21]
	TBM = 118,
	/// @brief CPUID.01H:EDX.TSC[bit 4]
	TSC = 119,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.VAES[bit 9]
	VAES = 120,
	/// @brief CPUID.01H:ECX.VMX[bit 5]
	VMX = 121,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.VPCLMULQDQ[bit 10]
	VPCLMULQDQ = 122,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.WAITPKG[bit 5]
	WAITPKG = 123,
	/// @brief CPUID.(EAX=80000008H, ECX=0H):EBX.WBNOINVD[bit 9]
	WBNOINVD = 124,
	/// @brief CPUID.80000001H:ECX.XOP[bit 11]
	XOP = 125,
	/// @brief CPUID.01H:ECX.XSAVE[bit 26]
	XSAVE = 126,
	/// @brief CPUID.(EAX=0DH, ECX=1H):EAX.XSAVEC[bit 1]
	XSAVEC = 127,
	/// @brief CPUID.(EAX=0DH, ECX=1H):EAX.XSAVEOPT[bit 0]
	XSAVEOPT = 128,
	/// @brief CPUID.(EAX=0DH, ECX=1H):EAX.XSAVES[bit 3]
	XSAVES = 129,
	/// @brief CPUID.8000001FH:EAX.SEV-SNP[bit 4]
	SEV_SNP = 130,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.SERIALIZE[bit 14]
	SERIALIZE = 131,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.TSXLDTRK[bit 16]
	TSXLDTRK = 132,
	/// @brief CPUID.80000008H:EBX.INVLPGB[bit 3]
	INVLPGB = 133,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.AMX-BF16[bit 22]
	AMX_BF16 = 134,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.AMX-TILE[bit 24]
	AMX_TILE = 135,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.AMX-INT8[bit 25]
	AMX_INT8 = 136,
	/// @brief Cyrix FPU instructions (Cyrix, AMD Geode GX/LX)
	CYRIX_FPU = 137,
	/// @brief Cyrix SMM instructions: @c SVDC, @c RSDC, @c SVLDT, @c RSLDT, @c SVTS, @c RSTS (Cyrix, AMD Geode GX/LX)
	CYRIX_SMM = 138,
	/// @brief Cyrix @c SMINT 0F38 (6x86MX and later, AMD Geode GX/LX)
	CYRIX_SMINT = 139,
	/// @brief Cyrix @c SMINT 0F7E (6x86 or earlier)
	CYRIX_SMINT_0_F7_E = 140,
	/// @brief Cyrix SMM instructions: @c RDSHR, @c WRSHR (6x86MX, M II, Cyrix III)
	CYRIX_SHR = 141,
	/// @brief Cyrix DDI instructions: @c BB0_Reset, @c BB1_Reset, @c CPU_READ, @c CPU_WRITE (MediaGX, GXm, GXLV, GX1)
	CYRIX_DDI = 142,
	/// @brief Cyrix AND CPUID.80000001H:EDX.EMMI[bit 24]
	CYRIX_EMMI = 143,
	/// @brief Cyrix DMI instructions: @c DMINT, @c RDM (AMD Geode GX/LX)
	CYRIX_DMI = 144,
	/// @brief CPUID.0C0000000H:EAX \>= 0C0000001H AND CPUID.0C0000001H:EDX.AIS[Bits 1:0] = 11B ([0] = exists, [1] = enabled)
	CENTAUR_AIS = 145,
	/// @brief MOV to/from TR (80386, Intel486, Cyrix, Geode)
	MOV_TR = 146,
	/// @brief @c RSM instruction (some 386s, some 486s, Pentium and later)
	SMM = 147,
	/// @brief CPUID.(EAX=??H, ECX=?H):???.????[bit ??]
	TDX = 148,
	/// @brief CPUID.(EAX=07H, ECX=0H):ECX.KL[bit 23]
	KL = 149,
	/// @brief CPUID.19H:EBX.AESKLE[bit 0]
	AESKLE = 150,
	/// @brief CPUID.19H:EBX.WIDE_KL[bit 2]
	WIDE_KL = 151,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.UINTR[bit 5]
	UINTR = 152,
	/// @brief CPUID.(EAX=07H, ECX=01H):EAX.HRESET[bit 22]
	HRESET = 153,
	/// @brief CPUID.(EAX=07H, ECX=01H):EAX.AVX-VNNI[bit 4]
	AVX_VNNI = 154,
	/// @brief CPUID.0C0000000H:EAX \>= 0C0000001H AND CPUID.0C0000001H:EDX.GMI[Bits 5:4] = 11B ([4] = exists, [5] = enabled)
	PADLOCK_GMI = 155,
	/// @brief CPUID.(EAX=07H, ECX=01H):EAX.FRED[bit 17]
	FRED = 156,
	/// @brief CPUID.(EAX=07H, ECX=01H):EAX.LKGS[bit 18]
	LKGS = 157,
	/// @brief CPUID.(EAX=07H, ECX=0H):EDX.AVX512-FP16[bit 23]
	AVX512_FP16 = 158,
	/// @brief Undocumented Intel @c RDUDBG and @c WRUDBG instructions
	UDBG = 159,
	/// @brief Intel Knights Corner
	KNC = 160,
	/// @brief Undocumented instruction
	PADLOCK_UNDOC = 161,
	/// @brief CPUID.8000001FH:EAX.RMPQUERY[bit 6]
	RMPQUERY = 162,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.RAO-INT[bit 3]
	RAO_INT = 163,
	/// @brief CPUID.(EAX=07H, ECX=1H):EDX.PREFETCHITI[bit 14]
	PREFETCHITI = 164,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.AMX-FP16[bit 21]
	AMX_FP16 = 165,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.CMPCCXADD[bit 7]
	CMPCCXADD = 166,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.AVX-IFMA[bit 23]
	AVX_IFMA = 167,
	/// @brief CPUID.(EAX=07H, ECX=1H):EDX.AVX-NE-CONVERT[bit 5]
	AVX_NE_CONVERT = 168,
	/// @brief CPUID.(EAX=07H, ECX=1H):EDX.AVX-VNNI-INT8[bit 4]
	AVX_VNNI_INT8 = 169,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.MSRLIST[bit 27]
	MSRLIST = 170,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.WRMSRNS[bit 19]
	WRMSRNS = 171,
	/// @brief CPUID.(EAX=07H, ECX=1H):EDX.AMX-COMPLEX[bit 8]
	AMX_COMPLEX = 172,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.SHA512[bit 0]
	SHA512 = 173,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.SM3[bit 1]
	SM3 = 174,
	/// @brief CPUID.(EAX=07H, ECX=1H):EAX.SM4[bit 2]
	SM4 = 175,
	/// @brief CPUID.(EAX=07H, ECX=1H):EBX.TSE[bit 1]
	TSE = 176,
	/// @brief CPUID.(EAX=07H, ECX=1H):EDX.AVX-VNNI-INT16[bit 10]
	AVX_VNNI_INT16 = 177
};

/// @brief Number of CpuidFeature enum values.
constexpr std::size_t CPUID_FEATURE_COUNT = 178;

} // namespace iced_x86

#endif // ICED_X86_CPUIDFEATURE_HPP
