
Tail_Light_Control_Board_Personal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002494  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080025a0  080025a0  000035a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025c4  080025c4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080025c4  080025c4  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080025c4  080025c4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025c4  080025c4  000035c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025c8  080025c8  000035c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080025cc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003100  2000000c  080025d8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000310c  080025d8  0000410c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1e3  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022a2  00000000  00000000  00012218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000085f8  00000000  00000000  000144ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a50  00000000  00000000  0001cab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e77  00000000  00000000  0001d508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001745e  00000000  00000000  0001e37f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010960  00000000  00000000  000357dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088c65  00000000  00000000  0004613d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ceda2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001cfc  00000000  00000000  000cede8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  000d0ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002588 	.word	0x08002588

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002588 	.word	0x08002588

0800014c <HAL_CAN_RxFifo0MsgPendingCallback>:
void SetPixelColor(PixelRGB_t* p, const uint8_t color[]){
	(*p).color.r = color [0];
	(*p).color.g = color [1];
	(*p).color.b = color [2];
}
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 800014c:	b538      	push	{r3, r4, r5, lr}
	// Extract the LED status update bits
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 800014e:	4d0f      	ldr	r5, [pc, #60]	@ (800018c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000150:	4c0f      	ldr	r4, [pc, #60]	@ (8000190 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000152:	462b      	mov	r3, r5
 8000154:	4622      	mov	r2, r4
 8000156:	2100      	movs	r1, #0
 8000158:	f000 fdd4 	bl	8000d04 <HAL_CAN_GetRxMessage>
	if(datasentFlag == 2){
 800015c:	4b0d      	ldr	r3, [pc, #52]	@ (8000194 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800015e:	781b      	ldrb	r3, [r3, #0]
 8000160:	2b02      	cmp	r3, #2
 8000162:	d000      	beq.n	8000166 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
			// Bright Red / Dim Red
			brakeData = RxData[0];
			updatePedalFlag = 1;
		}
	}
}
 8000164:	bd38      	pop	{r3, r4, r5, pc}
		if(RxHeader.StdId == DASHLIGHT_ID){
 8000166:	6823      	ldr	r3, [r4, #0]
 8000168:	2b05      	cmp	r3, #5
 800016a:	d008      	beq.n	800017e <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
		else if(RxHeader.StdId == BRAKEBOARD_ID){
 800016c:	2b02      	cmp	r3, #2
 800016e:	d1f9      	bne.n	8000164 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>
			updatePedalFlag = 1;
 8000170:	2201      	movs	r2, #1
			brakeData = RxData[0];
 8000172:	7828      	ldrb	r0, [r5, #0]
 8000174:	4908      	ldr	r1, [pc, #32]	@ (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
			updatePedalFlag = 1;
 8000176:	4b09      	ldr	r3, [pc, #36]	@ (800019c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
			brakeData = RxData[0];
 8000178:	7008      	strb	r0, [r1, #0]
			updatePedalFlag = 1;
 800017a:	701a      	strb	r2, [r3, #0]
}
 800017c:	bd38      	pop	{r3, r4, r5, pc}
			updateDashFlag = 1;
 800017e:	2201      	movs	r2, #1
			blinkData = RxData[0];
 8000180:	7828      	ldrb	r0, [r5, #0]
			updateDashFlag = 1;
 8000182:	4b07      	ldr	r3, [pc, #28]	@ (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
			blinkData = RxData[0];
 8000184:	4907      	ldr	r1, [pc, #28]	@ (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000186:	7008      	strb	r0, [r1, #0]
			updateDashFlag = 1;
 8000188:	701a      	strb	r2, [r3, #0]
}
 800018a:	bd38      	pop	{r3, r4, r5, pc}
 800018c:	20002fec 	.word	0x20002fec
 8000190:	20002ff4 	.word	0x20002ff4
 8000194:	20002fea 	.word	0x20002fea
 8000198:	20000038 	.word	0x20000038
 800019c:	20002fe8 	.word	0x20002fe8
 80001a0:	20002fe9 	.word	0x20002fe9
 80001a4:	20000039 	.word	0x20000039

080001a8 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80001a8:	b510      	push	{r4, lr}

  if( htim == &htim3){
 80001aa:	4c13      	ldr	r4, [pc, #76]	@ (80001f8 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80001ac:	4284      	cmp	r4, r0
 80001ae:	d000      	beq.n	80001b2 <HAL_TIM_PWM_PulseFinishedCallback+0xa>
	  if(htim->hdma[3]->State == HAL_DMA_STATE_READY && htim->ChannelState[2] == HAL_TIM_CHANNEL_STATE_READY){
		  HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
		  datasentFlag += 1;
	  }
  }
}
 80001b0:	bd10      	pop	{r4, pc}
	  if(htim->hdma[1]->State ==  HAL_DMA_STATE_READY && htim->ChannelState[0] == HAL_TIM_CHANNEL_STATE_READY){
 80001b2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80001b4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d011      	beq.n	80001e0 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
	  if(htim->hdma[3]->State == HAL_DMA_STATE_READY && htim->ChannelState[2] == HAL_TIM_CHANNEL_STATE_READY){
 80001bc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80001be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80001c2:	2b01      	cmp	r3, #1
 80001c4:	d1f4      	bne.n	80001b0 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
 80001c6:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80001ca:	2b01      	cmp	r3, #1
 80001cc:	d1f0      	bne.n	80001b0 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
		  HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 80001ce:	2108      	movs	r1, #8
 80001d0:	4809      	ldr	r0, [pc, #36]	@ (80001f8 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80001d2:	f001 ff61 	bl	8002098 <HAL_TIM_PWM_Stop_DMA>
		  datasentFlag += 1;
 80001d6:	4a09      	ldr	r2, [pc, #36]	@ (80001fc <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80001d8:	7813      	ldrb	r3, [r2, #0]
 80001da:	3301      	adds	r3, #1
 80001dc:	7013      	strb	r3, [r2, #0]
}
 80001de:	bd10      	pop	{r4, pc}
	  if(htim->hdma[1]->State ==  HAL_DMA_STATE_READY && htim->ChannelState[0] == HAL_TIM_CHANNEL_STATE_READY){
 80001e0:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80001e4:	2b01      	cmp	r3, #1
 80001e6:	d1e9      	bne.n	80001bc <HAL_TIM_PWM_PulseFinishedCallback+0x14>
		  HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 80001e8:	2100      	movs	r1, #0
 80001ea:	f001 ff55 	bl	8002098 <HAL_TIM_PWM_Stop_DMA>
		  datasentFlag += 1;
 80001ee:	4a03      	ldr	r2, [pc, #12]	@ (80001fc <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80001f0:	7813      	ldrb	r3, [r2, #0]
 80001f2:	3301      	adds	r3, #1
 80001f4:	7013      	strb	r3, [r2, #0]
 80001f6:	e7e1      	b.n	80001bc <HAL_TIM_PWM_PulseFinishedCallback+0x14>
 80001f8:	20003098 	.word	0x20003098
 80001fc:	20002fea 	.word	0x20002fea

08000200 <updateLight>:
}
// Assumption Both Buffers are Filled
// Send there out via DMA
void updateLight(){
	// TODO Think about the Flag Situation
	datasentFlag = 0;
 8000200:	2200      	movs	r2, #0
void updateLight(){
 8000202:	b570      	push	{r4, r5, r6, lr}
	pBuff_Left = left_dma_Buffer;
	pBuff_Right = right_dma_Buffer;
	for(int i = 0; i< LEFT_NUMPIXEL; i++){
		for(int j = 23; j >= 0; j--){
			if((Left_PixelData[i].data>>j) & 0x01){
				*pBuff_Left = NEOPIXEL_ONE;
 8000204:	f04f 0c13 	mov.w	ip, #19
 8000208:	f04f 0e26 	mov.w	lr, #38	@ 0x26
	datasentFlag = 0;
 800020c:	4b32      	ldr	r3, [pc, #200]	@ (80002d8 <updateLight+0xd8>)
 800020e:	4c33      	ldr	r4, [pc, #204]	@ (80002dc <updateLight+0xdc>)
 8000210:	4d33      	ldr	r5, [pc, #204]	@ (80002e0 <updateLight+0xe0>)
 8000212:	f504 76d6 	add.w	r6, r4, #428	@ 0x1ac
 8000216:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i< LEFT_NUMPIXEL; i++){
 8000218:	462a      	mov	r2, r5
		for(int j = 23; j >= 0; j--){
 800021a:	2317      	movs	r3, #23
			if((Left_PixelData[i].data>>j) & 0x01){
 800021c:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8000220:	fa20 f103 	lsr.w	r1, r0, r3
 8000224:	07c9      	lsls	r1, r1, #31
		for(int j = 23; j >= 0; j--){
 8000226:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
			if((Left_PixelData[i].data>>j) & 0x01){
 800022a:	d44b      	bmi.n	80002c4 <updateLight+0xc4>
		for(int j = 23; j >= 0; j--){
 800022c:	1c59      	adds	r1, r3, #1
				*pBuff_Left = NEOPIXEL_ONE;
 800022e:	f822 cb02 	strh.w	ip, [r2], #2
		for(int j = 23; j >= 0; j--){
 8000232:	d1f5      	bne.n	8000220 <updateLight+0x20>
	for(int i = 0; i< LEFT_NUMPIXEL; i++){
 8000234:	42a6      	cmp	r6, r4
 8000236:	f105 0530 	add.w	r5, r5, #48	@ 0x30
 800023a:	d1ed      	bne.n	8000218 <updateLight+0x18>

	}
	for(int k = 0; k< RIGHT_NUMPIXEL; k++){
		for(int l = 23; l >= 0; l--){
			if((Right_PixelData[k].data>>l) & 0x01){
				*pBuff_Right = NEOPIXEL_ONE;
 800023c:	f04f 0e26 	mov.w	lr, #38	@ 0x26
 8000240:	f04f 0c13 	mov.w	ip, #19
 8000244:	4b27      	ldr	r3, [pc, #156]	@ (80002e4 <updateLight+0xe4>)
 8000246:	4a28      	ldr	r2, [pc, #160]	@ (80002e8 <updateLight+0xe8>)
 8000248:	4c28      	ldr	r4, [pc, #160]	@ (80002ec <updateLight+0xec>)
 800024a:	4d29      	ldr	r5, [pc, #164]	@ (80002f0 <updateLight+0xf0>)
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	f504 76f0 	add.w	r6, r4, #480	@ 0x1e0
 8000252:	462a      	mov	r2, r5
		for(int l = 23; l >= 0; l--){
 8000254:	2317      	movs	r3, #23
			if((Right_PixelData[k].data>>l) & 0x01){
 8000256:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800025a:	fa20 f103 	lsr.w	r1, r0, r3
 800025e:	07c9      	lsls	r1, r1, #31
		for(int l = 23; l >= 0; l--){
 8000260:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
			if((Right_PixelData[k].data>>l) & 0x01){
 8000264:	d425      	bmi.n	80002b2 <updateLight+0xb2>
		for(int l = 23; l >= 0; l--){
 8000266:	1c59      	adds	r1, r3, #1
				*pBuff_Right = NEOPIXEL_ONE;
 8000268:	f822 cb02 	strh.w	ip, [r2], #2
		for(int l = 23; l >= 0; l--){
 800026c:	d1f5      	bne.n	800025a <updateLight+0x5a>
	for(int k = 0; k< RIGHT_NUMPIXEL; k++){
 800026e:	42b4      	cmp	r4, r6
 8000270:	f105 0530 	add.w	r5, r5, #48	@ 0x30
 8000274:	d1ed      	bne.n	8000252 <updateLight+0x52>
 8000276:	4b1f      	ldr	r3, [pc, #124]	@ (80002f4 <updateLight+0xf4>)
 8000278:	4c1f      	ldr	r4, [pc, #124]	@ (80002f8 <updateLight+0xf8>)
			}
			pBuff_Right++;
		}
	}
	for(int z = 1; z <= 100; z++){
		left_dma_Buffer[LEFT_DMABUF_LEN - z] = 0;
 800027a:	22c8      	movs	r2, #200	@ 0xc8
 800027c:	2100      	movs	r1, #0
 800027e:	481a      	ldr	r0, [pc, #104]	@ (80002e8 <updateLight+0xe8>)
 8000280:	601c      	str	r4, [r3, #0]
 8000282:	f002 f955 	bl	8002530 <memset>
		right_dma_Buffer[RIGHT_DMABUF_LEN - z ] = 0; // Extra time for latch (50us?)
 8000286:	22c8      	movs	r2, #200	@ 0xc8
 8000288:	2100      	movs	r1, #0
 800028a:	4620      	mov	r0, r4
 800028c:	f002 f950 	bl	8002530 <memset>
	}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*)left_dma_Buffer, LEFT_DMABUF_LEN);
 8000290:	f640 236c 	movw	r3, #2668	@ 0xa6c
 8000294:	2100      	movs	r1, #0
 8000296:	4a12      	ldr	r2, [pc, #72]	@ (80002e0 <updateLight+0xe0>)
 8000298:	4818      	ldr	r0, [pc, #96]	@ (80002fc <updateLight+0xfc>)
 800029a:	f001 fe2d 	bl	8001ef8 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, (uint32_t*)right_dma_Buffer, RIGHT_DMABUF_LEN);
 800029e:	f5a4 52b4 	sub.w	r2, r4, #5760	@ 0x1680
 80002a2:	f640 33a4 	movw	r3, #2980	@ 0xba4
}
 80002a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, (uint32_t*)right_dma_Buffer, RIGHT_DMABUF_LEN);
 80002aa:	2108      	movs	r1, #8
 80002ac:	4813      	ldr	r0, [pc, #76]	@ (80002fc <updateLight+0xfc>)
 80002ae:	f001 be23 	b.w	8001ef8 <HAL_TIM_PWM_Start_DMA>
		for(int l = 23; l >= 0; l--){
 80002b2:	1c59      	adds	r1, r3, #1
				*pBuff_Right = NEOPIXEL_ONE;
 80002b4:	f822 eb02 	strh.w	lr, [r2], #2
		for(int l = 23; l >= 0; l--){
 80002b8:	d1cf      	bne.n	800025a <updateLight+0x5a>
	for(int k = 0; k< RIGHT_NUMPIXEL; k++){
 80002ba:	42b4      	cmp	r4, r6
 80002bc:	f105 0530 	add.w	r5, r5, #48	@ 0x30
 80002c0:	d1c7      	bne.n	8000252 <updateLight+0x52>
 80002c2:	e7d8      	b.n	8000276 <updateLight+0x76>
		for(int j = 23; j >= 0; j--){
 80002c4:	1c59      	adds	r1, r3, #1
				*pBuff_Left = NEOPIXEL_ONE;
 80002c6:	f822 eb02 	strh.w	lr, [r2], #2
		for(int j = 23; j >= 0; j--){
 80002ca:	d1a9      	bne.n	8000220 <updateLight+0x20>
	for(int i = 0; i< LEFT_NUMPIXEL; i++){
 80002cc:	42a6      	cmp	r6, r4
 80002ce:	f105 0530 	add.w	r5, r5, #48	@ 0x30
 80002d2:	d1a1      	bne.n	8000218 <updateLight+0x18>
 80002d4:	e7b2      	b.n	800023c <updateLight+0x3c>
 80002d6:	bf00      	nop
 80002d8:	20002fea 	.word	0x20002fea
 80002dc:	20002e38 	.word	0x20002e38
 80002e0:	20001784 	.word	0x20001784
 80002e4:	20000034 	.word	0x20000034
 80002e8:	20002b94 	.word	0x20002b94
 80002ec:	20002c58 	.word	0x20002c58
 80002f0:	2000003c 	.word	0x2000003c
 80002f4:	20000030 	.word	0x20000030
 80002f8:	200016bc 	.word	0x200016bc
 80002fc:	20003098 	.word	0x20003098

08000300 <updateBrake>:
	datasentFlag = 0;
 8000300:	2100      	movs	r1, #0
	if(brakeData & 0b1)
 8000302:	4a1c      	ldr	r2, [pc, #112]	@ (8000374 <updateBrake+0x74>)
	datasentFlag = 0;
 8000304:	4b1c      	ldr	r3, [pc, #112]	@ (8000378 <updateBrake+0x78>)
	if(brakeData & 0b1)
 8000306:	7812      	ldrb	r2, [r2, #0]
	datasentFlag = 0;
 8000308:	7019      	strb	r1, [r3, #0]
	if(brakeData & 0b1)
 800030a:	f012 0201 	ands.w	r2, r2, #1
 800030e:	d018      	beq.n	8000342 <updateBrake+0x42>
	(*p).color.b = color [2];
 8000310:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8000314:	4b19      	ldr	r3, [pc, #100]	@ (800037c <updateBrake+0x7c>)
 8000316:	f503 7298 	add.w	r2, r3, #304	@ 0x130
	(*p).color.g = color [1];
 800031a:	7099      	strb	r1, [r3, #2]
	(*p).color.b = color [2];
 800031c:	f823 0b04 	strh.w	r0, [r3], #4
		for(int i = 0; i < LEFT_CUTOFF; i++){
 8000320:	4293      	cmp	r3, r2
 8000322:	d1fa      	bne.n	800031a <updateBrake+0x1a>
	(*p).color.g = color [1];
 8000324:	2000      	movs	r0, #0
	(*p).color.b = color [2];
 8000326:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800032a:	4b15      	ldr	r3, [pc, #84]	@ (8000380 <updateBrake+0x80>)
 800032c:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
	(*p).color.g = color [1];
 8000330:	f883 0142 	strb.w	r0, [r3, #322]	@ 0x142
	(*p).color.b = color [2];
 8000334:	f8a3 1140 	strh.w	r1, [r3, #320]	@ 0x140
		for(int j = RIGHT_CUTOFF ; j < RIGHT_NUMPIXEL; j++){
 8000338:	3304      	adds	r3, #4
 800033a:	4293      	cmp	r3, r2
 800033c:	d1f8      	bne.n	8000330 <updateBrake+0x30>
	updateLight();
 800033e:	f7ff bf5f 	b.w	8000200 <updateLight>
	(*p).color.b = color [2];
 8000342:	f44f 6020 	mov.w	r0, #2560	@ 0xa00
 8000346:	4b0d      	ldr	r3, [pc, #52]	@ (800037c <updateBrake+0x7c>)
 8000348:	f503 7198 	add.w	r1, r3, #304	@ 0x130
	(*p).color.g = color [1];
 800034c:	709a      	strb	r2, [r3, #2]
	(*p).color.b = color [2];
 800034e:	f823 0b04 	strh.w	r0, [r3], #4
		for(int k = 0; k < LEFT_CUTOFF; k++){
 8000352:	428b      	cmp	r3, r1
 8000354:	d1fa      	bne.n	800034c <updateBrake+0x4c>
	(*p).color.g = color [1];
 8000356:	2000      	movs	r0, #0
	(*p).color.b = color [2];
 8000358:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 800035c:	4b08      	ldr	r3, [pc, #32]	@ (8000380 <updateBrake+0x80>)
 800035e:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
	(*p).color.g = color [1];
 8000362:	f883 0142 	strb.w	r0, [r3, #322]	@ 0x142
	(*p).color.b = color [2];
 8000366:	f8a3 1140 	strh.w	r1, [r3, #320]	@ 0x140
		for(int l = RIGHT_CUTOFF; l < RIGHT_NUMPIXEL; l++){
 800036a:	3304      	adds	r3, #4
 800036c:	4293      	cmp	r3, r2
 800036e:	d1f8      	bne.n	8000362 <updateBrake+0x62>
	updateLight();
 8000370:	f7ff bf46 	b.w	8000200 <updateLight>
 8000374:	20000038 	.word	0x20000038
 8000378:	20002fea 	.word	0x20002fea
 800037c:	20002e3c 	.word	0x20002e3c
 8000380:	20002c5c 	.word	0x20002c5c

08000384 <updateDash>:
// blinkData is headlight, hazard, left, right
void updateDash(){
	// TODO Logic to Mask the Blinkdata and Modify Left and Right Pixel Data as Necessary
	datasentFlag = 0; // Prevent BlinkData from being overwrite while executing
 8000384:	2200      	movs	r2, #0
void updateDash(){
 8000386:	b410      	push	{r4}
	if ((~blinkData & 0b0010) && (blinkData&0b0001)){ // If Left is off and Right Is on, ensure left blink is off
 8000388:	4b33      	ldr	r3, [pc, #204]	@ (8000458 <updateDash+0xd4>)
	datasentFlag = 0; // Prevent BlinkData from being overwrite while executing
 800038a:	4834      	ldr	r0, [pc, #208]	@ (800045c <updateDash+0xd8>)
	if ((~blinkData & 0b0010) && (blinkData&0b0001)){ // If Left is off and Right Is on, ensure left blink is off
 800038c:	781b      	ldrb	r3, [r3, #0]
	datasentFlag = 0; // Prevent BlinkData from being overwrite while executing
 800038e:	7002      	strb	r2, [r0, #0]
	if ((~blinkData & 0b0010) && (blinkData&0b0001)){ // If Left is off and Right Is on, ensure left blink is off
 8000390:	f003 0103 	and.w	r1, r3, #3
 8000394:	2901      	cmp	r1, #1
 8000396:	d024      	beq.n	80003e2 <updateDash+0x5e>
		RIGHT_BLINK = 1;
		RIGHT_BLINK_FLAG = 1;
		counter =  0;

	}
	else if((~blinkData & 0b0001) && (blinkData & 0b0010)){ // If Right is off and Left is On, ensure right blink is off
 8000398:	2902      	cmp	r1, #2
 800039a:	d010      	beq.n	80003be <updateDash+0x3a>
		RIGHT_BLINK_FLAG = 0;
		LEFT_BLINK = 1;
		LEFT_BLINK_FLAG = 1;
		counter = 0;
	}
	else if(blinkData & 0b0100){ // Hazard Case
 800039c:	075a      	lsls	r2, r3, #29
 800039e:	d534      	bpl.n	800040a <updateDash+0x86>

		LEFT_BLINK = 1;
 80003a0:	2301      	movs	r3, #1
 80003a2:	4c2f      	ldr	r4, [pc, #188]	@ (8000460 <updateDash+0xdc>)
		LEFT_BLINK_FLAG = 1;
 80003a4:	482f      	ldr	r0, [pc, #188]	@ (8000464 <updateDash+0xe0>)
		RIGHT_BLINK = 1;
 80003a6:	4930      	ldr	r1, [pc, #192]	@ (8000468 <updateDash+0xe4>)
		RIGHT_BLINK_FLAG = 1;
 80003a8:	4a30      	ldr	r2, [pc, #192]	@ (800046c <updateDash+0xe8>)
		LEFT_BLINK = 1;
 80003aa:	7023      	strb	r3, [r4, #0]
		LEFT_BLINK_FLAG = 1;
 80003ac:	7003      	strb	r3, [r0, #0]
		RIGHT_BLINK = 1;
 80003ae:	700b      	strb	r3, [r1, #0]
		RIGHT_BLINK_FLAG = 1;
 80003b0:	7013      	strb	r3, [r2, #0]
void updateDash(){
 80003b2:	2200      	movs	r2, #0
		counter =  0;
 80003b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000470 <updateDash+0xec>)
		counter =  INT_MAX - 800;

	}

	updateLight();
}
 80003b6:	bc10      	pop	{r4}
		counter =  0;
 80003b8:	601a      	str	r2, [r3, #0]
	updateLight();
 80003ba:	f7ff bf21 	b.w	8000200 <updateLight>
 80003be:	4b2d      	ldr	r3, [pc, #180]	@ (8000474 <updateDash+0xf0>)
 80003c0:	f103 01a0 	add.w	r1, r3, #160	@ 0xa0
	(*p).color.g = color [1];
 80003c4:	709a      	strb	r2, [r3, #2]
	(*p).color.b = color [2];
 80003c6:	f823 2b04 	strh.w	r2, [r3], #4
		for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d1fa      	bne.n	80003c4 <updateDash+0x40>
		LEFT_BLINK = 1;
 80003ce:	2301      	movs	r3, #1
		RIGHT_BLINK = 0;
 80003d0:	4c25      	ldr	r4, [pc, #148]	@ (8000468 <updateDash+0xe4>)
		RIGHT_BLINK_FLAG = 0;
 80003d2:	4826      	ldr	r0, [pc, #152]	@ (800046c <updateDash+0xe8>)
		RIGHT_BLINK = 0;
 80003d4:	7022      	strb	r2, [r4, #0]
		RIGHT_BLINK_FLAG = 0;
 80003d6:	7002      	strb	r2, [r0, #0]
		LEFT_BLINK = 1;
 80003d8:	4921      	ldr	r1, [pc, #132]	@ (8000460 <updateDash+0xdc>)
		LEFT_BLINK_FLAG = 1;
 80003da:	4a22      	ldr	r2, [pc, #136]	@ (8000464 <updateDash+0xe0>)
		LEFT_BLINK = 1;
 80003dc:	700b      	strb	r3, [r1, #0]
		LEFT_BLINK_FLAG = 1;
 80003de:	7013      	strb	r3, [r2, #0]
		counter = 0;
 80003e0:	e7e7      	b.n	80003b2 <updateDash+0x2e>
 80003e2:	4b25      	ldr	r3, [pc, #148]	@ (8000478 <updateDash+0xf4>)
 80003e4:	f103 017c 	add.w	r1, r3, #124	@ 0x7c
	(*p).color.g = color [1];
 80003e8:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	(*p).color.b = color [2];
 80003ec:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
		for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 80003f0:	3304      	adds	r3, #4
 80003f2:	428b      	cmp	r3, r1
 80003f4:	d1f8      	bne.n	80003e8 <updateDash+0x64>
		RIGHT_BLINK = 1;
 80003f6:	2301      	movs	r3, #1
		LEFT_BLINK = 0;
 80003f8:	4c19      	ldr	r4, [pc, #100]	@ (8000460 <updateDash+0xdc>)
		LEFT_BLINK_FLAG = 0;
 80003fa:	481a      	ldr	r0, [pc, #104]	@ (8000464 <updateDash+0xe0>)
		LEFT_BLINK = 0;
 80003fc:	7022      	strb	r2, [r4, #0]
		LEFT_BLINK_FLAG = 0;
 80003fe:	7002      	strb	r2, [r0, #0]
		RIGHT_BLINK = 1;
 8000400:	4919      	ldr	r1, [pc, #100]	@ (8000468 <updateDash+0xe4>)
		RIGHT_BLINK_FLAG = 1;
 8000402:	4a1a      	ldr	r2, [pc, #104]	@ (800046c <updateDash+0xe8>)
		RIGHT_BLINK = 1;
 8000404:	700b      	strb	r3, [r1, #0]
		RIGHT_BLINK_FLAG = 1;
 8000406:	7013      	strb	r3, [r2, #0]
		counter =  0;
 8000408:	e7d3      	b.n	80003b2 <updateDash+0x2e>
	else if(blinkData & 0b1000){ // don't care about headlights
 800040a:	f013 0208 	ands.w	r2, r3, #8
 800040e:	d121      	bne.n	8000454 <updateDash+0xd0>
 8000410:	4b18      	ldr	r3, [pc, #96]	@ (8000474 <updateDash+0xf0>)
 8000412:	f103 01a0 	add.w	r1, r3, #160	@ 0xa0
	(*p).color.g = color [1];
 8000416:	709a      	strb	r2, [r3, #2]
	(*p).color.b = color [2];
 8000418:	f823 2b04 	strh.w	r2, [r3], #4
		for(int i = 0; i < (RIGHT_NUMPIXEL - RIGHT_CUTOFF); i++){
 800041c:	428b      	cmp	r3, r1
 800041e:	d1fa      	bne.n	8000416 <updateDash+0x92>
	(*p).color.g = color [1];
 8000420:	2200      	movs	r2, #0
 8000422:	4b15      	ldr	r3, [pc, #84]	@ (8000478 <updateDash+0xf4>)
 8000424:	f103 017c 	add.w	r1, r3, #124	@ 0x7c
 8000428:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	(*p).color.b = color [2];
 800042c:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
		for(int j = LEFT_CUTOFF; j < LEFT_NUMPIXEL; j++){
 8000430:	3304      	adds	r3, #4
 8000432:	428b      	cmp	r3, r1
 8000434:	d1f8      	bne.n	8000428 <updateDash+0xa4>
		LEFT_BLINK_FLAG = 1; // Reset it to default
 8000436:	2301      	movs	r3, #1
		RIGHT_BLINK = 0;
 8000438:	490b      	ldr	r1, [pc, #44]	@ (8000468 <updateDash+0xe4>)
		LEFT_BLINK = 0;
 800043a:	4c09      	ldr	r4, [pc, #36]	@ (8000460 <updateDash+0xdc>)
		RIGHT_BLINK = 0;
 800043c:	700a      	strb	r2, [r1, #0]
		LEFT_BLINK_FLAG = 1; // Reset it to default
 800043e:	4809      	ldr	r0, [pc, #36]	@ (8000464 <updateDash+0xe0>)
		RIGHT_BLINK_FLAG = 1; // Rest it to default
 8000440:	490a      	ldr	r1, [pc, #40]	@ (800046c <updateDash+0xe8>)
		LEFT_BLINK = 0;
 8000442:	7022      	strb	r2, [r4, #0]
		LEFT_BLINK_FLAG = 1; // Reset it to default
 8000444:	7003      	strb	r3, [r0, #0]
		RIGHT_BLINK_FLAG = 1; // Rest it to default
 8000446:	700b      	strb	r3, [r1, #0]
 8000448:	4a0c      	ldr	r2, [pc, #48]	@ (800047c <updateDash+0xf8>)
		counter =  0;
 800044a:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <updateDash+0xec>)
}
 800044c:	bc10      	pop	{r4}
		counter =  0;
 800044e:	601a      	str	r2, [r3, #0]
	updateLight();
 8000450:	f7ff bed6 	b.w	8000200 <updateLight>
}
 8000454:	bc10      	pop	{r4}
 8000456:	4770      	bx	lr
 8000458:	20000039 	.word	0x20000039
 800045c:	20002fea 	.word	0x20002fea
 8000460:	2000002f 	.word	0x2000002f
 8000464:	2000002e 	.word	0x2000002e
 8000468:	2000002d 	.word	0x2000002d
 800046c:	2000002c 	.word	0x2000002c
 8000470:	20000028 	.word	0x20000028
 8000474:	20002c5c 	.word	0x20002c5c
 8000478:	20002e3c 	.word	0x20002e3c
 800047c:	7ffffcdf 	.word	0x7ffffcdf

08000480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000484:	2220      	movs	r2, #32
 8000486:	2100      	movs	r1, #0
 8000488:	a807      	add	r0, sp, #28
 800048a:	f002 f851 	bl	8002530 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800048e:	2001      	movs	r0, #1
 8000490:	2110      	movs	r1, #16
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000492:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000494:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000496:	f44f 1260 	mov.w	r2, #3670016	@ 0x380000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800049a:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800049e:	a806      	add	r0, sp, #24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80004a4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80004a8:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004aa:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ac:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80004ae:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b0:	f001 fa04 	bl	80018bc <HAL_RCC_OscConfig>
 80004b4:	b108      	cbz	r0, 80004ba <SystemClock_Config+0x3a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b8:	e7fe      	b.n	80004b8 <SystemClock_Config+0x38>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ba:	4603      	mov	r3, r0
 80004bc:	250f      	movs	r5, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004c2:	4621      	mov	r1, r4
 80004c4:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004c6:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004c8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004ca:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004cc:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004ce:	9204      	str	r2, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004d0:	f001 fbe2 	bl	8001c98 <HAL_RCC_ClockConfig>
 80004d4:	b108      	cbz	r0, 80004da <SystemClock_Config+0x5a>
 80004d6:	b672      	cpsid	i
  while (1)
 80004d8:	e7fe      	b.n	80004d8 <SystemClock_Config+0x58>
}
 80004da:	b011      	add	sp, #68	@ 0x44
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	bf00      	nop

080004e0 <main>:
{
 80004e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e4:	2400      	movs	r4, #0
{
 80004e6:	b091      	sub	sp, #68	@ 0x44
  HAL_Init();
 80004e8:	f000 fabc 	bl	8000a64 <HAL_Init>
  SystemClock_Config();
 80004ec:	f7ff ffc8 	bl	8000480 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f0:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80004f4:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f8:	4f90      	ldr	r7, [pc, #576]	@ (800073c <main+0x25c>)
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 80004fa:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fc:	69bb      	ldr	r3, [r7, #24]
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 80004fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000502:	f043 0304 	orr.w	r3, r3, #4
 8000506:	61bb      	str	r3, [r7, #24]
 8000508:	69bb      	ldr	r3, [r7, #24]
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 800050a:	488d      	ldr	r0, [pc, #564]	@ (8000740 <main+0x260>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050c:	f003 0304 	and.w	r3, r3, #4
 8000510:	9302      	str	r3, [sp, #8]
 8000512:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000514:	69bb      	ldr	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000516:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000518:	f043 0308 	orr.w	r3, r3, #8
 800051c:	61bb      	str	r3, [r7, #24]
 800051e:	69bb      	ldr	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000520:	2502      	movs	r5, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000522:	f003 0308 	and.w	r3, r3, #8
 8000526:	9303      	str	r3, [sp, #12]
 8000528:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 800052a:	f001 f9c3 	bl	80018b4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_CAN_Pin;
 800052e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  HAL_GPIO_Init(LED_CAN_GPIO_Port, &GPIO_InitStruct);
 8000532:	4883      	ldr	r0, [pc, #524]	@ (8000740 <main+0x260>)
 8000534:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000536:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053c:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(LED_CAN_GPIO_Port, &GPIO_InitStruct);
 800053e:	f000 ffb3 	bl	80014a8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000542:	697b      	ldr	r3, [r7, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000544:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000546:	4333      	orrs	r3, r6
 8000548:	617b      	str	r3, [r7, #20]
 800054a:	697b      	ldr	r3, [r7, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800054c:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800054e:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000550:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000552:	9301      	str	r3, [sp, #4]
 8000554:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000556:	f000 fdeb 	bl	8001130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800055a:	200c      	movs	r0, #12
 800055c:	f000 fe24 	bl	80011a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000560:	4622      	mov	r2, r4
 8000562:	4621      	mov	r1, r4
 8000564:	2010      	movs	r0, #16
 8000566:	f000 fde3 	bl	8001130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800056a:	2010      	movs	r0, #16
 800056c:	f000 fe1c 	bl	80011a8 <HAL_NVIC_EnableIRQ>
  hcan.Init.Prescaler = 16;
 8000570:	2310      	movs	r3, #16
  hcan.Instance = CAN1;
 8000572:	4f74      	ldr	r7, [pc, #464]	@ (8000744 <main+0x264>)
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000574:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000578:	e9c7 3401 	strd	r3, r4, [r7, #4]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800057c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000580:	e9c7 2304 	strd	r2, r3, [r7, #16]
  hcan.Instance = CAN1;
 8000584:	4b70      	ldr	r3, [pc, #448]	@ (8000748 <main+0x268>)
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000586:	4638      	mov	r0, r7
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000588:	60fc      	str	r4, [r7, #12]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800058a:	61bc      	str	r4, [r7, #24]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800058c:	83bc      	strh	r4, [r7, #28]
  hcan.Instance = CAN1;
 800058e:	603b      	str	r3, [r7, #0]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000590:	f000 fa8c 	bl	8000aac <HAL_CAN_Init>
 8000594:	b108      	cbz	r0, 800059a <main+0xba>
 8000596:	b672      	cpsid	i
  while (1)
 8000598:	e7fe      	b.n	8000598 <main+0xb8>
  canfilterconfig.FilterMaskIdHigh = 0xFFFF;
 800059a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  canfilterconfig.FilterIdHigh = DASHLIGHT_ID << 5; // CAN frame ID is 11 bit, but it's fetched as a 16 bit
 800059e:	22a0      	movs	r2, #160	@ 0xa0
  canfilterconfig.FilterMaskIdLow = 0xFFFF;
 80005a0:	e9cd 3308 	strd	r3, r3, [sp, #32]
  canfilterconfig.FilterIdLow = BRAKEBOARD_ID << 5;
 80005a4:	2340      	movs	r3, #64	@ 0x40
 80005a6:	4604      	mov	r4, r0
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005a8:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  canfilterconfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80005ac:	e9cd 600c 	strd	r6, r0, [sp, #48]	@ 0x30
  canfilterconfig.SlaveStartFilterBank = 0;
 80005b0:	900f      	str	r0, [sp, #60]	@ 0x3c
  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 80005b2:	a906      	add	r1, sp, #24
 80005b4:	4638      	mov	r0, r7
  canfilterconfig.FilterIdLow = BRAKEBOARD_ID << 5;
 80005b6:	9307      	str	r3, [sp, #28]
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80005b8:	960e      	str	r6, [sp, #56]	@ 0x38
  canfilterconfig.FilterIdHigh = DASHLIGHT_ID << 5; // CAN frame ID is 11 bit, but it's fetched as a 16 bit
 80005ba:	9206      	str	r2, [sp, #24]
  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 80005bc:	f000 faf8 	bl	8000bb0 <HAL_CAN_ConfigFilter>
  htim3.Init.Period = 57;
 80005c0:	2339      	movs	r3, #57	@ 0x39
  htim3.Instance = TIM3;
 80005c2:	f8df 8188 	ldr.w	r8, [pc, #392]	@ 800074c <main+0x26c>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005c6:	e9cd 4406 	strd	r4, r4, [sp, #24]
  htim3.Init.Period = 57;
 80005ca:	f8c8 300c 	str.w	r3, [r8, #12]
  htim3.Instance = TIM3;
 80005ce:	4b60      	ldr	r3, [pc, #384]	@ (8000750 <main+0x270>)
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80005d0:	4640      	mov	r0, r8
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005d2:	e9cd 4408 	strd	r4, r4, [sp, #32]
 80005d6:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005da:	e9c8 4401 	strd	r4, r4, [r8, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005de:	9404      	str	r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005e0:	940c      	str	r4, [sp, #48]	@ 0x30
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005e2:	f8c8 4010 	str.w	r4, [r8, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005e6:	f8c8 4018 	str.w	r4, [r8, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ea:	9405      	str	r4, [sp, #20]
  htim3.Instance = TIM3;
 80005ec:	f8c8 3000 	str.w	r3, [r8]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80005f0:	f001 fc14 	bl	8001e1c <HAL_TIM_PWM_Init>
 80005f4:	b108      	cbz	r0, 80005fa <main+0x11a>
 80005f6:	b672      	cpsid	i
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <main+0x118>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005fa:	e9cd 0004 	strd	r0, r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005fe:	a904      	add	r1, sp, #16
 8000600:	4640      	mov	r0, r8
 8000602:	f001 ff63 	bl	80024cc <HAL_TIMEx_MasterConfigSynchronization>
 8000606:	4602      	mov	r2, r0
 8000608:	b108      	cbz	r0, 800060e <main+0x12e>
 800060a:	b672      	cpsid	i
  while (1)
 800060c:	e7fe      	b.n	800060c <main+0x12c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800060e:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000610:	e9cd 0007 	strd	r0, r0, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000614:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000616:	a906      	add	r1, sp, #24
 8000618:	4640      	mov	r0, r8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800061a:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800061c:	f001 fdac 	bl	8002178 <HAL_TIM_PWM_ConfigChannel>
 8000620:	b108      	cbz	r0, 8000626 <main+0x146>
 8000622:	b672      	cpsid	i
  while (1)
 8000624:	e7fe      	b.n	8000624 <main+0x144>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000626:	2208      	movs	r2, #8
 8000628:	4640      	mov	r0, r8
 800062a:	a906      	add	r1, sp, #24
 800062c:	f001 fda4 	bl	8002178 <HAL_TIM_PWM_ConfigChannel>
 8000630:	4604      	mov	r4, r0
 8000632:	b108      	cbz	r0, 8000638 <main+0x158>
 8000634:	b672      	cpsid	i
  while (1)
 8000636:	e7fe      	b.n	8000636 <main+0x156>
  HAL_TIM_MspPostInit(&htim3);
 8000638:	4640      	mov	r0, r8
 800063a:	f000 f965 	bl	8000908 <HAL_TIM_MspPostInit>
  datasentFlag = 2;
 800063e:	4b45      	ldr	r3, [pc, #276]	@ (8000754 <main+0x274>)
  updateDashFlag = 0;
 8000640:	f8df 8114 	ldr.w	r8, [pc, #276]	@ 8000758 <main+0x278>
  datasentFlag = 2;
 8000644:	701d      	strb	r5, [r3, #0]
  updatePedalFlag = 0 ;
 8000646:	4b45      	ldr	r3, [pc, #276]	@ (800075c <main+0x27c>)
  updateBrake(0b0); // Dim RED
 8000648:	4620      	mov	r0, r4
  updatePedalFlag = 0 ;
 800064a:	701c      	strb	r4, [r3, #0]
  LEFT_BLINK = 0;
 800064c:	4b44      	ldr	r3, [pc, #272]	@ (8000760 <main+0x280>)
  updateDashFlag = 0;
 800064e:	f888 4000 	strb.w	r4, [r8]
  LEFT_BLINK = 0;
 8000652:	701c      	strb	r4, [r3, #0]
  LEFT_BLINK_FLAG = 1;
 8000654:	4b43      	ldr	r3, [pc, #268]	@ (8000764 <main+0x284>)
	(*p).color.g = color [1];
 8000656:	f04f 0b28 	mov.w	fp, #40	@ 0x28
  LEFT_BLINK_FLAG = 1;
 800065a:	701e      	strb	r6, [r3, #0]
  RIGHT_BLINK = 0;
 800065c:	4b42      	ldr	r3, [pc, #264]	@ (8000768 <main+0x288>)
 800065e:	f8df a10c 	ldr.w	sl, [pc, #268]	@ 800076c <main+0x28c>
 8000662:	701c      	strb	r4, [r3, #0]
  RIGHT_BLINK_FLAG = 1;
 8000664:	4b42      	ldr	r3, [pc, #264]	@ (8000770 <main+0x290>)
 8000666:	701e      	strb	r6, [r3, #0]
  updateBrake(0b0); // Dim RED
 8000668:	f7ff fe4a 	bl	8000300 <updateBrake>
  updateDash(0b0000); // OFF
 800066c:	4620      	mov	r0, r4
 800066e:	f7ff fe89 	bl	8000384 <updateDash>
  HAL_CAN_Start(&hcan);
 8000672:	4638      	mov	r0, r7
 8000674:	f000 fb18 	bl	8000ca8 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000678:	4629      	mov	r1, r5
 800067a:	4638      	mov	r0, r7
 800067c:	f000 fbc6 	bl	8000e0c <HAL_CAN_ActivateNotification>
 8000680:	4f3c      	ldr	r7, [pc, #240]	@ (8000774 <main+0x294>)
 8000682:	4d3d      	ldr	r5, [pc, #244]	@ (8000778 <main+0x298>)
	  if(counter + 800 <= HAL_GetTick()){
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	f503 7948 	add.w	r9, r3, #800	@ 0x320
 800068a:	f000 fa09 	bl	8000aa0 <HAL_GetTick>
 800068e:	4581      	cmp	r9, r0
 8000690:	d828      	bhi.n	80006e4 <main+0x204>
		  if(LEFT_BLINK){
 8000692:	4b33      	ldr	r3, [pc, #204]	@ (8000760 <main+0x280>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	b17b      	cbz	r3, 80006b8 <main+0x1d8>
			  if(LEFT_BLINK_FLAG){
 8000698:	4b32      	ldr	r3, [pc, #200]	@ (8000764 <main+0x284>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d042      	beq.n	8000726 <main+0x246>
	(*p).color.b = color [2];
 80006a0:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 80006a4:	4b35      	ldr	r3, [pc, #212]	@ (800077c <main+0x29c>)
	(*p).color.g = color [1];
 80006a6:	f883 b132 	strb.w	fp, [r3, #306]	@ 0x132
	(*p).color.b = color [2];
 80006aa:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
				  for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 80006ae:	3304      	adds	r3, #4
 80006b0:	4553      	cmp	r3, sl
 80006b2:	d1f8      	bne.n	80006a6 <main+0x1c6>
				  LEFT_BLINK_FLAG = 0;
 80006b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000764 <main+0x284>)
 80006b6:	701c      	strb	r4, [r3, #0]
		  if(RIGHT_BLINK){
 80006b8:	4b2b      	ldr	r3, [pc, #172]	@ (8000768 <main+0x288>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	b16b      	cbz	r3, 80006da <main+0x1fa>
			  if(RIGHT_BLINK_FLAG){
 80006be:	4b2c      	ldr	r3, [pc, #176]	@ (8000770 <main+0x290>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	b33b      	cbz	r3, 8000714 <main+0x234>
	(*p).color.b = color [2];
 80006c4:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 80006c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000780 <main+0x2a0>)
	(*p).color.g = color [1];
 80006ca:	f883 b002 	strb.w	fp, [r3, #2]
	(*p).color.b = color [2];
 80006ce:	f823 2b04 	strh.w	r2, [r3], #4
				  for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 80006d2:	429d      	cmp	r5, r3
 80006d4:	d1f9      	bne.n	80006ca <main+0x1ea>
				  RIGHT_BLINK_FLAG = 0 ;
 80006d6:	4b26      	ldr	r3, [pc, #152]	@ (8000770 <main+0x290>)
 80006d8:	701c      	strb	r4, [r3, #0]
		  counter = HAL_GetTick();
 80006da:	f000 f9e1 	bl	8000aa0 <HAL_GetTick>
 80006de:	6038      	str	r0, [r7, #0]
		  updateLight();
 80006e0:	f7ff fd8e 	bl	8000200 <updateLight>
	  if(updateDashFlag && datasentFlag == 2){
 80006e4:	f898 3000 	ldrb.w	r3, [r8]
 80006e8:	b13b      	cbz	r3, 80006fa <main+0x21a>
 80006ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000754 <main+0x274>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b02      	cmp	r3, #2
 80006f0:	d1c8      	bne.n	8000684 <main+0x1a4>
		  updateDash();
 80006f2:	f7ff fe47 	bl	8000384 <updateDash>
		  updateDashFlag = 0 ; // 0 means the latest dash data has been processed
 80006f6:	f888 4000 	strb.w	r4, [r8]
	  if(updatePedalFlag && datasentFlag == 2){
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <main+0x27c>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d0c0      	beq.n	8000684 <main+0x1a4>
 8000702:	4b14      	ldr	r3, [pc, #80]	@ (8000754 <main+0x274>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b02      	cmp	r3, #2
 8000708:	d1bc      	bne.n	8000684 <main+0x1a4>
		  updateBrake();
 800070a:	f7ff fdf9 	bl	8000300 <updateBrake>
		  updatePedalFlag = 0; // 0 means the latest pedal data has been processed
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <main+0x27c>)
 8000710:	701c      	strb	r4, [r3, #0]
 8000712:	e7b7      	b.n	8000684 <main+0x1a4>
 8000714:	4b1a      	ldr	r3, [pc, #104]	@ (8000780 <main+0x2a0>)
	(*p).color.g = color [1];
 8000716:	709c      	strb	r4, [r3, #2]
	(*p).color.b = color [2];
 8000718:	f823 4b04 	strh.w	r4, [r3], #4
				  for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 800071c:	429d      	cmp	r5, r3
 800071e:	d1fa      	bne.n	8000716 <main+0x236>
				  RIGHT_BLINK_FLAG = 1;
 8000720:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <main+0x290>)
 8000722:	701e      	strb	r6, [r3, #0]
 8000724:	e7d9      	b.n	80006da <main+0x1fa>
 8000726:	4b15      	ldr	r3, [pc, #84]	@ (800077c <main+0x29c>)
	(*p).color.g = color [1];
 8000728:	f883 4132 	strb.w	r4, [r3, #306]	@ 0x132
	(*p).color.b = color [2];
 800072c:	f8a3 4130 	strh.w	r4, [r3, #304]	@ 0x130
				  for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 8000730:	3304      	adds	r3, #4
 8000732:	4553      	cmp	r3, sl
 8000734:	d1f8      	bne.n	8000728 <main+0x248>
				  LEFT_BLINK_FLAG = 1;
 8000736:	4b0b      	ldr	r3, [pc, #44]	@ (8000764 <main+0x284>)
 8000738:	701e      	strb	r6, [r3, #0]
 800073a:	e7bd      	b.n	80006b8 <main+0x1d8>
 800073c:	40021000 	.word	0x40021000
 8000740:	40010c00 	.word	0x40010c00
 8000744:	200030e0 	.word	0x200030e0
 8000748:	40006400 	.word	0x40006400
 800074c:	20003098 	.word	0x20003098
 8000750:	40000400 	.word	0x40000400
 8000754:	20002fea 	.word	0x20002fea
 8000758:	20002fe9 	.word	0x20002fe9
 800075c:	20002fe8 	.word	0x20002fe8
 8000760:	2000002f 	.word	0x2000002f
 8000764:	2000002e 	.word	0x2000002e
 8000768:	2000002d 	.word	0x2000002d
 800076c:	20002eb8 	.word	0x20002eb8
 8000770:	2000002c 	.word	0x2000002c
 8000774:	20000028 	.word	0x20000028
 8000778:	20002cfc 	.word	0x20002cfc
 800077c:	20002e3c 	.word	0x20002e3c
 8000780:	20002c5c 	.word	0x20002c5c

08000784 <Error_Handler>:
 8000784:	b672      	cpsid	i
  while (1)
 8000786:	e7fe      	b.n	8000786 <Error_Handler+0x2>

08000788 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000788:	4b0e      	ldr	r3, [pc, #56]	@ (80007c4 <HAL_MspInit+0x3c>)
{
 800078a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800078c:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800078e:	490e      	ldr	r1, [pc, #56]	@ (80007c8 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000790:	f042 0201 	orr.w	r2, r2, #1
 8000794:	619a      	str	r2, [r3, #24]
 8000796:	699a      	ldr	r2, [r3, #24]
 8000798:	f002 0201 	and.w	r2, r2, #1
 800079c:	9200      	str	r2, [sp, #0]
 800079e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a0:	69da      	ldr	r2, [r3, #28]
 80007a2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80007a6:	61da      	str	r2, [r3, #28]
 80007a8:	69db      	ldr	r3, [r3, #28]
 80007aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ae:	9301      	str	r3, [sp, #4]
 80007b0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007b2:	684b      	ldr	r3, [r1, #4]
 80007b4:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007bc:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007be:	b002      	add	sp, #8
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000
 80007c8:	40010000 	.word	0x40010000

080007cc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80007cc:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ce:	2400      	movs	r4, #0
  if(hcan->Instance==CAN1)
 80007d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000848 <HAL_CAN_MspInit+0x7c>)
 80007d2:	6802      	ldr	r2, [r0, #0]
{
 80007d4:	b086      	sub	sp, #24
  if(hcan->Instance==CAN1)
 80007d6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80007dc:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hcan->Instance==CAN1)
 80007e0:	d001      	beq.n	80007e6 <HAL_CAN_MspInit+0x1a>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80007e2:	b006      	add	sp, #24
 80007e4:	bdd0      	pop	{r4, r6, r7, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007e6:	f44f 6600 	mov.w	r6, #2048	@ 0x800
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007ea:	f503 33d6 	add.w	r3, r3, #109568	@ 0x1ac00
 80007ee:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f0:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007f2:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80007f6:	61da      	str	r2, [r3, #28]
 80007f8:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fa:	4814      	ldr	r0, [pc, #80]	@ (800084c <HAL_CAN_MspInit+0x80>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007fc:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 8000800:	9200      	str	r2, [sp, #0]
 8000802:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000804:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000806:	2702      	movs	r7, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000808:	f042 0204 	orr.w	r2, r2, #4
 800080c:	619a      	str	r2, [r3, #24]
 800080e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000810:	9602      	str	r6, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	9301      	str	r3, [sp, #4]
 8000818:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800081a:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081e:	f000 fe43 	bl	80014a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000822:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000824:	a902      	add	r1, sp, #8
 8000826:	4809      	ldr	r0, [pc, #36]	@ (800084c <HAL_CAN_MspInit+0x80>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000828:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800082a:	e9cd 6702 	strd	r6, r7, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082e:	f000 fe3b 	bl	80014a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000832:	4622      	mov	r2, r4
 8000834:	4621      	mov	r1, r4
 8000836:	2014      	movs	r0, #20
 8000838:	f000 fc7a 	bl	8001130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800083c:	2014      	movs	r0, #20
 800083e:	f000 fcb3 	bl	80011a8 <HAL_NVIC_EnableIRQ>
}
 8000842:	b006      	add	sp, #24
 8000844:	bdd0      	pop	{r4, r6, r7, pc}
 8000846:	bf00      	nop
 8000848:	40006400 	.word	0x40006400
 800084c:	40010800 	.word	0x40010800

08000850 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM3)
 8000850:	4b28      	ldr	r3, [pc, #160]	@ (80008f4 <HAL_TIM_PWM_MspInit+0xa4>)
 8000852:	6802      	ldr	r2, [r0, #0]
 8000854:	429a      	cmp	r2, r3
 8000856:	d000      	beq.n	800085a <HAL_TIM_PWM_MspInit+0xa>
 8000858:	4770      	bx	lr
{
 800085a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085c:	4604      	mov	r4, r0
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800085e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000862:	2100      	movs	r1, #0
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000864:	f04f 0e10 	mov.w	lr, #16
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000868:	f04f 0c80 	mov.w	ip, #128	@ 0x80
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800086c:	f44f 7780 	mov.w	r7, #256	@ 0x100
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000870:	f44f 5640 	mov.w	r6, #12288	@ 0x3000
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000874:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8000878:	69da      	ldr	r2, [r3, #28]
{
 800087a:	b083      	sub	sp, #12
    __HAL_RCC_TIM3_CLK_ENABLE();
 800087c:	f042 0202 	orr.w	r2, r2, #2
 8000880:	61da      	str	r2, [r3, #28]
 8000882:	69db      	ldr	r3, [r3, #28]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8000884:	4d1c      	ldr	r5, [pc, #112]	@ (80008f8 <HAL_TIM_PWM_MspInit+0xa8>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	9301      	str	r3, [sp, #4]
 800088c:	9b01      	ldr	r3, [sp, #4]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 800088e:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <HAL_TIM_PWM_MspInit+0xac>)
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000890:	6168      	str	r0, [r5, #20]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000892:	4628      	mov	r0, r5
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000894:	e9c5 c703 	strd	ip, r7, [r5, #12]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000898:	e9c5 1606 	strd	r1, r6, [r5, #24]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800089c:	f8c5 e004 	str.w	lr, [r5, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80008a0:	60a9      	str	r1, [r5, #8]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 80008a2:	602b      	str	r3, [r5, #0]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80008a4:	f000 fca6 	bl	80011f4 <HAL_DMA_Init>
 80008a8:	b9e8      	cbnz	r0, 80008e6 <HAL_TIM_PWM_MspInit+0x96>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);

    /* TIM3_CH3 Init */
    hdma_tim3_ch3.Instance = DMA1_Channel2;
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80008aa:	2300      	movs	r3, #0
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80008ac:	2210      	movs	r2, #16
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80008ae:	2180      	movs	r1, #128	@ 0x80
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 80008b0:	4e13      	ldr	r6, [pc, #76]	@ (8000900 <HAL_TIM_PWM_MspInit+0xb0>)
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80008b2:	6265      	str	r5, [r4, #36]	@ 0x24
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80008b4:	e9c6 3102 	strd	r3, r1, [r6, #8]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80008b8:	6072      	str	r2, [r6, #4]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008ba:	61b3      	str	r3, [r6, #24]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80008c4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008c8:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 80008cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000904 <HAL_TIM_PWM_MspInit+0xb4>)
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80008ce:	4630      	mov	r0, r6
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80008d0:	63a5      	str	r5, [r4, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80008d2:	626c      	str	r4, [r5, #36]	@ 0x24
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80008d4:	61f1      	str	r1, [r6, #28]
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 80008d6:	6033      	str	r3, [r6, #0]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80008d8:	f000 fc8c 	bl	80011f4 <HAL_DMA_Init>
 80008dc:	b930      	cbnz	r0, 80008ec <HAL_TIM_PWM_MspInit+0x9c>
    {
      Error_Handler();
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80008de:	62e6      	str	r6, [r4, #44]	@ 0x2c
 80008e0:	6274      	str	r4, [r6, #36]	@ 0x24

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80008e2:	b003      	add	sp, #12
 80008e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 80008e6:	f7ff ff4d 	bl	8000784 <Error_Handler>
 80008ea:	e7de      	b.n	80008aa <HAL_TIM_PWM_MspInit+0x5a>
      Error_Handler();
 80008ec:	f7ff ff4a 	bl	8000784 <Error_Handler>
 80008f0:	e7f5      	b.n	80008de <HAL_TIM_PWM_MspInit+0x8e>
 80008f2:	bf00      	nop
 80008f4:	40000400 	.word	0x40000400
 80008f8:	20003054 	.word	0x20003054
 80008fc:	4002006c 	.word	0x4002006c
 8000900:	20003010 	.word	0x20003010
 8000904:	4002001c 	.word	0x4002001c

08000908 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	2300      	movs	r3, #0
{
 800090a:	b570      	push	{r4, r5, r6, lr}
  if(htim->Instance==TIM3)
 800090c:	4a1a      	ldr	r2, [pc, #104]	@ (8000978 <HAL_TIM_MspPostInit+0x70>)
 800090e:	6801      	ldr	r1, [r0, #0]
{
 8000910:	b086      	sub	sp, #24
  if(htim->Instance==TIM3)
 8000912:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000918:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if(htim->Instance==TIM3)
 800091c:	d001      	beq.n	8000922 <HAL_TIM_MspPostInit+0x1a>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800091e:	b006      	add	sp, #24
 8000920:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000922:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = LEFT_TAILLIGHT_Pin;
 8000924:	2440      	movs	r4, #64	@ 0x40
 8000926:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000928:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800092c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8000930:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(LEFT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000932:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000934:	f042 0204 	orr.w	r2, r2, #4
 8000938:	619a      	str	r2, [r3, #24]
 800093a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(LEFT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 800093c:	480f      	ldr	r0, [pc, #60]	@ (800097c <HAL_TIM_MspPostInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	f002 0204 	and.w	r2, r2, #4
 8000942:	9200      	str	r2, [sp, #0]
 8000944:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000946:	699a      	ldr	r2, [r3, #24]
 8000948:	f042 0208 	orr.w	r2, r2, #8
 800094c:	619a      	str	r2, [r3, #24]
 800094e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = LEFT_TAILLIGHT_Pin;
 8000950:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000954:	f003 0308 	and.w	r3, r3, #8
 8000958:	9301      	str	r3, [sp, #4]
 800095a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(LEFT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 800095e:	f000 fda3 	bl	80014a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RIGHT_TAILLIGHT_Pin;
 8000962:	2201      	movs	r2, #1
 8000964:	2302      	movs	r3, #2
    HAL_GPIO_Init(RIGHT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000966:	4806      	ldr	r0, [pc, #24]	@ (8000980 <HAL_TIM_MspPostInit+0x78>)
 8000968:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = RIGHT_TAILLIGHT_Pin;
 800096a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096e:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(RIGHT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000970:	f000 fd9a 	bl	80014a8 <HAL_GPIO_Init>
}
 8000974:	b006      	add	sp, #24
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	40000400 	.word	0x40000400
 800097c:	40010800 	.word	0x40010800
 8000980:	40010c00 	.word	0x40010c00

08000984 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000984:	e7fe      	b.n	8000984 <NMI_Handler>
 8000986:	bf00      	nop

08000988 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000988:	e7fe      	b.n	8000988 <HardFault_Handler>
 800098a:	bf00      	nop

0800098c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <MemManage_Handler>
 800098e:	bf00      	nop

08000990 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <BusFault_Handler>
 8000992:	bf00      	nop

08000994 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000994:	e7fe      	b.n	8000994 <UsageFault_Handler>
 8000996:	bf00      	nop

08000998 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop

080009a4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a4:	f000 b870 	b.w	8000a88 <HAL_IncTick>

080009a8 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80009a8:	4801      	ldr	r0, [pc, #4]	@ (80009b0 <DMA1_Channel2_IRQHandler+0x8>)
 80009aa:	f000 bce7 	b.w	800137c <HAL_DMA_IRQHandler>
 80009ae:	bf00      	nop
 80009b0:	20003010 	.word	0x20003010

080009b4 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80009b4:	4801      	ldr	r0, [pc, #4]	@ (80009bc <DMA1_Channel6_IRQHandler+0x8>)
 80009b6:	f000 bce1 	b.w	800137c <HAL_DMA_IRQHandler>
 80009ba:	bf00      	nop
 80009bc:	20003054 	.word	0x20003054

080009c0 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80009c0:	4801      	ldr	r0, [pc, #4]	@ (80009c8 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 80009c2:	f000 ba4d 	b.w	8000e60 <HAL_CAN_IRQHandler>
 80009c6:	bf00      	nop
 80009c8:	200030e0 	.word	0x200030e0

080009cc <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009d0:	f7ff fffc 	bl	80009cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d4:	480b      	ldr	r0, [pc, #44]	@ (8000a04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009d6:	490c      	ldr	r1, [pc, #48]	@ (8000a08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009d8:	4a0c      	ldr	r2, [pc, #48]	@ (8000a0c <LoopFillZerobss+0x16>)
  movs r3, #0
 80009da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009dc:	e002      	b.n	80009e4 <LoopCopyDataInit>

080009de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e2:	3304      	adds	r3, #4

080009e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e8:	d3f9      	bcc.n	80009de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ea:	4a09      	ldr	r2, [pc, #36]	@ (8000a10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009ec:	4c09      	ldr	r4, [pc, #36]	@ (8000a14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f0:	e001      	b.n	80009f6 <LoopFillZerobss>

080009f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f4:	3204      	adds	r2, #4

080009f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f8:	d3fb      	bcc.n	80009f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009fa:	f001 fda1 	bl	8002540 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009fe:	f7ff fd6f 	bl	80004e0 <main>
  bx lr
 8000a02:	4770      	bx	lr
  ldr r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a08:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a0c:	080025cc 	.word	0x080025cc
  ldr r2, =_sbss
 8000a10:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a14:	2000310c 	.word	0x2000310c

08000a18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a18:	e7fe      	b.n	8000a18 <ADC1_2_IRQHandler>
	...

08000a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a1c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a22:	4a0d      	ldr	r2, [pc, #52]	@ (8000a58 <HAL_InitTick+0x3c>)
{
 8000a24:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a26:	7811      	ldrb	r1, [r2, #0]
 8000a28:	4a0c      	ldr	r2, [pc, #48]	@ (8000a5c <HAL_InitTick+0x40>)
 8000a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a2e:	6812      	ldr	r2, [r2, #0]
 8000a30:	fbb2 f0f3 	udiv	r0, r2, r3
 8000a34:	f000 fbc6 	bl	80011c4 <HAL_SYSTICK_Config>
 8000a38:	b908      	cbnz	r0, 8000a3e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3a:	2d0f      	cmp	r5, #15
 8000a3c:	d901      	bls.n	8000a42 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000a3e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a40:	bd38      	pop	{r3, r4, r5, pc}
 8000a42:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a44:	4602      	mov	r2, r0
 8000a46:	4629      	mov	r1, r5
 8000a48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a4c:	f000 fb70 	bl	8001130 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a50:	4b03      	ldr	r3, [pc, #12]	@ (8000a60 <HAL_InitTick+0x44>)
 8000a52:	4620      	mov	r0, r4
 8000a54:	601d      	str	r5, [r3, #0]
}
 8000a56:	bd38      	pop	{r3, r4, r5, pc}
 8000a58:	20000004 	.word	0x20000004
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	20000008 	.word	0x20000008

08000a64 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a64:	4a07      	ldr	r2, [pc, #28]	@ (8000a84 <HAL_Init+0x20>)
{
 8000a66:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a68:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a6a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a6c:	f043 0310 	orr.w	r3, r3, #16
 8000a70:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a72:	f000 fb4b 	bl	800110c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a76:	200f      	movs	r0, #15
 8000a78:	f7ff ffd0 	bl	8000a1c <HAL_InitTick>
  HAL_MspInit();
 8000a7c:	f7ff fe84 	bl	8000788 <HAL_MspInit>
}
 8000a80:	2000      	movs	r0, #0
 8000a82:	bd08      	pop	{r3, pc}
 8000a84:	40022000 	.word	0x40022000

08000a88 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a88:	4a03      	ldr	r2, [pc, #12]	@ (8000a98 <HAL_IncTick+0x10>)
 8000a8a:	4b04      	ldr	r3, [pc, #16]	@ (8000a9c <HAL_IncTick+0x14>)
 8000a8c:	6811      	ldr	r1, [r2, #0]
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	440b      	add	r3, r1
 8000a92:	6013      	str	r3, [r2, #0]
}
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20003108 	.word	0x20003108
 8000a9c:	20000004 	.word	0x20000004

08000aa0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000aa0:	4b01      	ldr	r3, [pc, #4]	@ (8000aa8 <HAL_GetTick+0x8>)
 8000aa2:	6818      	ldr	r0, [r3, #0]
}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	20003108 	.word	0x20003108

08000aac <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000aac:	2800      	cmp	r0, #0
 8000aae:	d07d      	beq.n	8000bac <HAL_CAN_Init+0x100>
{
 8000ab0:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000ab2:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000ab6:	4604      	mov	r4, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d074      	beq.n	8000ba6 <HAL_CAN_Init+0xfa>
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000abc:	6822      	ldr	r2, [r4, #0]
 8000abe:	6813      	ldr	r3, [r2, #0]
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ac6:	f7ff ffeb 	bl	8000aa0 <HAL_GetTick>
 8000aca:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000acc:	e004      	b.n	8000ad8 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ace:	f7ff ffe7 	bl	8000aa0 <HAL_GetTick>
 8000ad2:	1b40      	subs	r0, r0, r5
 8000ad4:	280a      	cmp	r0, #10
 8000ad6:	d85d      	bhi.n	8000b94 <HAL_CAN_Init+0xe8>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	685a      	ldr	r2, [r3, #4]
 8000adc:	07d1      	lsls	r1, r2, #31
 8000ade:	d5f6      	bpl.n	8000ace <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	f022 0202 	bic.w	r2, r2, #2
 8000ae6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ae8:	f7ff ffda 	bl	8000aa0 <HAL_GetTick>
 8000aec:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000aee:	e004      	b.n	8000afa <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000af0:	f7ff ffd6 	bl	8000aa0 <HAL_GetTick>
 8000af4:	1b40      	subs	r0, r0, r5
 8000af6:	280a      	cmp	r0, #10
 8000af8:	d84c      	bhi.n	8000b94 <HAL_CAN_Init+0xe8>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000afa:	6823      	ldr	r3, [r4, #0]
 8000afc:	685a      	ldr	r2, [r3, #4]
 8000afe:	0792      	lsls	r2, r2, #30
 8000b00:	d4f6      	bmi.n	8000af0 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b02:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b04:	2500      	movs	r5, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b06:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b08:	681a      	ldr	r2, [r3, #0]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000b0a:	f04f 0c01 	mov.w	ip, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b0e:	bf0c      	ite	eq
 8000b10:	f042 0280 	orreq.w	r2, r2, #128	@ 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b14:	f022 0280 	bicne.w	r2, r2, #128	@ 0x80
 8000b18:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b1a:	7e62      	ldrb	r2, [r4, #25]

  /* Return function status */
  return HAL_OK;
 8000b1c:	4628      	mov	r0, r5
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b1e:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	bf0c      	ite	eq
 8000b24:	f042 0240 	orreq.w	r2, r2, #64	@ 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b28:	f022 0240 	bicne.w	r2, r2, #64	@ 0x40
 8000b2c:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b2e:	7ea2      	ldrb	r2, [r4, #26]
 8000b30:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	bf0c      	ite	eq
 8000b36:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b3a:	f022 0220 	bicne.w	r2, r2, #32
 8000b3e:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000b40:	7ee2      	ldrb	r2, [r4, #27]
 8000b42:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	bf0c      	ite	eq
 8000b48:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b4c:	f042 0210 	orrne.w	r2, r2, #16
 8000b50:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b52:	7f22      	ldrb	r2, [r4, #28]
 8000b54:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	bf0c      	ite	eq
 8000b5a:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b5e:	f022 0208 	bicne.w	r2, r2, #8
 8000b62:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000b64:	7f62      	ldrb	r2, [r4, #29]
 8000b66:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	bf0c      	ite	eq
 8000b6c:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b70:	f022 0204 	bicne.w	r2, r2, #4
 8000b74:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000b76:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	6921      	ldr	r1, [r4, #16]
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	6961      	ldr	r1, [r4, #20]
 8000b82:	430a      	orrs	r2, r1
 8000b84:	6861      	ldr	r1, [r4, #4]
 8000b86:	3901      	subs	r1, #1
 8000b88:	430a      	orrs	r2, r1
 8000b8a:	61da      	str	r2, [r3, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b8c:	6265      	str	r5, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000b8e:	f884 c020 	strb.w	ip, [r4, #32]
}
 8000b92:	bd38      	pop	{r3, r4, r5, pc}
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b94:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b96:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    return HAL_ERROR;
 8000b98:	2001      	movs	r0, #1
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b9e:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ba0:	f884 2020 	strb.w	r2, [r4, #32]
}
 8000ba4:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000ba6:	f7ff fe11 	bl	80007cc <HAL_CAN_MspInit>
 8000baa:	e787      	b.n	8000abc <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 8000bac:	2001      	movs	r0, #1
}
 8000bae:	4770      	bx	lr

08000bb0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000bb0:	b430      	push	{r4, r5}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000bb2:	f890 2020 	ldrb.w	r2, [r0, #32]
  CAN_TypeDef *can_ip = hcan->Instance;
 8000bb6:	6804      	ldr	r4, [r0, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000bb8:	3a01      	subs	r2, #1
 8000bba:	2a01      	cmp	r2, #1
 8000bbc:	d907      	bls.n	8000bce <HAL_CAN_ConfigFilter+0x1e>
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000bbe:	bc30      	pop	{r4, r5}
 8000bc0:	4603      	mov	r3, r0
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    return HAL_ERROR;
 8000bc4:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bc6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000bca:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000bcc:	4770      	bx	lr
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000bce:	2301      	movs	r3, #1
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000bd0:	f8d4 0200 	ldr.w	r0, [r4, #512]	@ 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000bd4:	694a      	ldr	r2, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000bd6:	4318      	orrs	r0, r3
 8000bd8:	f8c4 0200 	str.w	r0, [r4, #512]	@ 0x200
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000bdc:	f8d4 021c 	ldr.w	r0, [r4, #540]	@ 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000be0:	f002 051f 	and.w	r5, r2, #31
 8000be4:	40ab      	lsls	r3, r5
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000be6:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000be8:	ea20 0003 	bic.w	r0, r0, r3
 8000bec:	f8c4 021c 	str.w	r0, [r4, #540]	@ 0x21c
 8000bf0:	43d8      	mvns	r0, r3
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000bf2:	2d00      	cmp	r5, #0
 8000bf4:	d13f      	bne.n	8000c76 <HAL_CAN_ConfigFilter+0xc6>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000bf6:	f8d4 520c 	ldr.w	r5, [r4, #524]	@ 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000bfa:	f8d1 c00c 	ldr.w	ip, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000bfe:	4005      	ands	r5, r0
 8000c00:	f8c4 520c 	str.w	r5, [r4, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c04:	888d      	ldrh	r5, [r1, #4]
 8000c06:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c0a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c0e:	f8c2 5240 	str.w	r5, [r2, #576]	@ 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c12:	f8d1 c008 	ldr.w	ip, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000c16:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c18:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c1c:	f8c2 5244 	str.w	r5, [r2, #580]	@ 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000c20:	698a      	ldr	r2, [r1, #24]
 8000c22:	bb12      	cbnz	r2, 8000c6a <HAL_CAN_ConfigFilter+0xba>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000c24:	f8d4 2204 	ldr.w	r2, [r4, #516]	@ 0x204
 8000c28:	4002      	ands	r2, r0
 8000c2a:	f8c4 2204 	str.w	r2, [r4, #516]	@ 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000c2e:	690a      	ldr	r2, [r1, #16]
 8000c30:	b9aa      	cbnz	r2, 8000c5e <HAL_CAN_ConfigFilter+0xae>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000c32:	f8d4 2214 	ldr.w	r2, [r4, #532]	@ 0x214
 8000c36:	4010      	ands	r0, r2
 8000c38:	f8c4 0214 	str.w	r0, [r4, #532]	@ 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000c3c:	6a0a      	ldr	r2, [r1, #32]
 8000c3e:	2a01      	cmp	r2, #1
 8000c40:	d104      	bne.n	8000c4c <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000c42:	f8d4 221c 	ldr.w	r2, [r4, #540]	@ 0x21c
 8000c46:	4313      	orrs	r3, r2
 8000c48:	f8c4 321c 	str.w	r3, [r4, #540]	@ 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c4c:	f8d4 3200 	ldr.w	r3, [r4, #512]	@ 0x200
    return HAL_OK;
 8000c50:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c52:	f023 0301 	bic.w	r3, r3, #1
 8000c56:	f8c4 3200 	str.w	r3, [r4, #512]	@ 0x200
}
 8000c5a:	bc30      	pop	{r4, r5}
 8000c5c:	4770      	bx	lr
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000c5e:	f8d4 2214 	ldr.w	r2, [r4, #532]	@ 0x214
 8000c62:	431a      	orrs	r2, r3
 8000c64:	f8c4 2214 	str.w	r2, [r4, #532]	@ 0x214
 8000c68:	e7e8      	b.n	8000c3c <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000c6a:	f8d4 2204 	ldr.w	r2, [r4, #516]	@ 0x204
 8000c6e:	431a      	orrs	r2, r3
 8000c70:	f8c4 2204 	str.w	r2, [r4, #516]	@ 0x204
 8000c74:	e7db      	b.n	8000c2e <HAL_CAN_ConfigFilter+0x7e>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000c76:	2d01      	cmp	r5, #1
 8000c78:	d1d2      	bne.n	8000c20 <HAL_CAN_ConfigFilter+0x70>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000c7a:	f8d4 520c 	ldr.w	r5, [r4, #524]	@ 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000c7e:	f8d1 c000 	ldr.w	ip, [r1]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000c82:	431d      	orrs	r5, r3
 8000c84:	f8c4 520c 	str.w	r5, [r4, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c88:	888d      	ldrh	r5, [r1, #4]
 8000c8a:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000c8e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c92:	f8c2 5240 	str.w	r5, [r2, #576]	@ 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c96:	f8d1 c008 	ldr.w	ip, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000c9a:	898d      	ldrh	r5, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c9c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ca0:	f8c2 5244 	str.w	r5, [r2, #580]	@ 0x244
 8000ca4:	e7bc      	b.n	8000c20 <HAL_CAN_ConfigFilter+0x70>
 8000ca6:	bf00      	nop

08000ca8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000ca8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000caa:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8000cae:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d005      	beq.n	8000cc0 <HAL_CAN_Start+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000cb4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000cb6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000cba:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 8000cbc:	2001      	movs	r0, #1

    return HAL_ERROR;
  }
}
 8000cbe:	bd38      	pop	{r3, r4, r5, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000cc0:	2302      	movs	r3, #2
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cc2:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000cc4:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cc8:	6813      	ldr	r3, [r2, #0]
 8000cca:	f023 0301 	bic.w	r3, r3, #1
 8000cce:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000cd0:	f7ff fee6 	bl	8000aa0 <HAL_GetTick>
 8000cd4:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000cd6:	e004      	b.n	8000ce2 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cd8:	f7ff fee2 	bl	8000aa0 <HAL_GetTick>
 8000cdc:	1b43      	subs	r3, r0, r5
 8000cde:	2b0a      	cmp	r3, #10
 8000ce0:	d807      	bhi.n	8000cf2 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ce2:	6823      	ldr	r3, [r4, #0]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	f013 0301 	ands.w	r3, r3, #1
 8000cea:	d1f5      	bne.n	8000cd8 <HAL_CAN_Start+0x30>
    return HAL_OK;
 8000cec:	4618      	mov	r0, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cee:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8000cf0:	bd38      	pop	{r3, r4, r5, pc}
        hcan->State = HAL_CAN_STATE_ERROR;
 8000cf2:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cf4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cfa:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000cfc:	f884 2020 	strb.w	r2, [r4, #32]
        return HAL_ERROR;
 8000d00:	e7dc      	b.n	8000cbc <HAL_CAN_Start+0x14>
 8000d02:	bf00      	nop

08000d04 <HAL_CAN_GetRxMessage>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d04:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d08:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8000d0c:	f1bc 0f01 	cmp.w	ip, #1
 8000d10:	d86b      	bhi.n	8000dea <HAL_CAN_GetRxMessage+0xe6>
{
 8000d12:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000d14:	6804      	ldr	r4, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000d16:	b941      	cbnz	r1, 8000d2a <HAL_CAN_GetRxMessage+0x26>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000d18:	68e5      	ldr	r5, [r4, #12]
 8000d1a:	07af      	lsls	r7, r5, #30
 8000d1c:	d108      	bne.n	8000d30 <HAL_CAN_GetRxMessage+0x2c>
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000d1e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000d20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d24:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 8000d26:	2001      	movs	r0, #1
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000d2a:	6925      	ldr	r5, [r4, #16]
 8000d2c:	07ae      	lsls	r6, r5, #30
 8000d2e:	d0f6      	beq.n	8000d1e <HAL_CAN_GetRxMessage+0x1a>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000d30:	eb04 1c01 	add.w	ip, r4, r1, lsl #4
 8000d34:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
 8000d38:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 8000d3c:	f005 0504 	and.w	r5, r5, #4
 8000d40:	6095      	str	r5, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d057      	beq.n	8000df6 <HAL_CAN_GetRxMessage+0xf2>
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000d46:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
 8000d4a:	08ed      	lsrs	r5, r5, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000d4c:	6055      	str	r5, [r2, #4]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000d4e:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000d52:	4474      	add	r4, lr
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000d54:	f005 0502 	and.w	r5, r5, #2
 8000d58:	60d5      	str	r5, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000d5a:	f8dc 51b4 	ldr.w	r5, [ip, #436]	@ 0x1b4
 8000d5e:	072d      	lsls	r5, r5, #28
      pHeader->DLC = 8U;
 8000d60:	bf4c      	ite	mi
 8000d62:	2508      	movmi	r5, #8
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000d64:	f8dc 51b4 	ldrpl.w	r5, [ip, #436]	@ 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000d68:	f8dc 61b4 	ldr.w	r6, [ip, #436]	@ 0x1b4
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000d6c:	bf58      	it	pl
 8000d6e:	f005 050f 	andpl.w	r5, r5, #15
 8000d72:	6115      	str	r5, [r2, #16]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000d74:	f8dc 51b4 	ldr.w	r5, [ip, #436]	@ 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000d78:	f8d4 71b8 	ldr.w	r7, [r4, #440]	@ 0x1b8
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000d7c:	f3c6 2607 	ubfx	r6, r6, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000d80:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000d82:	6196      	str	r6, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000d84:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000d86:	701f      	strb	r7, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000d88:	6802      	ldr	r2, [r0, #0]
 8000d8a:	4472      	add	r2, lr
 8000d8c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 8000d90:	0a12      	lsrs	r2, r2, #8
 8000d92:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000d94:	6802      	ldr	r2, [r0, #0]
 8000d96:	4472      	add	r2, lr
 8000d98:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 8000d9c:	0c12      	lsrs	r2, r2, #16
 8000d9e:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000da0:	6802      	ldr	r2, [r0, #0]
 8000da2:	4472      	add	r2, lr
 8000da4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 8000da8:	0e12      	lsrs	r2, r2, #24
 8000daa:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000dac:	6802      	ldr	r2, [r0, #0]
 8000dae:	4472      	add	r2, lr
 8000db0:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000db4:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000db6:	6802      	ldr	r2, [r0, #0]
 8000db8:	4472      	add	r2, lr
 8000dba:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000dbe:	0a12      	lsrs	r2, r2, #8
 8000dc0:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000dc2:	6802      	ldr	r2, [r0, #0]
 8000dc4:	4472      	add	r2, lr
 8000dc6:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000dca:	0c12      	lsrs	r2, r2, #16
 8000dcc:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000dce:	6802      	ldr	r2, [r0, #0]
 8000dd0:	4472      	add	r2, lr
 8000dd2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000dd6:	0e12      	lsrs	r2, r2, #24
 8000dd8:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000dda:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ddc:	b981      	cbnz	r1, 8000e00 <HAL_CAN_GetRxMessage+0xfc>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000dde:	68d3      	ldr	r3, [r2, #12]
 8000de0:	f043 0320 	orr.w	r3, r3, #32
 8000de4:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8000de6:	2000      	movs	r0, #0
}
 8000de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000dea:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000dec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000df0:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 8000df2:	2001      	movs	r0, #1
}
 8000df4:	4770      	bx	lr
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000df6:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
 8000dfa:	0d6d      	lsrs	r5, r5, #21
 8000dfc:	6015      	str	r5, [r2, #0]
 8000dfe:	e7a6      	b.n	8000d4e <HAL_CAN_GetRxMessage+0x4a>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000e00:	6913      	ldr	r3, [r2, #16]
 8000e02:	f043 0320 	orr.w	r3, r3, #32
 8000e06:	6113      	str	r3, [r2, #16]
 8000e08:	e7ed      	b.n	8000de6 <HAL_CAN_GetRxMessage+0xe2>
 8000e0a:	bf00      	nop

08000e0c <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e0c:	f890 2020 	ldrb.w	r2, [r0, #32]
{
 8000e10:	4603      	mov	r3, r0

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e12:	3a01      	subs	r2, #1
 8000e14:	2a01      	cmp	r2, #1
 8000e16:	d905      	bls.n	8000e24 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e1a:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e1c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000e20:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8000e22:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000e24:	6802      	ldr	r2, [r0, #0]
    return HAL_OK;
 8000e26:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000e28:	6953      	ldr	r3, [r2, #20]
 8000e2a:	430b      	orrs	r3, r1
 8000e2c:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 8000e2e:	4770      	bx	lr

08000e30 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @brief  Transmission Mailbox 0 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @brief  Transmission Mailbox 1 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop

08000e38 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @brief  Transmission Mailbox 2 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <HAL_CAN_TxMailbox0AbortCallback>:
  * @brief  Transmission Mailbox 0 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop

08000e40 <HAL_CAN_TxMailbox1AbortCallback>:
  * @brief  Transmission Mailbox 1 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop

08000e44 <HAL_CAN_TxMailbox2AbortCallback>:
  * @brief  Transmission Mailbox 2 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <HAL_CAN_RxFifo0FullCallback>:
  * @brief  Rx FIFO 0 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop

08000e4c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @brief  Rx FIFO 1 message pending callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <HAL_CAN_RxFifo1FullCallback>:
  * @brief  Rx FIFO 1 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <HAL_CAN_SleepCallback>:
  * @brief  Sleep callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @brief  WakeUp from Rx message callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <HAL_CAN_ErrorCallback>:
  * @brief  Error CAN callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop

08000e60 <HAL_CAN_IRQHandler>:
{
 8000e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000e64:	6803      	ldr	r3, [r0, #0]
{
 8000e66:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000e68:	695c      	ldr	r4, [r3, #20]
{
 8000e6a:	b083      	sub	sp, #12
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000e6c:	f014 0601 	ands.w	r6, r4, #1
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000e70:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000e74:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000e76:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000e7a:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000e7e:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000e82:	d025      	beq.n	8000ed0 <HAL_CAN_IRQHandler+0x70>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000e84:	07fa      	lsls	r2, r7, #31
 8000e86:	f100 8091 	bmi.w	8000fac <HAL_CAN_IRQHandler+0x14c>
{
 8000e8a:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
 8000e8e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000e92:	2100      	movs	r1, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000e94:	05fb      	lsls	r3, r7, #23
 8000e96:	f140 809d 	bpl.w	8000fd4 <HAL_CAN_IRQHandler+0x174>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000e9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e9e:	682b      	ldr	r3, [r5, #0]
 8000ea0:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000ea2:	05ba      	lsls	r2, r7, #22
 8000ea4:	f100 8091 	bmi.w	8000fca <HAL_CAN_IRQHandler+0x16a>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000ea8:	057b      	lsls	r3, r7, #21
 8000eaa:	d403      	bmi.n	8000eb4 <HAL_CAN_IRQHandler+0x54>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000eac:	053e      	lsls	r6, r7, #20
 8000eae:	f140 80f9 	bpl.w	80010a4 <HAL_CAN_IRQHandler+0x244>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000eb2:	4606      	mov	r6, r0
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000eb4:	03f9      	lsls	r1, r7, #15
 8000eb6:	d50b      	bpl.n	8000ed0 <HAL_CAN_IRQHandler+0x70>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000eb8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ebc:	682b      	ldr	r3, [r5, #0]
 8000ebe:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000ec0:	03ba      	lsls	r2, r7, #14
 8000ec2:	f100 80d9 	bmi.w	8001078 <HAL_CAN_IRQHandler+0x218>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000ec6:	037b      	lsls	r3, r7, #13
 8000ec8:	f140 80d1 	bpl.w	800106e <HAL_CAN_IRQHandler+0x20e>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000ecc:	f446 4600 	orr.w	r6, r6, #32768	@ 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000ed0:	0721      	lsls	r1, r4, #28
 8000ed2:	d502      	bpl.n	8000eda <HAL_CAN_IRQHandler+0x7a>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000ed4:	f01b 0f10 	tst.w	fp, #16
 8000ed8:	d162      	bne.n	8000fa0 <HAL_CAN_IRQHandler+0x140>
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000eda:	0762      	lsls	r2, r4, #29
 8000edc:	d502      	bpl.n	8000ee4 <HAL_CAN_IRQHandler+0x84>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000ede:	f01b 0f08 	tst.w	fp, #8
 8000ee2:	d179      	bne.n	8000fd8 <HAL_CAN_IRQHandler+0x178>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000ee4:	07a3      	lsls	r3, r4, #30
 8000ee6:	d504      	bpl.n	8000ef2 <HAL_CAN_IRQHandler+0x92>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000ee8:	682b      	ldr	r3, [r5, #0]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	079f      	lsls	r7, r3, #30
 8000eee:	f040 8093 	bne.w	8001018 <HAL_CAN_IRQHandler+0x1b8>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000ef2:	0660      	lsls	r0, r4, #25
 8000ef4:	d502      	bpl.n	8000efc <HAL_CAN_IRQHandler+0x9c>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000ef6:	f019 0f10 	tst.w	r9, #16
 8000efa:	d14b      	bne.n	8000f94 <HAL_CAN_IRQHandler+0x134>
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000efc:	06a1      	lsls	r1, r4, #26
 8000efe:	d502      	bpl.n	8000f06 <HAL_CAN_IRQHandler+0xa6>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000f00:	f019 0f08 	tst.w	r9, #8
 8000f04:	d16f      	bne.n	8000fe6 <HAL_CAN_IRQHandler+0x186>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000f06:	06e2      	lsls	r2, r4, #27
 8000f08:	d503      	bpl.n	8000f12 <HAL_CAN_IRQHandler+0xb2>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000f0a:	682b      	ldr	r3, [r5, #0]
 8000f0c:	691b      	ldr	r3, [r3, #16]
 8000f0e:	079b      	lsls	r3, r3, #30
 8000f10:	d177      	bne.n	8001002 <HAL_CAN_IRQHandler+0x1a2>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000f12:	03a7      	lsls	r7, r4, #14
 8000f14:	d502      	bpl.n	8000f1c <HAL_CAN_IRQHandler+0xbc>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000f16:	f018 0f10 	tst.w	r8, #16
 8000f1a:	d176      	bne.n	800100a <HAL_CAN_IRQHandler+0x1aa>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000f1c:	03e0      	lsls	r0, r4, #15
 8000f1e:	d502      	bpl.n	8000f26 <HAL_CAN_IRQHandler+0xc6>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000f20:	f018 0f08 	tst.w	r8, #8
 8000f24:	d166      	bne.n	8000ff4 <HAL_CAN_IRQHandler+0x194>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000f26:	0421      	lsls	r1, r4, #16
 8000f28:	d52f      	bpl.n	8000f8a <HAL_CAN_IRQHandler+0x12a>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000f2a:	f018 0f04 	tst.w	r8, #4
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000f2e:	682b      	ldr	r3, [r5, #0]
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000f30:	d029      	beq.n	8000f86 <HAL_CAN_IRQHandler+0x126>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000f32:	05e2      	lsls	r2, r4, #23
 8000f34:	bf44      	itt	mi
 8000f36:	f00a 0201 	andmi.w	r2, sl, #1
 8000f3a:	4316      	orrmi	r6, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000f3c:	05a7      	lsls	r7, r4, #22
 8000f3e:	d517      	bpl.n	8000f70 <HAL_CAN_IRQHandler+0x110>
 8000f40:	f01a 0f02 	tst.w	sl, #2
 8000f44:	d014      	beq.n	8000f70 <HAL_CAN_IRQHandler+0x110>
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f46:	0560      	lsls	r0, r4, #21
        errorcode |= HAL_CAN_ERROR_EPV;
 8000f48:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f4c:	f404 6200 	and.w	r2, r4, #2048	@ 0x800
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f50:	d56b      	bpl.n	800102a <HAL_CAN_IRQHandler+0x1ca>
 8000f52:	f01a 0f04 	tst.w	sl, #4
 8000f56:	d166      	bne.n	8001026 <HAL_CAN_IRQHandler+0x1c6>
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f58:	b992      	cbnz	r2, 8000f80 <HAL_CAN_IRQHandler+0x120>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000f5a:	2204      	movs	r2, #4
 8000f5c:	605a      	str	r2, [r3, #4]
    hcan->ErrorCode |= errorcode;
 8000f5e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000f60:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8000f62:	4333      	orrs	r3, r6
 8000f64:	626b      	str	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000f66:	f7ff ff79 	bl	8000e5c <HAL_CAN_ErrorCallback>
}
 8000f6a:	b003      	add	sp, #12
 8000f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f70:	0561      	lsls	r1, r4, #21
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f72:	f404 6200 	and.w	r2, r4, #2048	@ 0x800
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f76:	d502      	bpl.n	8000f7e <HAL_CAN_IRQHandler+0x11e>
 8000f78:	f01a 0f04 	tst.w	sl, #4
 8000f7c:	d153      	bne.n	8001026 <HAL_CAN_IRQHandler+0x1c6>
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f7e:	b112      	cbz	r2, 8000f86 <HAL_CAN_IRQHandler+0x126>
 8000f80:	f01a 0a70 	ands.w	sl, sl, #112	@ 0x70
 8000f84:	d156      	bne.n	8001034 <HAL_CAN_IRQHandler+0x1d4>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000f86:	2204      	movs	r2, #4
 8000f88:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000f8a:	2e00      	cmp	r6, #0
 8000f8c:	d1e7      	bne.n	8000f5e <HAL_CAN_IRQHandler+0xfe>
}
 8000f8e:	b003      	add	sp, #12
 8000f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000f94:	2210      	movs	r2, #16
 8000f96:	682b      	ldr	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000f98:	f446 6680 	orr.w	r6, r6, #1024	@ 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000f9c:	611a      	str	r2, [r3, #16]
 8000f9e:	e7ad      	b.n	8000efc <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000fa0:	2210      	movs	r2, #16
 8000fa2:	682b      	ldr	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000fa4:	f446 7600 	orr.w	r6, r6, #512	@ 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	e796      	b.n	8000eda <HAL_CAN_IRQHandler+0x7a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000fac:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000fae:	07be      	lsls	r6, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000fb0:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000fb2:	d435      	bmi.n	8001020 <HAL_CAN_IRQHandler+0x1c0>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000fb4:	0779      	lsls	r1, r7, #29
 8000fb6:	d453      	bmi.n	8001060 <HAL_CAN_IRQHandler+0x200>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000fb8:	073a      	lsls	r2, r7, #28
 8000fba:	d570      	bpl.n	800109e <HAL_CAN_IRQHandler+0x23e>
 8000fbc:	f44f 5640 	mov.w	r6, #12288	@ 0x3000
 8000fc0:	f44f 40a0 	mov.w	r0, #20480	@ 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000fc4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fc8:	e764      	b.n	8000e94 <HAL_CAN_IRQHandler+0x34>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000fca:	4628      	mov	r0, r5
 8000fcc:	9101      	str	r1, [sp, #4]
 8000fce:	f7ff ff31 	bl	8000e34 <HAL_CAN_TxMailbox1CompleteCallback>
 8000fd2:	9901      	ldr	r1, [sp, #4]
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000fd4:	460e      	mov	r6, r1
 8000fd6:	e76d      	b.n	8000eb4 <HAL_CAN_IRQHandler+0x54>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000fd8:	2208      	movs	r2, #8
 8000fda:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000fdc:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000fde:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000fe0:	f7ff ff32 	bl	8000e48 <HAL_CAN_RxFifo0FullCallback>
 8000fe4:	e77e      	b.n	8000ee4 <HAL_CAN_IRQHandler+0x84>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000fe6:	2208      	movs	r2, #8
 8000fe8:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000fea:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000fec:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000fee:	f7ff ff2f 	bl	8000e50 <HAL_CAN_RxFifo1FullCallback>
 8000ff2:	e788      	b.n	8000f06 <HAL_CAN_IRQHandler+0xa6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000ff4:	2208      	movs	r2, #8
 8000ff6:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000ff8:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000ffa:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000ffc:	f7ff ff2c 	bl	8000e58 <HAL_CAN_WakeUpFromRxMsgCallback>
 8001000:	e791      	b.n	8000f26 <HAL_CAN_IRQHandler+0xc6>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001002:	4628      	mov	r0, r5
 8001004:	f7ff ff22 	bl	8000e4c <HAL_CAN_RxFifo1MsgPendingCallback>
 8001008:	e783      	b.n	8000f12 <HAL_CAN_IRQHandler+0xb2>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800100a:	2210      	movs	r2, #16
 800100c:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_SleepCallback(hcan);
 800100e:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001010:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001012:	f7ff ff1f 	bl	8000e54 <HAL_CAN_SleepCallback>
 8001016:	e781      	b.n	8000f1c <HAL_CAN_IRQHandler+0xbc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001018:	4628      	mov	r0, r5
 800101a:	f7ff f897 	bl	800014c <HAL_CAN_RxFifo0MsgPendingCallback>
 800101e:	e768      	b.n	8000ef2 <HAL_CAN_IRQHandler+0x92>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001020:	f7ff ff06 	bl	8000e30 <HAL_CAN_TxMailbox0CompleteCallback>
 8001024:	e731      	b.n	8000e8a <HAL_CAN_IRQHandler+0x2a>
        errorcode |= HAL_CAN_ERROR_BOF;
 8001026:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800102a:	2a00      	cmp	r2, #0
 800102c:	d095      	beq.n	8000f5a <HAL_CAN_IRQHandler+0xfa>
 800102e:	f01a 0a70 	ands.w	sl, sl, #112	@ 0x70
 8001032:	d092      	beq.n	8000f5a <HAL_CAN_IRQHandler+0xfa>
        switch (esrflags & CAN_ESR_LEC)
 8001034:	f1ba 0f40 	cmp.w	sl, #64	@ 0x40
 8001038:	d044      	beq.n	80010c4 <HAL_CAN_IRQHandler+0x264>
 800103a:	d821      	bhi.n	8001080 <HAL_CAN_IRQHandler+0x220>
 800103c:	f1ba 0f20 	cmp.w	sl, #32
 8001040:	d05b      	beq.n	80010fa <HAL_CAN_IRQHandler+0x29a>
 8001042:	f1ba 0f30 	cmp.w	sl, #48	@ 0x30
 8001046:	d04f      	beq.n	80010e8 <HAL_CAN_IRQHandler+0x288>
 8001048:	f1ba 0f10 	cmp.w	sl, #16
 800104c:	d135      	bne.n	80010ba <HAL_CAN_IRQHandler+0x25a>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800104e:	2104      	movs	r1, #4
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001050:	699a      	ldr	r2, [r3, #24]
            errorcode |= HAL_CAN_ERROR_STF;
 8001052:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001056:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800105a:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800105c:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800105e:	e77e      	b.n	8000f5e <HAL_CAN_IRQHandler+0xfe>
 8001060:	f44f 5620 	mov.w	r6, #10240	@ 0x2800
 8001064:	f44f 4090 	mov.w	r0, #18432	@ 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001068:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800106c:	e712      	b.n	8000e94 <HAL_CAN_IRQHandler+0x34>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800106e:	0338      	lsls	r0, r7, #12
 8001070:	d51f      	bpl.n	80010b2 <HAL_CAN_IRQHandler+0x252>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001072:	f446 3680 	orr.w	r6, r6, #65536	@ 0x10000
 8001076:	e72b      	b.n	8000ed0 <HAL_CAN_IRQHandler+0x70>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001078:	4628      	mov	r0, r5
 800107a:	f7ff fedd 	bl	8000e38 <HAL_CAN_TxMailbox2CompleteCallback>
 800107e:	e727      	b.n	8000ed0 <HAL_CAN_IRQHandler+0x70>
        switch (esrflags & CAN_ESR_LEC)
 8001080:	f1ba 0f50 	cmp.w	sl, #80	@ 0x50
 8001084:	d027      	beq.n	80010d6 <HAL_CAN_IRQHandler+0x276>
 8001086:	f1ba 0f60 	cmp.w	sl, #96	@ 0x60
 800108a:	d116      	bne.n	80010ba <HAL_CAN_IRQHandler+0x25a>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800108c:	2104      	movs	r1, #4
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800108e:	699a      	ldr	r2, [r3, #24]
            errorcode |= HAL_CAN_ERROR_CRC;
 8001090:	f446 7680 	orr.w	r6, r6, #256	@ 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001094:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001098:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800109a:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800109c:	e75f      	b.n	8000f5e <HAL_CAN_IRQHandler+0xfe>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800109e:	f7ff fecd 	bl	8000e3c <HAL_CAN_TxMailbox0AbortCallback>
 80010a2:	e6f2      	b.n	8000e8a <HAL_CAN_IRQHandler+0x2a>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80010a4:	4628      	mov	r0, r5
 80010a6:	9101      	str	r1, [sp, #4]
 80010a8:	f7ff feca 	bl	8000e40 <HAL_CAN_TxMailbox1AbortCallback>
 80010ac:	9901      	ldr	r1, [sp, #4]
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80010ae:	460e      	mov	r6, r1
 80010b0:	e700      	b.n	8000eb4 <HAL_CAN_IRQHandler+0x54>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80010b2:	4628      	mov	r0, r5
 80010b4:	f7ff fec6 	bl	8000e44 <HAL_CAN_TxMailbox2AbortCallback>
 80010b8:	e70a      	b.n	8000ed0 <HAL_CAN_IRQHandler+0x70>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010ba:	699a      	ldr	r2, [r3, #24]
 80010bc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80010c0:	619a      	str	r2, [r3, #24]
 80010c2:	e760      	b.n	8000f86 <HAL_CAN_IRQHandler+0x126>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010c4:	2104      	movs	r1, #4
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010c6:	699a      	ldr	r2, [r3, #24]
            errorcode |= HAL_CAN_ERROR_BR;
 80010c8:	f046 0640 	orr.w	r6, r6, #64	@ 0x40
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010cc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80010d0:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010d2:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80010d4:	e743      	b.n	8000f5e <HAL_CAN_IRQHandler+0xfe>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010d6:	2104      	movs	r1, #4
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010d8:	699a      	ldr	r2, [r3, #24]
            errorcode |= HAL_CAN_ERROR_BD;
 80010da:	f046 0680 	orr.w	r6, r6, #128	@ 0x80
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010de:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80010e2:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010e4:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80010e6:	e73a      	b.n	8000f5e <HAL_CAN_IRQHandler+0xfe>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010e8:	2104      	movs	r1, #4
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010ea:	699a      	ldr	r2, [r3, #24]
            errorcode |= HAL_CAN_ERROR_ACK;
 80010ec:	f046 0620 	orr.w	r6, r6, #32
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010f0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80010f4:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010f6:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80010f8:	e731      	b.n	8000f5e <HAL_CAN_IRQHandler+0xfe>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010fa:	2104      	movs	r1, #4
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010fc:	699a      	ldr	r2, [r3, #24]
            errorcode |= HAL_CAN_ERROR_FOR;
 80010fe:	f046 0610 	orr.w	r6, r6, #16
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001102:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001106:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001108:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800110a:	e728      	b.n	8000f5e <HAL_CAN_IRQHandler+0xfe>

0800110c <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800110c:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001110:	4906      	ldr	r1, [pc, #24]	@ (800112c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001112:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001114:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001116:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800111a:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800111e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001120:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001128:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800112a:	4770      	bx	lr
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001130:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <HAL_NVIC_SetPriority+0x70>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001132:	b500      	push	{lr}
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800113a:	f1c3 0e07 	rsb	lr, r3, #7
 800113e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001142:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001146:	bf28      	it	cs
 8001148:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800114c:	f1bc 0f06 	cmp.w	ip, #6
 8001150:	d91c      	bls.n	800118c <HAL_NVIC_SetPriority+0x5c>
 8001152:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001156:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800115a:	fa03 f30c 	lsl.w	r3, r3, ip
 800115e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001162:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001166:	fa03 f30e 	lsl.w	r3, r3, lr
 800116a:	ea21 0303 	bic.w	r3, r1, r3
 800116e:	fa03 f30c 	lsl.w	r3, r3, ip
 8001172:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001174:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8001176:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001178:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800117a:	db0a      	blt.n	8001192 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001180:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001184:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001188:	f85d fb04 	ldr.w	pc, [sp], #4
 800118c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118e:	4694      	mov	ip, r2
 8001190:	e7e7      	b.n	8001162 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001192:	4a04      	ldr	r2, [pc, #16]	@ (80011a4 <HAL_NVIC_SetPriority+0x74>)
 8001194:	f000 000f 	and.w	r0, r0, #15
 8001198:	4402      	add	r2, r0
 800119a:	7613      	strb	r3, [r2, #24]
 800119c:	f85d fb04 	ldr.w	pc, [sp], #4
 80011a0:	e000ed00 	.word	0xe000ed00
 80011a4:	e000ecfc 	.word	0xe000ecfc

080011a8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80011a8:	2800      	cmp	r0, #0
 80011aa:	db07      	blt.n	80011bc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ac:	2301      	movs	r3, #1
 80011ae:	f000 011f 	and.w	r1, r0, #31
 80011b2:	4a03      	ldr	r2, [pc, #12]	@ (80011c0 <HAL_NVIC_EnableIRQ+0x18>)
 80011b4:	0940      	lsrs	r0, r0, #5
 80011b6:	408b      	lsls	r3, r1
 80011b8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	e000e100 	.word	0xe000e100

080011c4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c4:	3801      	subs	r0, #1
 80011c6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80011ca:	d301      	bcc.n	80011d0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011cc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80011ce:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011d0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d4:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011d8:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011da:	2107      	movs	r1, #7
{
 80011dc:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011de:	4c04      	ldr	r4, [pc, #16]	@ (80011f0 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e2:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011e6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e8:	619a      	str	r2, [r3, #24]
}
 80011ea:	bc10      	pop	{r4}
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ec:	6119      	str	r1, [r3, #16]
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011f4:	b370      	cbz	r0, 8001254 <HAL_DMA_Init+0x60>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80011f6:	4603      	mov	r3, r0
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011f8:	2202      	movs	r2, #2
{
 80011fa:	b530      	push	{r4, r5, lr}

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011fc:	f04f 0c01 	mov.w	ip, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001200:	2400      	movs	r4, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001202:	6800      	ldr	r0, [r0, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001204:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 8001208:	6802      	ldr	r2, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800120a:	68dd      	ldr	r5, [r3, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800120c:	f422 5e7f 	bic.w	lr, r2, #16320	@ 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8001210:	e9d3 2101 	ldrd	r2, r1, [r3, #4]
 8001214:	430a      	orrs	r2, r1
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001216:	4910      	ldr	r1, [pc, #64]	@ (8001258 <HAL_DMA_Init+0x64>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001218:	432a      	orrs	r2, r5
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800121a:	4d10      	ldr	r5, [pc, #64]	@ (800125c <HAL_DMA_Init+0x68>)
 800121c:	4401      	add	r1, r0
 800121e:	fba5 5101 	umull	r5, r1, r5, r1
 8001222:	0909      	lsrs	r1, r1, #4
 8001224:	0089      	lsls	r1, r1, #2
 8001226:	6419      	str	r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001228:	6919      	ldr	r1, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800122a:	f02e 0e30 	bic.w	lr, lr, #48	@ 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800122e:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001230:	6959      	ldr	r1, [r3, #20]
 8001232:	430a      	orrs	r2, r1
 8001234:	6999      	ldr	r1, [r3, #24]
 8001236:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001238:	69d9      	ldr	r1, [r3, #28]
 800123a:	430a      	orrs	r2, r1
  hdma->DmaBaseAddress = DMA1;
 800123c:	4908      	ldr	r1, [pc, #32]	@ (8001260 <HAL_DMA_Init+0x6c>)
  tmp |=  hdma->Init.Direction        |
 800123e:	ea42 020e 	orr.w	r2, r2, lr
  hdma->DmaBaseAddress = DMA1;
 8001242:	63d9      	str	r1, [r3, #60]	@ 0x3c
  hdma->Instance->CCR = tmp;
 8001244:	6002      	str	r2, [r0, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001246:	639c      	str	r4, [r3, #56]	@ 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001248:	f883 4020 	strb.w	r4, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 800124c:	f883 c021 	strb.w	ip, [r3, #33]	@ 0x21

  return HAL_OK;
 8001250:	4620      	mov	r0, r4
}
 8001252:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001254:	2001      	movs	r0, #1
}
 8001256:	4770      	bx	lr
 8001258:	bffdfff8 	.word	0xbffdfff8
 800125c:	cccccccd 	.word	0xcccccccd
 8001260:	40020000 	.word	0x40020000

08001264 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001264:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001266:	f890 4020 	ldrb.w	r4, [r0, #32]
 800126a:	2c01      	cmp	r4, #1
 800126c:	d00b      	beq.n	8001286 <HAL_DMA_Start_IT+0x22>
 800126e:	2501      	movs	r5, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001270:	f890 4021 	ldrb.w	r4, [r0, #33]	@ 0x21
  __HAL_LOCK(hdma);
 8001274:	f880 5020 	strb.w	r5, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001278:	42ac      	cmp	r4, r5
 800127a:	fa5f fc84 	uxtb.w	ip, r4
 800127e:	d005      	beq.n	800128c <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001280:	2300      	movs	r3, #0
 8001282:	f880 3020 	strb.w	r3, [r0, #32]
  __HAL_LOCK(hdma);
 8001286:	2002      	movs	r0, #2

    /* Remain BUSY */
    status = HAL_BUSY;
  }    
  return status;
}
 8001288:	bc70      	pop	{r4, r5, r6}
 800128a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 800128c:	2402      	movs	r4, #2
 800128e:	f880 4021 	strb.w	r4, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001292:	2400      	movs	r4, #0
 8001294:	6384      	str	r4, [r0, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8001296:	6804      	ldr	r4, [r0, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001298:	6c05      	ldr	r5, [r0, #64]	@ 0x40
    __HAL_DMA_DISABLE(hdma);
 800129a:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800129c:	fa0c f505 	lsl.w	r5, ip, r5
    __HAL_DMA_DISABLE(hdma);
 80012a0:	f026 0601 	bic.w	r6, r6, #1
 80012a4:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80012a6:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 80012a8:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80012aa:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80012ac:	6843      	ldr	r3, [r0, #4]
 80012ae:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80012b0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80012b2:	bf0b      	itete	eq
 80012b4:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80012b6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80012b8:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80012ba:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80012bc:	b153      	cbz	r3, 80012d4 <HAL_DMA_Start_IT+0x70>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012be:	6823      	ldr	r3, [r4, #0]
 80012c0:	f043 030e 	orr.w	r3, r3, #14
 80012c4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80012c6:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012c8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	6023      	str	r3, [r4, #0]
}
 80012d0:	bc70      	pop	{r4, r5, r6}
 80012d2:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80012d4:	6823      	ldr	r3, [r4, #0]
 80012d6:	f023 0304 	bic.w	r3, r3, #4
 80012da:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012dc:	6823      	ldr	r3, [r4, #0]
 80012de:	f043 030a 	orr.w	r3, r3, #10
 80012e2:	6023      	str	r3, [r4, #0]
 80012e4:	e7ef      	b.n	80012c6 <HAL_DMA_Start_IT+0x62>
 80012e6:	bf00      	nop

080012e8 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012e8:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
{  
 80012ec:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012ee:	2a02      	cmp	r2, #2
 80012f0:	d003      	beq.n	80012fa <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f2:	2204      	movs	r2, #4
    status = HAL_ERROR;
 80012f4:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80012f8:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012fa:	6802      	ldr	r2, [r0, #0]
{  
 80012fc:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012fe:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001300:	481b      	ldr	r0, [pc, #108]	@ (8001370 <HAL_DMA_Abort_IT+0x88>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001302:	f021 010e 	bic.w	r1, r1, #14
 8001306:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001308:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800130a:	4282      	cmp	r2, r0
    __HAL_DMA_DISABLE(hdma);
 800130c:	f021 0101 	bic.w	r1, r1, #1
 8001310:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001312:	d022      	beq.n	800135a <HAL_DMA_Abort_IT+0x72>
 8001314:	4917      	ldr	r1, [pc, #92]	@ (8001374 <HAL_DMA_Abort_IT+0x8c>)
 8001316:	428a      	cmp	r2, r1
 8001318:	d01d      	beq.n	8001356 <HAL_DMA_Abort_IT+0x6e>
 800131a:	3114      	adds	r1, #20
 800131c:	428a      	cmp	r2, r1
 800131e:	d01e      	beq.n	800135e <HAL_DMA_Abort_IT+0x76>
 8001320:	3114      	adds	r1, #20
 8001322:	428a      	cmp	r2, r1
 8001324:	d01e      	beq.n	8001364 <HAL_DMA_Abort_IT+0x7c>
 8001326:	3114      	adds	r1, #20
 8001328:	428a      	cmp	r2, r1
 800132a:	d01e      	beq.n	800136a <HAL_DMA_Abort_IT+0x82>
 800132c:	3114      	adds	r1, #20
 800132e:	428a      	cmp	r2, r1
 8001330:	bf14      	ite	ne
 8001332:	f04f 7280 	movne.w	r2, #16777216	@ 0x1000000
 8001336:	f44f 1280 	moveq.w	r2, #1048576	@ 0x100000
    hdma->State = HAL_DMA_STATE_READY;
 800133a:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 800133c:	2100      	movs	r1, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800133e:	4c0e      	ldr	r4, [pc, #56]	@ (8001378 <HAL_DMA_Abort_IT+0x90>)
 8001340:	6062      	str	r2, [r4, #4]
    if(hdma->XferAbortCallback != NULL)
 8001342:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8001344:	f883 0021 	strb.w	r0, [r3, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8001348:	f883 1020 	strb.w	r1, [r3, #32]
    if(hdma->XferAbortCallback != NULL)
 800134c:	b10a      	cbz	r2, 8001352 <HAL_DMA_Abort_IT+0x6a>
      hdma->XferAbortCallback(hdma);
 800134e:	4618      	mov	r0, r3
 8001350:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8001352:	2000      	movs	r0, #0
}
 8001354:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001356:	2210      	movs	r2, #16
 8001358:	e7ef      	b.n	800133a <HAL_DMA_Abort_IT+0x52>
 800135a:	2201      	movs	r2, #1
 800135c:	e7ed      	b.n	800133a <HAL_DMA_Abort_IT+0x52>
 800135e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001362:	e7ea      	b.n	800133a <HAL_DMA_Abort_IT+0x52>
 8001364:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001368:	e7e7      	b.n	800133a <HAL_DMA_Abort_IT+0x52>
 800136a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800136e:	e7e4      	b.n	800133a <HAL_DMA_Abort_IT+0x52>
 8001370:	40020008 	.word	0x40020008
 8001374:	4002001c 	.word	0x4002001c
 8001378:	40020000 	.word	0x40020000

0800137c <HAL_DMA_IRQHandler>:
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800137c:	2204      	movs	r2, #4
{
 800137e:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001380:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001382:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001384:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001386:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001388:	408a      	lsls	r2, r1
 800138a:	4222      	tst	r2, r4
  uint32_t source_it = hdma->Instance->CCR;
 800138c:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800138e:	d01f      	beq.n	80013d0 <HAL_DMA_IRQHandler+0x54>
 8001390:	076a      	lsls	r2, r5, #29
 8001392:	d51d      	bpl.n	80013d0 <HAL_DMA_IRQHandler+0x54>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	0691      	lsls	r1, r2, #26
 8001398:	d403      	bmi.n	80013a2 <HAL_DMA_IRQHandler+0x26>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	f022 0204 	bic.w	r2, r2, #4
 80013a0:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80013a2:	4a3f      	ldr	r2, [pc, #252]	@ (80014a0 <HAL_DMA_IRQHandler+0x124>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d05c      	beq.n	8001462 <HAL_DMA_IRQHandler+0xe6>
 80013a8:	3214      	adds	r2, #20
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d061      	beq.n	8001472 <HAL_DMA_IRQHandler+0xf6>
 80013ae:	3214      	adds	r2, #20
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d068      	beq.n	8001486 <HAL_DMA_IRQHandler+0x10a>
 80013b4:	3214      	adds	r2, #20
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d06b      	beq.n	8001492 <HAL_DMA_IRQHandler+0x116>
 80013ba:	3214      	adds	r2, #20
 80013bc:	4293      	cmp	r3, r2
 80013be:	d05d      	beq.n	800147c <HAL_DMA_IRQHandler+0x100>
 80013c0:	3214      	adds	r2, #20
 80013c2:	4293      	cmp	r3, r2
 80013c4:	bf14      	ite	ne
 80013c6:	f04f 6280 	movne.w	r2, #67108864	@ 0x4000000
 80013ca:	f44f 0280 	moveq.w	r2, #4194304	@ 0x400000
 80013ce:	e049      	b.n	8001464 <HAL_DMA_IRQHandler+0xe8>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80013d0:	2202      	movs	r2, #2
 80013d2:	408a      	lsls	r2, r1
 80013d4:	4222      	tst	r2, r4
 80013d6:	d022      	beq.n	800141e <HAL_DMA_IRQHandler+0xa2>
 80013d8:	07aa      	lsls	r2, r5, #30
 80013da:	d520      	bpl.n	800141e <HAL_DMA_IRQHandler+0xa2>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	0691      	lsls	r1, r2, #26
 80013e0:	d406      	bmi.n	80013f0 <HAL_DMA_IRQHandler+0x74>
      hdma->State = HAL_DMA_STATE_READY;
 80013e2:	2101      	movs	r1, #1
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f022 020a 	bic.w	r2, r2, #10
 80013ea:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80013ec:	f880 1021 	strb.w	r1, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80013f0:	4a2b      	ldr	r2, [pc, #172]	@ (80014a0 <HAL_DMA_IRQHandler+0x124>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d02b      	beq.n	800144e <HAL_DMA_IRQHandler+0xd2>
 80013f6:	3214      	adds	r2, #20
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d042      	beq.n	8001482 <HAL_DMA_IRQHandler+0x106>
 80013fc:	3214      	adds	r2, #20
 80013fe:	4293      	cmp	r3, r2
 8001400:	d044      	beq.n	800148c <HAL_DMA_IRQHandler+0x110>
 8001402:	3214      	adds	r2, #20
 8001404:	4293      	cmp	r3, r2
 8001406:	d036      	beq.n	8001476 <HAL_DMA_IRQHandler+0xfa>
 8001408:	3214      	adds	r2, #20
 800140a:	4293      	cmp	r3, r2
 800140c:	d044      	beq.n	8001498 <HAL_DMA_IRQHandler+0x11c>
 800140e:	3214      	adds	r2, #20
 8001410:	4293      	cmp	r3, r2
 8001412:	bf14      	ite	ne
 8001414:	f04f 7200 	movne.w	r2, #33554432	@ 0x2000000
 8001418:	f44f 1200 	moveq.w	r2, #2097152	@ 0x200000
 800141c:	e018      	b.n	8001450 <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800141e:	2208      	movs	r2, #8
 8001420:	408a      	lsls	r2, r1
 8001422:	4222      	tst	r2, r4
 8001424:	d01b      	beq.n	800145e <HAL_DMA_IRQHandler+0xe2>
 8001426:	072a      	lsls	r2, r5, #28
 8001428:	d519      	bpl.n	800145e <HAL_DMA_IRQHandler+0xe2>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800142a:	681a      	ldr	r2, [r3, #0]
    __HAL_UNLOCK(hdma);
 800142c:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800142e:	f022 020e 	bic.w	r2, r2, #14
 8001432:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001434:	2301      	movs	r3, #1
    if (hdma->XferErrorCallback != NULL)
 8001436:	6b02      	ldr	r2, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001438:	fa03 f101 	lsl.w	r1, r3, r1
 800143c:	6071      	str	r1, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800143e:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8001440:	f880 4020 	strb.w	r4, [r0, #32]
    hdma->State = HAL_DMA_STATE_READY;
 8001444:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    if (hdma->XferErrorCallback != NULL)
 8001448:	b14a      	cbz	r2, 800145e <HAL_DMA_IRQHandler+0xe2>
}
 800144a:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800144c:	4710      	bx	r2
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800144e:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8001450:	2100      	movs	r1, #0
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001452:	4c14      	ldr	r4, [pc, #80]	@ (80014a4 <HAL_DMA_IRQHandler+0x128>)
    if(hdma->XferCpltCallback != NULL)
 8001454:	6a83      	ldr	r3, [r0, #40]	@ 0x28
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001456:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001458:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 800145c:	b93b      	cbnz	r3, 800146e <HAL_DMA_IRQHandler+0xf2>
}
 800145e:	bc70      	pop	{r4, r5, r6}
 8001460:	4770      	bx	lr
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001462:	2204      	movs	r2, #4
 8001464:	490f      	ldr	r1, [pc, #60]	@ (80014a4 <HAL_DMA_IRQHandler+0x128>)
    if(hdma->XferHalfCpltCallback != NULL)
 8001466:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001468:	604a      	str	r2, [r1, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0f7      	beq.n	800145e <HAL_DMA_IRQHandler+0xe2>
}
 800146e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8001470:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001472:	2240      	movs	r2, #64	@ 0x40
 8001474:	e7f6      	b.n	8001464 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001476:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800147a:	e7e9      	b.n	8001450 <HAL_DMA_IRQHandler+0xd4>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800147c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001480:	e7f0      	b.n	8001464 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001482:	2220      	movs	r2, #32
 8001484:	e7e4      	b.n	8001450 <HAL_DMA_IRQHandler+0xd4>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001486:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800148a:	e7eb      	b.n	8001464 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800148c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001490:	e7de      	b.n	8001450 <HAL_DMA_IRQHandler+0xd4>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001492:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001496:	e7e5      	b.n	8001464 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001498:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800149c:	e7d8      	b.n	8001450 <HAL_DMA_IRQHandler+0xd4>
 800149e:	bf00      	nop
 80014a0:	40020008 	.word	0x40020008
 80014a4:	40020000 	.word	0x40020000

080014a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ac:	680c      	ldr	r4, [r1, #0]
{
 80014ae:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014b0:	2c00      	cmp	r4, #0
 80014b2:	f000 80ad 	beq.w	8001610 <HAL_GPIO_Init+0x168>
 80014b6:	4bb3      	ldr	r3, [pc, #716]	@ (8001784 <HAL_GPIO_Init+0x2dc>)
 80014b8:	4298      	cmp	r0, r3
 80014ba:	f000 80d7 	beq.w	800166c <HAL_GPIO_Init+0x1c4>
 80014be:	2200      	movs	r2, #0
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014c0:	1d03      	adds	r3, r0, #4
 80014c2:	9301      	str	r3, [sp, #4]
    ioposition = (0x01uL << position);
 80014c4:	2501      	movs	r5, #1
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014c6:	270f      	movs	r7, #15
  uint32_t config = 0x00u;
 80014c8:	4692      	mov	sl, r2
  uint32_t position = 0x00u;
 80014ca:	4613      	mov	r3, r2
 80014cc:	4683      	mov	fp, r0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014ce:	f8df 82b8 	ldr.w	r8, [pc, #696]	@ 8001788 <HAL_GPIO_Init+0x2e0>
 80014d2:	e006      	b.n	80014e2 <HAL_GPIO_Init+0x3a>
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 80014d4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014d6:	fa34 f003 	lsrs.w	r0, r4, r3
 80014da:	f102 0204 	add.w	r2, r2, #4
 80014de:	f000 8097 	beq.w	8001610 <HAL_GPIO_Init+0x168>
    ioposition = (0x01uL << position);
 80014e2:	fa05 f003 	lsl.w	r0, r5, r3
    if (iocurrent == ioposition)
 80014e6:	ea30 0c04 	bics.w	ip, r0, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ea:	ea00 0604 	and.w	r6, r0, r4
    if (iocurrent == ioposition)
 80014ee:	d1f1      	bne.n	80014d4 <HAL_GPIO_Init+0x2c>
      switch (GPIO_Init->Mode)
 80014f0:	684c      	ldr	r4, [r1, #4]
 80014f2:	2c12      	cmp	r4, #18
 80014f4:	f200 80a0 	bhi.w	8001638 <HAL_GPIO_Init+0x190>
 80014f8:	2c12      	cmp	r4, #18
 80014fa:	d816      	bhi.n	800152a <HAL_GPIO_Init+0x82>
 80014fc:	e8df f014 	tbh	[pc, r4, lsl #1]
 8001500:	001300af 	.word	0x001300af
 8001504:	01950098 	.word	0x01950098
 8001508:	00150015 	.word	0x00150015
 800150c:	00150015 	.word	0x00150015
 8001510:	00150015 	.word	0x00150015
 8001514:	00150015 	.word	0x00150015
 8001518:	00150015 	.word	0x00150015
 800151c:	00150015 	.word	0x00150015
 8001520:	00940015 	.word	0x00940015
 8001524:	0090      	.short	0x0090
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001526:	f8d1 a00c 	ldr.w	sl, [r1, #12]
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800152a:	2eff      	cmp	r6, #255	@ 0xff
 800152c:	bf99      	ittee	ls
 800152e:	465c      	movls	r4, fp
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001530:	4694      	movls	ip, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001532:	9c01      	ldrhi	r4, [sp, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001534:	f1a2 0c20 	subhi.w	ip, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001538:	6820      	ldr	r0, [r4, #0]
 800153a:	fa07 fe0c 	lsl.w	lr, r7, ip
 800153e:	ea20 000e 	bic.w	r0, r0, lr
 8001542:	fa0a fc0c 	lsl.w	ip, sl, ip
 8001546:	ea40 000c 	orr.w	r0, r0, ip
 800154a:	6020      	str	r0, [r4, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800154c:	684c      	ldr	r4, [r1, #4]
 800154e:	00e0      	lsls	r0, r4, #3
 8001550:	d564      	bpl.n	800161c <HAL_GPIO_Init+0x174>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001552:	f8d8 0018 	ldr.w	r0, [r8, #24]
 8001556:	f023 0c03 	bic.w	ip, r3, #3
 800155a:	f040 0001 	orr.w	r0, r0, #1
 800155e:	f8c8 0018 	str.w	r0, [r8, #24]
 8001562:	f8d8 0018 	ldr.w	r0, [r8, #24]
 8001566:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 800156a:	f000 0001 	and.w	r0, r0, #1
 800156e:	9003      	str	r0, [sp, #12]
 8001570:	f50c 3c80 	add.w	ip, ip, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001574:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001578:	9803      	ldr	r0, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800157a:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800157e:	f8dc 0008 	ldr.w	r0, [ip, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001582:	fa07 fe09 	lsl.w	lr, r7, r9
 8001586:	ea20 0e0e 	bic.w	lr, r0, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800158a:	4880      	ldr	r0, [pc, #512]	@ (800178c <HAL_GPIO_Init+0x2e4>)
 800158c:	4583      	cmp	fp, r0
 800158e:	f000 812c 	beq.w	80017ea <HAL_GPIO_Init+0x342>
 8001592:	487f      	ldr	r0, [pc, #508]	@ (8001790 <HAL_GPIO_Init+0x2e8>)
 8001594:	4583      	cmp	fp, r0
 8001596:	f000 8139 	beq.w	800180c <HAL_GPIO_Init+0x364>
 800159a:	487e      	ldr	r0, [pc, #504]	@ (8001794 <HAL_GPIO_Init+0x2ec>)
 800159c:	4583      	cmp	fp, r0
 800159e:	bf0c      	ite	eq
 80015a0:	2003      	moveq	r0, #3
 80015a2:	2004      	movne	r0, #4
 80015a4:	fa00 f009 	lsl.w	r0, r0, r9
 80015a8:	ea40 000e 	orr.w	r0, r0, lr
        AFIO->EXTICR[position >> 2u] = temp;
 80015ac:	f8cc 0008 	str.w	r0, [ip, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 80015b0:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 8001798 <HAL_GPIO_Init+0x2f0>
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015b4:	f414 1f80 	tst.w	r4, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80015b8:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80015bc:	bf14      	ite	ne
 80015be:	4330      	orrne	r0, r6
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015c0:	43b0      	biceq	r0, r6
 80015c2:	f8cc 0008 	str.w	r0, [ip, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80015c6:	f8df c1d0 	ldr.w	ip, [pc, #464]	@ 8001798 <HAL_GPIO_Init+0x2f0>
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015ca:	f414 1f00 	tst.w	r4, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ce:	f8dc 000c 	ldr.w	r0, [ip, #12]
 80015d2:	bf14      	ite	ne
 80015d4:	4330      	orrne	r0, r6
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015d6:	43b0      	biceq	r0, r6
 80015d8:	f8cc 000c 	str.w	r0, [ip, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 80015dc:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 8001798 <HAL_GPIO_Init+0x2f0>
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e0:	f414 3f00 	tst.w	r4, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80015e4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80015e8:	bf14      	ite	ne
 80015ea:	4330      	orrne	r0, r6
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015ec:	43b0      	biceq	r0, r6
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ee:	f414 3f80 	tst.w	r4, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80015f2:	4c69      	ldr	r4, [pc, #420]	@ (8001798 <HAL_GPIO_Init+0x2f0>)
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015f4:	f8cc 0004 	str.w	r0, [ip, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 80015f8:	6820      	ldr	r0, [r4, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015fa:	d00c      	beq.n	8001616 <HAL_GPIO_Init+0x16e>
          SET_BIT(EXTI->IMR, iocurrent);
 80015fc:	4330      	orrs	r0, r6
 80015fe:	6020      	str	r0, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001600:	680c      	ldr	r4, [r1, #0]
	position++;
 8001602:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001604:	fa34 f003 	lsrs.w	r0, r4, r3
 8001608:	f102 0204 	add.w	r2, r2, #4
 800160c:	f47f af69 	bne.w	80014e2 <HAL_GPIO_Init+0x3a>
  }
}
 8001610:	b005      	add	sp, #20
 8001612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001616:	ea20 0006 	bic.w	r0, r0, r6
 800161a:	6020      	str	r0, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800161c:	680c      	ldr	r4, [r1, #0]
 800161e:	e759      	b.n	80014d4 <HAL_GPIO_Init+0x2c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001620:	68c8      	ldr	r0, [r1, #12]
 8001622:	f100 0a0c 	add.w	sl, r0, #12
          break;
 8001626:	e780      	b.n	800152a <HAL_GPIO_Init+0x82>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001628:	68c8      	ldr	r0, [r1, #12]
 800162a:	f100 0a04 	add.w	sl, r0, #4
          break;
 800162e:	e77c      	b.n	800152a <HAL_GPIO_Init+0x82>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001630:	68c8      	ldr	r0, [r1, #12]
 8001632:	f100 0a08 	add.w	sl, r0, #8
          break;
 8001636:	e778      	b.n	800152a <HAL_GPIO_Init+0x82>
      switch (GPIO_Init->Mode)
 8001638:	f8df c160 	ldr.w	ip, [pc, #352]	@ 800179c <HAL_GPIO_Init+0x2f4>
 800163c:	4564      	cmp	r4, ip
 800163e:	d00e      	beq.n	800165e <HAL_GPIO_Init+0x1b6>
 8001640:	f200 80d9 	bhi.w	80017f6 <HAL_GPIO_Init+0x34e>
 8001644:	f5ac 1c80 	sub.w	ip, ip, #1048576	@ 0x100000
 8001648:	4564      	cmp	r4, ip
 800164a:	d008      	beq.n	800165e <HAL_GPIO_Init+0x1b6>
 800164c:	f50c 2c70 	add.w	ip, ip, #983040	@ 0xf0000
 8001650:	4564      	cmp	r4, ip
 8001652:	d004      	beq.n	800165e <HAL_GPIO_Init+0x1b6>
 8001654:	f5ac 1c80 	sub.w	ip, ip, #1048576	@ 0x100000
 8001658:	4564      	cmp	r4, ip
 800165a:	f47f af66 	bne.w	800152a <HAL_GPIO_Init+0x82>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800165e:	688c      	ldr	r4, [r1, #8]
 8001660:	2c00      	cmp	r4, #0
 8001662:	f040 80d9 	bne.w	8001818 <HAL_GPIO_Init+0x370>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001666:	f04f 0a04 	mov.w	sl, #4
 800166a:	e75e      	b.n	800152a <HAL_GPIO_Init+0x82>
  uint32_t config = 0x00u;
 800166c:	f04f 0900 	mov.w	r9, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001670:	f06f 051f 	mvn.w	r5, #31
    ioposition = (0x01uL << position);
 8001674:	2701      	movs	r7, #1
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001676:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 800167a:	464b      	mov	r3, r9
        __HAL_RCC_AFIO_CLK_ENABLE();
 800167c:	f8df c108 	ldr.w	ip, [pc, #264]	@ 8001788 <HAL_GPIO_Init+0x2e0>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001680:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 80017a0 <HAL_GPIO_Init+0x2f8>
 8001684:	e005      	b.n	8001692 <HAL_GPIO_Init+0x1ea>
	position++;
 8001686:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001688:	fa34 f203 	lsrs.w	r2, r4, r3
 800168c:	f105 0504 	add.w	r5, r5, #4
 8001690:	d0be      	beq.n	8001610 <HAL_GPIO_Init+0x168>
    ioposition = (0x01uL << position);
 8001692:	fa07 f203 	lsl.w	r2, r7, r3
    if (iocurrent == ioposition)
 8001696:	ea32 0a04 	bics.w	sl, r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800169a:	ea04 0602 	and.w	r6, r4, r2
    if (iocurrent == ioposition)
 800169e:	d1f2      	bne.n	8001686 <HAL_GPIO_Init+0x1de>
      switch (GPIO_Init->Mode)
 80016a0:	684c      	ldr	r4, [r1, #4]
 80016a2:	2c12      	cmp	r4, #18
 80016a4:	f200 80c4 	bhi.w	8001830 <HAL_GPIO_Init+0x388>
 80016a8:	2c12      	cmp	r4, #18
 80016aa:	d816      	bhi.n	80016da <HAL_GPIO_Init+0x232>
 80016ac:	e8df f014 	tbh	[pc, r4, lsl #1]
 80016b0:	001300d2 	.word	0x001300d2
 80016b4:	00f400df 	.word	0x00f400df
 80016b8:	00150015 	.word	0x00150015
 80016bc:	00150015 	.word	0x00150015
 80016c0:	00150015 	.word	0x00150015
 80016c4:	00150015 	.word	0x00150015
 80016c8:	00150015 	.word	0x00150015
 80016cc:	00150015 	.word	0x00150015
 80016d0:	00e30015 	.word	0x00e30015
 80016d4:	00db      	.short	0x00db
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016d6:	f8d1 900c 	ldr.w	r9, [r1, #12]
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016da:	2eff      	cmp	r6, #255	@ 0xff
 80016dc:	d962      	bls.n	80017a4 <HAL_GPIO_Init+0x2fc>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016de:	46aa      	mov	sl, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016e0:	4644      	mov	r4, r8
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016e2:	6822      	ldr	r2, [r4, #0]
 80016e4:	fa0e fb0a 	lsl.w	fp, lr, sl
 80016e8:	ea22 020b 	bic.w	r2, r2, fp
 80016ec:	fa09 fa0a 	lsl.w	sl, r9, sl
 80016f0:	ea42 020a 	orr.w	r2, r2, sl
 80016f4:	6022      	str	r2, [r4, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016f6:	684a      	ldr	r2, [r1, #4]
 80016f8:	00d4      	lsls	r4, r2, #3
 80016fa:	d557      	bpl.n	80017ac <HAL_GPIO_Init+0x304>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016fc:	f8dc 4018 	ldr.w	r4, [ip, #24]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001700:	f003 0a03 	and.w	sl, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001704:	f044 0401 	orr.w	r4, r4, #1
 8001708:	f8cc 4018 	str.w	r4, [ip, #24]
 800170c:	f8dc 4018 	ldr.w	r4, [ip, #24]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001710:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001714:	f004 0401 	and.w	r4, r4, #1
 8001718:	9403      	str	r4, [sp, #12]
 800171a:	9c03      	ldr	r4, [sp, #12]
        temp = AFIO->EXTICR[position >> 2u];
 800171c:	f023 0403 	bic.w	r4, r3, #3
 8001720:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8001724:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
 8001728:	f8d4 b008 	ldr.w	fp, [r4, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800172c:	fa0e fa0a 	lsl.w	sl, lr, sl
 8001730:	ea2b 0a0a 	bic.w	sl, fp, sl
        AFIO->EXTICR[position >> 2u] = temp;
 8001734:	f8c4 a008 	str.w	sl, [r4, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001738:	02d4      	lsls	r4, r2, #11
 800173a:	d539      	bpl.n	80017b0 <HAL_GPIO_Init+0x308>
          SET_BIT(EXTI->RTSR, iocurrent);
 800173c:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8001798 <HAL_GPIO_Init+0x2f0>
 8001740:	f8da 4008 	ldr.w	r4, [sl, #8]
 8001744:	4334      	orrs	r4, r6
 8001746:	f8ca 4008 	str.w	r4, [sl, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800174a:	0294      	lsls	r4, r2, #10
 800174c:	d53a      	bpl.n	80017c4 <HAL_GPIO_Init+0x31c>
          SET_BIT(EXTI->FTSR, iocurrent);
 800174e:	f8df a048 	ldr.w	sl, [pc, #72]	@ 8001798 <HAL_GPIO_Init+0x2f0>
 8001752:	f8da 400c 	ldr.w	r4, [sl, #12]
 8001756:	4334      	orrs	r4, r6
 8001758:	f8ca 400c 	str.w	r4, [sl, #12]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800175c:	0394      	lsls	r4, r2, #14
 800175e:	d53b      	bpl.n	80017d8 <HAL_GPIO_Init+0x330>
          SET_BIT(EXTI->EMR, iocurrent);
 8001760:	f8df a034 	ldr.w	sl, [pc, #52]	@ 8001798 <HAL_GPIO_Init+0x2f0>
 8001764:	f8da 4004 	ldr.w	r4, [sl, #4]
 8001768:	4334      	orrs	r4, r6
 800176a:	f8ca 4004 	str.w	r4, [sl, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 800176e:	4c0a      	ldr	r4, [pc, #40]	@ (8001798 <HAL_GPIO_Init+0x2f0>)
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001770:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001774:	6822      	ldr	r2, [r4, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001776:	bf0c      	ite	eq
 8001778:	43b2      	biceq	r2, r6
          SET_BIT(EXTI->IMR, iocurrent);
 800177a:	4332      	orrne	r2, r6
 800177c:	6022      	str	r2, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177e:	680c      	ldr	r4, [r1, #0]
 8001780:	e781      	b.n	8001686 <HAL_GPIO_Init+0x1de>
 8001782:	bf00      	nop
 8001784:	40010800 	.word	0x40010800
 8001788:	40021000 	.word	0x40021000
 800178c:	40010c00 	.word	0x40010c00
 8001790:	40011000 	.word	0x40011000
 8001794:	40011400 	.word	0x40011400
 8001798:	40010400 	.word	0x40010400
 800179c:	10220000 	.word	0x10220000
 80017a0:	40010804 	.word	0x40010804
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017a4:	4604      	mov	r4, r0
 80017a6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80017aa:	e79a      	b.n	80016e2 <HAL_GPIO_Init+0x23a>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ac:	680c      	ldr	r4, [r1, #0]
 80017ae:	e76a      	b.n	8001686 <HAL_GPIO_Init+0x1de>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017b0:	f8df a0f0 	ldr.w	sl, [pc, #240]	@ 80018a4 <HAL_GPIO_Init+0x3fc>
 80017b4:	f8da 4008 	ldr.w	r4, [sl, #8]
 80017b8:	ea24 0406 	bic.w	r4, r4, r6
 80017bc:	f8ca 4008 	str.w	r4, [sl, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017c0:	0294      	lsls	r4, r2, #10
 80017c2:	d4c4      	bmi.n	800174e <HAL_GPIO_Init+0x2a6>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017c4:	f8df a0dc 	ldr.w	sl, [pc, #220]	@ 80018a4 <HAL_GPIO_Init+0x3fc>
 80017c8:	f8da 400c 	ldr.w	r4, [sl, #12]
 80017cc:	ea24 0406 	bic.w	r4, r4, r6
 80017d0:	f8ca 400c 	str.w	r4, [sl, #12]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017d4:	0394      	lsls	r4, r2, #14
 80017d6:	d4c3      	bmi.n	8001760 <HAL_GPIO_Init+0x2b8>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80018a4 <HAL_GPIO_Init+0x3fc>
 80017dc:	f8da 4004 	ldr.w	r4, [sl, #4]
 80017e0:	ea24 0406 	bic.w	r4, r4, r6
 80017e4:	f8ca 4004 	str.w	r4, [sl, #4]
 80017e8:	e7c1      	b.n	800176e <HAL_GPIO_Init+0x2c6>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017ea:	2001      	movs	r0, #1
 80017ec:	fa00 f009 	lsl.w	r0, r0, r9
 80017f0:	ea40 000e 	orr.w	r0, r0, lr
 80017f4:	e6da      	b.n	80015ac <HAL_GPIO_Init+0x104>
      switch (GPIO_Init->Mode)
 80017f6:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 80018a8 <HAL_GPIO_Init+0x400>
 80017fa:	4564      	cmp	r4, ip
 80017fc:	f43f af2f 	beq.w	800165e <HAL_GPIO_Init+0x1b6>
 8001800:	f50c 3c80 	add.w	ip, ip, #65536	@ 0x10000
 8001804:	4564      	cmp	r4, ip
 8001806:	f47f ae90 	bne.w	800152a <HAL_GPIO_Init+0x82>
 800180a:	e728      	b.n	800165e <HAL_GPIO_Init+0x1b6>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800180c:	2002      	movs	r0, #2
 800180e:	fa00 f009 	lsl.w	r0, r0, r9
 8001812:	ea40 000e 	orr.w	r0, r0, lr
 8001816:	e6c9      	b.n	80015ac <HAL_GPIO_Init+0x104>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001818:	2c01      	cmp	r4, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800181a:	f04f 0a08 	mov.w	sl, #8
            GPIOx->BSRR = ioposition;
 800181e:	bf0c      	ite	eq
 8001820:	f8cb 0010 	streq.w	r0, [fp, #16]
            GPIOx->BRR = ioposition;
 8001824:	f8cb 0014 	strne.w	r0, [fp, #20]
 8001828:	e67f      	b.n	800152a <HAL_GPIO_Init+0x82>
      switch (GPIO_Init->Mode)
 800182a:	f04f 0a00 	mov.w	sl, #0
 800182e:	e67c      	b.n	800152a <HAL_GPIO_Init+0x82>
 8001830:	f8df a078 	ldr.w	sl, [pc, #120]	@ 80018ac <HAL_GPIO_Init+0x404>
 8001834:	4554      	cmp	r4, sl
 8001836:	d00d      	beq.n	8001854 <HAL_GPIO_Init+0x3ac>
 8001838:	d821      	bhi.n	800187e <HAL_GPIO_Init+0x3d6>
 800183a:	f5aa 1a80 	sub.w	sl, sl, #1048576	@ 0x100000
 800183e:	4554      	cmp	r4, sl
 8001840:	d008      	beq.n	8001854 <HAL_GPIO_Init+0x3ac>
 8001842:	f50a 2a70 	add.w	sl, sl, #983040	@ 0xf0000
 8001846:	4554      	cmp	r4, sl
 8001848:	d004      	beq.n	8001854 <HAL_GPIO_Init+0x3ac>
 800184a:	f5aa 1a80 	sub.w	sl, sl, #1048576	@ 0x100000
 800184e:	4554      	cmp	r4, sl
 8001850:	f47f af43 	bne.w	80016da <HAL_GPIO_Init+0x232>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001854:	688c      	ldr	r4, [r1, #8]
 8001856:	b1e4      	cbz	r4, 8001892 <HAL_GPIO_Init+0x3ea>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001858:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800185a:	4c15      	ldr	r4, [pc, #84]	@ (80018b0 <HAL_GPIO_Init+0x408>)
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800185c:	d01f      	beq.n	800189e <HAL_GPIO_Init+0x3f6>
            GPIOx->BRR = ioposition;
 800185e:	6162      	str	r2, [r4, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001860:	f04f 0908 	mov.w	r9, #8
 8001864:	e739      	b.n	80016da <HAL_GPIO_Init+0x232>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001866:	68ca      	ldr	r2, [r1, #12]
 8001868:	f102 090c 	add.w	r9, r2, #12
          break;
 800186c:	e735      	b.n	80016da <HAL_GPIO_Init+0x232>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800186e:	68ca      	ldr	r2, [r1, #12]
 8001870:	f102 0908 	add.w	r9, r2, #8
          break;
 8001874:	e731      	b.n	80016da <HAL_GPIO_Init+0x232>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001876:	68ca      	ldr	r2, [r1, #12]
 8001878:	f102 0904 	add.w	r9, r2, #4
          break;
 800187c:	e72d      	b.n	80016da <HAL_GPIO_Init+0x232>
      switch (GPIO_Init->Mode)
 800187e:	f8df a028 	ldr.w	sl, [pc, #40]	@ 80018a8 <HAL_GPIO_Init+0x400>
 8001882:	4554      	cmp	r4, sl
 8001884:	d0e6      	beq.n	8001854 <HAL_GPIO_Init+0x3ac>
 8001886:	f50a 3a80 	add.w	sl, sl, #65536	@ 0x10000
 800188a:	4554      	cmp	r4, sl
 800188c:	f47f af25 	bne.w	80016da <HAL_GPIO_Init+0x232>
 8001890:	e7e0      	b.n	8001854 <HAL_GPIO_Init+0x3ac>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001892:	f04f 0904 	mov.w	r9, #4
 8001896:	e720      	b.n	80016da <HAL_GPIO_Init+0x232>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001898:	f04f 0900 	mov.w	r9, #0
 800189c:	e71d      	b.n	80016da <HAL_GPIO_Init+0x232>
            GPIOx->BSRR = ioposition;
 800189e:	6122      	str	r2, [r4, #16]
 80018a0:	e7de      	b.n	8001860 <HAL_GPIO_Init+0x3b8>
 80018a2:	bf00      	nop
 80018a4:	40010400 	.word	0x40010400
 80018a8:	10310000 	.word	0x10310000
 80018ac:	10220000 	.word	0x10220000
 80018b0:	40010800 	.word	0x40010800

080018b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018b4:	b902      	cbnz	r2, 80018b8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018b6:	0409      	lsls	r1, r1, #16
 80018b8:	6101      	str	r1, [r0, #16]
  }
}
 80018ba:	4770      	bx	lr

080018bc <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018bc:	2800      	cmp	r0, #0
 80018be:	f000 81e4 	beq.w	8001c8a <HAL_RCC_OscConfig+0x3ce>
{
 80018c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c6:	6803      	ldr	r3, [r0, #0]
 80018c8:	4604      	mov	r4, r0
 80018ca:	07dd      	lsls	r5, r3, #31
{
 80018cc:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ce:	d535      	bpl.n	800193c <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018d0:	4999      	ldr	r1, [pc, #612]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 80018d2:	684a      	ldr	r2, [r1, #4]
 80018d4:	f002 020c 	and.w	r2, r2, #12
 80018d8:	2a04      	cmp	r2, #4
 80018da:	f000 80ed 	beq.w	8001ab8 <HAL_RCC_OscConfig+0x1fc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018de:	684a      	ldr	r2, [r1, #4]
 80018e0:	f002 020c 	and.w	r2, r2, #12
 80018e4:	2a08      	cmp	r2, #8
 80018e6:	f000 80e3 	beq.w	8001ab0 <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ea:	6863      	ldr	r3, [r4, #4]
 80018ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018f0:	d010      	beq.n	8001914 <HAL_RCC_OscConfig+0x58>
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f000 810a 	beq.w	8001b0c <HAL_RCC_OscConfig+0x250>
 80018f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018fc:	f000 8180 	beq.w	8001c00 <HAL_RCC_OscConfig+0x344>
 8001900:	4b8d      	ldr	r3, [pc, #564]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001910:	601a      	str	r2, [r3, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001912:	e004      	b.n	800191e <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001914:	4a88      	ldr	r2, [pc, #544]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001916:	6813      	ldr	r3, [r2, #0]
 8001918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800191c:	6013      	str	r3, [r2, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191e:	f7ff f8bf 	bl	8000aa0 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	4e85      	ldr	r6, [pc, #532]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
        tickstart = HAL_GetTick();
 8001924:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001926:	e005      	b.n	8001934 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001928:	f7ff f8ba 	bl	8000aa0 <HAL_GetTick>
 800192c:	1b40      	subs	r0, r0, r5
 800192e:	2864      	cmp	r0, #100	@ 0x64
 8001930:	f200 80e8 	bhi.w	8001b04 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001934:	6833      	ldr	r3, [r6, #0]
 8001936:	039a      	lsls	r2, r3, #14
 8001938:	d5f6      	bpl.n	8001928 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800193a:	6823      	ldr	r3, [r4, #0]
 800193c:	079f      	lsls	r7, r3, #30
 800193e:	d528      	bpl.n	8001992 <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001940:	4a7d      	ldr	r2, [pc, #500]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001942:	6851      	ldr	r1, [r2, #4]
 8001944:	f011 0f0c 	tst.w	r1, #12
 8001948:	f000 8096 	beq.w	8001a78 <HAL_RCC_OscConfig+0x1bc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800194c:	6851      	ldr	r1, [r2, #4]
 800194e:	f001 010c 	and.w	r1, r1, #12
 8001952:	2908      	cmp	r1, #8
 8001954:	f000 808c 	beq.w	8001a70 <HAL_RCC_OscConfig+0x1b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001958:	6923      	ldr	r3, [r4, #16]
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 8116 	beq.w	8001b8c <HAL_RCC_OscConfig+0x2d0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001960:	2201      	movs	r2, #1
 8001962:	4b76      	ldr	r3, [pc, #472]	@ (8001b3c <HAL_RCC_OscConfig+0x280>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	4e74      	ldr	r6, [pc, #464]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
        __HAL_RCC_HSI_ENABLE();
 8001966:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001968:	f7ff f89a 	bl	8000aa0 <HAL_GetTick>
 800196c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196e:	e005      	b.n	800197c <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001970:	f7ff f896 	bl	8000aa0 <HAL_GetTick>
 8001974:	1b40      	subs	r0, r0, r5
 8001976:	2802      	cmp	r0, #2
 8001978:	f200 80c4 	bhi.w	8001b04 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197c:	6833      	ldr	r3, [r6, #0]
 800197e:	0798      	lsls	r0, r3, #30
 8001980:	d5f6      	bpl.n	8001970 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001982:	6833      	ldr	r3, [r6, #0]
 8001984:	6962      	ldr	r2, [r4, #20]
 8001986:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800198a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800198e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001990:	6823      	ldr	r3, [r4, #0]
 8001992:	071a      	lsls	r2, r3, #28
 8001994:	d429      	bmi.n	80019ea <HAL_RCC_OscConfig+0x12e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001996:	075d      	lsls	r5, r3, #29
 8001998:	d54b      	bpl.n	8001a32 <HAL_RCC_OscConfig+0x176>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800199a:	4b67      	ldr	r3, [pc, #412]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 800199c:	69da      	ldr	r2, [r3, #28]
 800199e:	00d0      	lsls	r0, r2, #3
 80019a0:	f100 8084 	bmi.w	8001aac <HAL_RCC_OscConfig+0x1f0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80019a4:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80019a6:	69da      	ldr	r2, [r3, #28]
 80019a8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80019ac:	61da      	str	r2, [r3, #28]
 80019ae:	69db      	ldr	r3, [r3, #28]
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b4:	9300      	str	r3, [sp, #0]
 80019b6:	9b00      	ldr	r3, [sp, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b8:	4e61      	ldr	r6, [pc, #388]	@ (8001b40 <HAL_RCC_OscConfig+0x284>)
 80019ba:	6833      	ldr	r3, [r6, #0]
 80019bc:	05d9      	lsls	r1, r3, #23
 80019be:	f140 8091 	bpl.w	8001ae4 <HAL_RCC_OscConfig+0x228>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c2:	68e3      	ldr	r3, [r4, #12]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	f000 80f2 	beq.w	8001bae <HAL_RCC_OscConfig+0x2f2>
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f000 80be 	beq.w	8001b4c <HAL_RCC_OscConfig+0x290>
 80019d0:	2b05      	cmp	r3, #5
 80019d2:	4b59      	ldr	r3, [pc, #356]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 80019d4:	6a1a      	ldr	r2, [r3, #32]
 80019d6:	f000 8120 	beq.w	8001c1a <HAL_RCC_OscConfig+0x35e>
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	621a      	str	r2, [r3, #32]
 80019e0:	6a1a      	ldr	r2, [r3, #32]
 80019e2:	f022 0204 	bic.w	r2, r2, #4
 80019e6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019e8:	e0e6      	b.n	8001bb8 <HAL_RCC_OscConfig+0x2fc>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ea:	69a3      	ldr	r3, [r4, #24]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d04c      	beq.n	8001a8a <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_LSI_ENABLE();
 80019f0:	2201      	movs	r2, #1
 80019f2:	4b52      	ldr	r3, [pc, #328]	@ (8001b3c <HAL_RCC_OscConfig+0x280>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019f4:	4e50      	ldr	r6, [pc, #320]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
      __HAL_RCC_LSI_ENABLE();
 80019f6:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80019fa:	f7ff f851 	bl	8000aa0 <HAL_GetTick>
 80019fe:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a00:	e004      	b.n	8001a0c <HAL_RCC_OscConfig+0x150>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a02:	f7ff f84d 	bl	8000aa0 <HAL_GetTick>
 8001a06:	1b40      	subs	r0, r0, r5
 8001a08:	2802      	cmp	r0, #2
 8001a0a:	d87b      	bhi.n	8001b04 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a0c:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001a0e:	079b      	lsls	r3, r3, #30
 8001a10:	d5f7      	bpl.n	8001a02 <HAL_RCC_OscConfig+0x146>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a12:	4b4c      	ldr	r3, [pc, #304]	@ (8001b44 <HAL_RCC_OscConfig+0x288>)
 8001a14:	4a4c      	ldr	r2, [pc, #304]	@ (8001b48 <HAL_RCC_OscConfig+0x28c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	fba2 2303 	umull	r2, r3, r2, r3
 8001a1c:	0a5b      	lsrs	r3, r3, #9
 8001a1e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001a20:	bf00      	nop
  }
  while (Delay --);
 8001a22:	9b01      	ldr	r3, [sp, #4]
 8001a24:	1e5a      	subs	r2, r3, #1
 8001a26:	9201      	str	r2, [sp, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1f9      	bne.n	8001a20 <HAL_RCC_OscConfig+0x164>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a2c:	6823      	ldr	r3, [r4, #0]
 8001a2e:	075d      	lsls	r5, r3, #29
 8001a30:	d4b3      	bmi.n	800199a <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a32:	69e3      	ldr	r3, [r4, #28]
 8001a34:	b1c3      	cbz	r3, 8001a68 <HAL_RCC_OscConfig+0x1ac>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a36:	4d40      	ldr	r5, [pc, #256]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001a38:	686a      	ldr	r2, [r5, #4]
 8001a3a:	f002 020c 	and.w	r2, r2, #12
 8001a3e:	2a08      	cmp	r2, #8
 8001a40:	f000 80cd 	beq.w	8001bde <HAL_RCC_OscConfig+0x322>
        __HAL_RCC_PLL_DISABLE();
 8001a44:	2200      	movs	r2, #0
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a46:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001a48:	4b3c      	ldr	r3, [pc, #240]	@ (8001b3c <HAL_RCC_OscConfig+0x280>)
 8001a4a:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a4c:	f000 80ed 	beq.w	8001c2a <HAL_RCC_OscConfig+0x36e>
        tickstart = HAL_GetTick();
 8001a50:	f7ff f826 	bl	8000aa0 <HAL_GetTick>
 8001a54:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a56:	e004      	b.n	8001a62 <HAL_RCC_OscConfig+0x1a6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a58:	f7ff f822 	bl	8000aa0 <HAL_GetTick>
 8001a5c:	1b00      	subs	r0, r0, r4
 8001a5e:	2802      	cmp	r0, #2
 8001a60:	d850      	bhi.n	8001b04 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a62:	682b      	ldr	r3, [r5, #0]
 8001a64:	019b      	lsls	r3, r3, #6
 8001a66:	d4f7      	bmi.n	8001a58 <HAL_RCC_OscConfig+0x19c>
  return HAL_OK;
 8001a68:	2000      	movs	r0, #0
}
 8001a6a:	b002      	add	sp, #8
 8001a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a70:	6852      	ldr	r2, [r2, #4]
 8001a72:	03d6      	lsls	r6, r2, #15
 8001a74:	f53f af70 	bmi.w	8001958 <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a78:	4a2f      	ldr	r2, [pc, #188]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001a7a:	6812      	ldr	r2, [r2, #0]
 8001a7c:	0795      	lsls	r5, r2, #30
 8001a7e:	d525      	bpl.n	8001acc <HAL_RCC_OscConfig+0x210>
 8001a80:	6922      	ldr	r2, [r4, #16]
 8001a82:	2a01      	cmp	r2, #1
 8001a84:	d022      	beq.n	8001acc <HAL_RCC_OscConfig+0x210>
    return HAL_ERROR;
 8001a86:	2001      	movs	r0, #1
 8001a88:	e7ef      	b.n	8001a6a <HAL_RCC_OscConfig+0x1ae>
      __HAL_RCC_LSI_DISABLE();
 8001a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001b3c <HAL_RCC_OscConfig+0x280>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a8c:	4e2a      	ldr	r6, [pc, #168]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
      __HAL_RCC_LSI_DISABLE();
 8001a8e:	f8c2 3480 	str.w	r3, [r2, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8001a92:	f7ff f805 	bl	8000aa0 <HAL_GetTick>
 8001a96:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a98:	e004      	b.n	8001aa4 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a9a:	f7ff f801 	bl	8000aa0 <HAL_GetTick>
 8001a9e:	1b40      	subs	r0, r0, r5
 8001aa0:	2802      	cmp	r0, #2
 8001aa2:	d82f      	bhi.n	8001b04 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa4:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001aa6:	079f      	lsls	r7, r3, #30
 8001aa8:	d4f7      	bmi.n	8001a9a <HAL_RCC_OscConfig+0x1de>
 8001aaa:	e7bf      	b.n	8001a2c <HAL_RCC_OscConfig+0x170>
    FlagStatus       pwrclkchanged = RESET;
 8001aac:	2500      	movs	r5, #0
 8001aae:	e783      	b.n	80019b8 <HAL_RCC_OscConfig+0xfc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ab0:	684a      	ldr	r2, [r1, #4]
 8001ab2:	03d0      	lsls	r0, r2, #15
 8001ab4:	f57f af19 	bpl.w	80018ea <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	0391      	lsls	r1, r2, #14
 8001abe:	f57f af3d 	bpl.w	800193c <HAL_RCC_OscConfig+0x80>
 8001ac2:	6862      	ldr	r2, [r4, #4]
 8001ac4:	2a00      	cmp	r2, #0
 8001ac6:	f47f af39 	bne.w	800193c <HAL_RCC_OscConfig+0x80>
 8001aca:	e7dc      	b.n	8001a86 <HAL_RCC_OscConfig+0x1ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001acc:	491a      	ldr	r1, [pc, #104]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001ace:	6960      	ldr	r0, [r4, #20]
 8001ad0:	680a      	ldr	r2, [r1, #0]
 8001ad2:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8001ad6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001ada:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001adc:	071a      	lsls	r2, r3, #28
 8001ade:	f57f af5a 	bpl.w	8001996 <HAL_RCC_OscConfig+0xda>
 8001ae2:	e782      	b.n	80019ea <HAL_RCC_OscConfig+0x12e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ae4:	6833      	ldr	r3, [r6, #0]
 8001ae6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aea:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001aec:	f7fe ffd8 	bl	8000aa0 <HAL_GetTick>
 8001af0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af2:	6833      	ldr	r3, [r6, #0]
 8001af4:	05da      	lsls	r2, r3, #23
 8001af6:	f53f af64 	bmi.w	80019c2 <HAL_RCC_OscConfig+0x106>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001afa:	f7fe ffd1 	bl	8000aa0 <HAL_GetTick>
 8001afe:	1bc0      	subs	r0, r0, r7
 8001b00:	2864      	cmp	r0, #100	@ 0x64
 8001b02:	d9f6      	bls.n	8001af2 <HAL_RCC_OscConfig+0x236>
            return HAL_TIMEOUT;
 8001b04:	2003      	movs	r0, #3
}
 8001b06:	b002      	add	sp, #8
 8001b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0c:	4d0a      	ldr	r5, [pc, #40]	@ (8001b38 <HAL_RCC_OscConfig+0x27c>)
 8001b0e:	682b      	ldr	r3, [r5, #0]
 8001b10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b14:	602b      	str	r3, [r5, #0]
 8001b16:	682b      	ldr	r3, [r5, #0]
 8001b18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b1c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b1e:	f7fe ffbf 	bl	8000aa0 <HAL_GetTick>
 8001b22:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b24:	e004      	b.n	8001b30 <HAL_RCC_OscConfig+0x274>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b26:	f7fe ffbb 	bl	8000aa0 <HAL_GetTick>
 8001b2a:	1b80      	subs	r0, r0, r6
 8001b2c:	2864      	cmp	r0, #100	@ 0x64
 8001b2e:	d8e9      	bhi.n	8001b04 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b30:	682b      	ldr	r3, [r5, #0]
 8001b32:	039b      	lsls	r3, r3, #14
 8001b34:	d4f7      	bmi.n	8001b26 <HAL_RCC_OscConfig+0x26a>
 8001b36:	e700      	b.n	800193a <HAL_RCC_OscConfig+0x7e>
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	42420000 	.word	0x42420000
 8001b40:	40007000 	.word	0x40007000
 8001b44:	20000000 	.word	0x20000000
 8001b48:	10624dd3 	.word	0x10624dd3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b4c:	4e50      	ldr	r6, [pc, #320]	@ (8001c90 <HAL_RCC_OscConfig+0x3d4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b52:	6a33      	ldr	r3, [r6, #32]
 8001b54:	f023 0301 	bic.w	r3, r3, #1
 8001b58:	6233      	str	r3, [r6, #32]
 8001b5a:	6a33      	ldr	r3, [r6, #32]
 8001b5c:	f023 0304 	bic.w	r3, r3, #4
 8001b60:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8001b62:	f7fe ff9d 	bl	8000aa0 <HAL_GetTick>
 8001b66:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b68:	e004      	b.n	8001b74 <HAL_RCC_OscConfig+0x2b8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6a:	f7fe ff99 	bl	8000aa0 <HAL_GetTick>
 8001b6e:	1bc0      	subs	r0, r0, r7
 8001b70:	4540      	cmp	r0, r8
 8001b72:	d8c7      	bhi.n	8001b04 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b74:	6a33      	ldr	r3, [r6, #32]
 8001b76:	0798      	lsls	r0, r3, #30
 8001b78:	d4f7      	bmi.n	8001b6a <HAL_RCC_OscConfig+0x2ae>
    if (pwrclkchanged == SET)
 8001b7a:	2d00      	cmp	r5, #0
 8001b7c:	f43f af59 	beq.w	8001a32 <HAL_RCC_OscConfig+0x176>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b80:	4a43      	ldr	r2, [pc, #268]	@ (8001c90 <HAL_RCC_OscConfig+0x3d4>)
 8001b82:	69d3      	ldr	r3, [r2, #28]
 8001b84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b88:	61d3      	str	r3, [r2, #28]
 8001b8a:	e752      	b.n	8001a32 <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_DISABLE();
 8001b8c:	4a41      	ldr	r2, [pc, #260]	@ (8001c94 <HAL_RCC_OscConfig+0x3d8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b8e:	4e40      	ldr	r6, [pc, #256]	@ (8001c90 <HAL_RCC_OscConfig+0x3d4>)
        __HAL_RCC_HSI_DISABLE();
 8001b90:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001b92:	f7fe ff85 	bl	8000aa0 <HAL_GetTick>
 8001b96:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b98:	e004      	b.n	8001ba4 <HAL_RCC_OscConfig+0x2e8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9a:	f7fe ff81 	bl	8000aa0 <HAL_GetTick>
 8001b9e:	1b40      	subs	r0, r0, r5
 8001ba0:	2802      	cmp	r0, #2
 8001ba2:	d8af      	bhi.n	8001b04 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba4:	6833      	ldr	r3, [r6, #0]
 8001ba6:	0799      	lsls	r1, r3, #30
 8001ba8:	d4f7      	bmi.n	8001b9a <HAL_RCC_OscConfig+0x2de>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001baa:	6823      	ldr	r3, [r4, #0]
 8001bac:	e6f1      	b.n	8001992 <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bae:	4a38      	ldr	r2, [pc, #224]	@ (8001c90 <HAL_RCC_OscConfig+0x3d4>)
 8001bb0:	6a13      	ldr	r3, [r2, #32]
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8001bb8:	f7fe ff72 	bl	8000aa0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bbc:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001bc0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc2:	4f33      	ldr	r7, [pc, #204]	@ (8001c90 <HAL_RCC_OscConfig+0x3d4>)
 8001bc4:	e004      	b.n	8001bd0 <HAL_RCC_OscConfig+0x314>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc6:	f7fe ff6b 	bl	8000aa0 <HAL_GetTick>
 8001bca:	1b80      	subs	r0, r0, r6
 8001bcc:	4540      	cmp	r0, r8
 8001bce:	d899      	bhi.n	8001b04 <HAL_RCC_OscConfig+0x248>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd0:	6a3b      	ldr	r3, [r7, #32]
 8001bd2:	079b      	lsls	r3, r3, #30
 8001bd4:	d5f7      	bpl.n	8001bc6 <HAL_RCC_OscConfig+0x30a>
    if (pwrclkchanged == SET)
 8001bd6:	2d00      	cmp	r5, #0
 8001bd8:	f43f af2b 	beq.w	8001a32 <HAL_RCC_OscConfig+0x176>
 8001bdc:	e7d0      	b.n	8001b80 <HAL_RCC_OscConfig+0x2c4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	f43f af51 	beq.w	8001a86 <HAL_RCC_OscConfig+0x1ca>
        pll_config = RCC->CFGR;
 8001be4:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be6:	6a22      	ldr	r2, [r4, #32]
 8001be8:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8001bec:	4291      	cmp	r1, r2
 8001bee:	f47f af4a 	bne.w	8001a86 <HAL_RCC_OscConfig+0x1ca>
 8001bf2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bf4:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf8:	1a18      	subs	r0, r3, r0
 8001bfa:	bf18      	it	ne
 8001bfc:	2001      	movne	r0, #1
 8001bfe:	e734      	b.n	8001a6a <HAL_RCC_OscConfig+0x1ae>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c00:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001c04:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001c16:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c18:	e681      	b.n	800191e <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c1a:	f042 0204 	orr.w	r2, r2, #4
 8001c1e:	621a      	str	r2, [r3, #32]
 8001c20:	6a1a      	ldr	r2, [r3, #32]
 8001c22:	f042 0201 	orr.w	r2, r2, #1
 8001c26:	621a      	str	r2, [r3, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c28:	e7c6      	b.n	8001bb8 <HAL_RCC_OscConfig+0x2fc>
        tickstart = HAL_GetTick();
 8001c2a:	f7fe ff39 	bl	8000aa0 <HAL_GetTick>
 8001c2e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c30:	e005      	b.n	8001c3e <HAL_RCC_OscConfig+0x382>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c32:	f7fe ff35 	bl	8000aa0 <HAL_GetTick>
 8001c36:	1b80      	subs	r0, r0, r6
 8001c38:	2802      	cmp	r0, #2
 8001c3a:	f63f af63 	bhi.w	8001b04 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c3e:	682b      	ldr	r3, [r5, #0]
 8001c40:	0199      	lsls	r1, r3, #6
 8001c42:	d4f6      	bmi.n	8001c32 <HAL_RCC_OscConfig+0x376>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c44:	6a23      	ldr	r3, [r4, #32]
 8001c46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c4a:	d105      	bne.n	8001c58 <HAL_RCC_OscConfig+0x39c>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c4c:	686a      	ldr	r2, [r5, #4]
 8001c4e:	68a1      	ldr	r1, [r4, #8]
 8001c50:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8001c54:	430a      	orrs	r2, r1
 8001c56:	606a      	str	r2, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001c58:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c5a:	4d0d      	ldr	r5, [pc, #52]	@ (8001c90 <HAL_RCC_OscConfig+0x3d4>)
 8001c5c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001c5e:	686a      	ldr	r2, [r5, #4]
 8001c60:	430b      	orrs	r3, r1
 8001c62:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 8001c66:	490b      	ldr	r1, [pc, #44]	@ (8001c94 <HAL_RCC_OscConfig+0x3d8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001c6c:	6608      	str	r0, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001c6e:	f7fe ff17 	bl	8000aa0 <HAL_GetTick>
 8001c72:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c74:	e005      	b.n	8001c82 <HAL_RCC_OscConfig+0x3c6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c76:	f7fe ff13 	bl	8000aa0 <HAL_GetTick>
 8001c7a:	1b00      	subs	r0, r0, r4
 8001c7c:	2802      	cmp	r0, #2
 8001c7e:	f63f af41 	bhi.w	8001b04 <HAL_RCC_OscConfig+0x248>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c82:	682b      	ldr	r3, [r5, #0]
 8001c84:	019a      	lsls	r2, r3, #6
 8001c86:	d5f6      	bpl.n	8001c76 <HAL_RCC_OscConfig+0x3ba>
 8001c88:	e6ee      	b.n	8001a68 <HAL_RCC_OscConfig+0x1ac>
    return HAL_ERROR;
 8001c8a:	2001      	movs	r0, #1
}
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	40021000 	.word	0x40021000
 8001c94:	42420000 	.word	0x42420000

08001c98 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001c98:	2800      	cmp	r0, #0
 8001c9a:	f000 80a1 	beq.w	8001de0 <HAL_RCC_ClockConfig+0x148>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c9e:	4a56      	ldr	r2, [pc, #344]	@ (8001df8 <HAL_RCC_ClockConfig+0x160>)
{
 8001ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ca4:	6813      	ldr	r3, [r2, #0]
 8001ca6:	4604      	mov	r4, r0
 8001ca8:	f003 0307 	and.w	r3, r3, #7
 8001cac:	428b      	cmp	r3, r1
 8001cae:	460d      	mov	r5, r1
 8001cb0:	d20c      	bcs.n	8001ccc <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb2:	6813      	ldr	r3, [r2, #0]
 8001cb4:	f023 0307 	bic.w	r3, r3, #7
 8001cb8:	430b      	orrs	r3, r1
 8001cba:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cbc:	6813      	ldr	r3, [r2, #0]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	428b      	cmp	r3, r1
 8001cc4:	d002      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8001cc6:	2001      	movs	r0, #1
}
 8001cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ccc:	6823      	ldr	r3, [r4, #0]
 8001cce:	079e      	lsls	r6, r3, #30
 8001cd0:	d514      	bpl.n	8001cfc <HAL_RCC_ClockConfig+0x64>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd2:	0758      	lsls	r0, r3, #29
 8001cd4:	d504      	bpl.n	8001ce0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cd6:	4949      	ldr	r1, [pc, #292]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
 8001cd8:	684a      	ldr	r2, [r1, #4]
 8001cda:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8001cde:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce0:	0719      	lsls	r1, r3, #28
 8001ce2:	d504      	bpl.n	8001cee <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ce4:	4945      	ldr	r1, [pc, #276]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
 8001ce6:	684a      	ldr	r2, [r1, #4]
 8001ce8:	f442 5260 	orr.w	r2, r2, #14336	@ 0x3800
 8001cec:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cee:	4943      	ldr	r1, [pc, #268]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
 8001cf0:	68a0      	ldr	r0, [r4, #8]
 8001cf2:	684a      	ldr	r2, [r1, #4]
 8001cf4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001cf8:	4302      	orrs	r2, r0
 8001cfa:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cfc:	07da      	lsls	r2, r3, #31
 8001cfe:	d520      	bpl.n	8001d42 <HAL_RCC_ClockConfig+0xaa>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d00:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d02:	4b3e      	ldr	r3, [pc, #248]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d04:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d06:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d08:	d06c      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x14c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d0a:	2a02      	cmp	r2, #2
 8001d0c:	d065      	beq.n	8001dda <HAL_RCC_ClockConfig+0x142>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0e:	079e      	lsls	r6, r3, #30
 8001d10:	d5d9      	bpl.n	8001cc6 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d12:	4e3a      	ldr	r6, [pc, #232]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d14:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d18:	6873      	ldr	r3, [r6, #4]
 8001d1a:	f023 0303 	bic.w	r3, r3, #3
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001d22:	f7fe febd 	bl	8000aa0 <HAL_GetTick>
 8001d26:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d28:	e004      	b.n	8001d34 <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2a:	f7fe feb9 	bl	8000aa0 <HAL_GetTick>
 8001d2e:	1bc0      	subs	r0, r0, r7
 8001d30:	4540      	cmp	r0, r8
 8001d32:	d85a      	bhi.n	8001dea <HAL_RCC_ClockConfig+0x152>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d34:	6873      	ldr	r3, [r6, #4]
 8001d36:	6862      	ldr	r2, [r4, #4]
 8001d38:	f003 030c 	and.w	r3, r3, #12
 8001d3c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001d40:	d1f3      	bne.n	8001d2a <HAL_RCC_ClockConfig+0x92>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d42:	4a2d      	ldr	r2, [pc, #180]	@ (8001df8 <HAL_RCC_ClockConfig+0x160>)
 8001d44:	6813      	ldr	r3, [r2, #0]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	42ab      	cmp	r3, r5
 8001d4c:	d909      	bls.n	8001d62 <HAL_RCC_ClockConfig+0xca>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4e:	6813      	ldr	r3, [r2, #0]
 8001d50:	f023 0307 	bic.w	r3, r3, #7
 8001d54:	432b      	orrs	r3, r5
 8001d56:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d58:	6813      	ldr	r3, [r2, #0]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	42ab      	cmp	r3, r5
 8001d60:	d1b1      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0x2e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d62:	6823      	ldr	r3, [r4, #0]
 8001d64:	0758      	lsls	r0, r3, #29
 8001d66:	d506      	bpl.n	8001d76 <HAL_RCC_ClockConfig+0xde>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d68:	4924      	ldr	r1, [pc, #144]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
 8001d6a:	68e0      	ldr	r0, [r4, #12]
 8001d6c:	684a      	ldr	r2, [r1, #4]
 8001d6e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001d72:	4302      	orrs	r2, r0
 8001d74:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d76:	0719      	lsls	r1, r3, #28
 8001d78:	d507      	bpl.n	8001d8a <HAL_RCC_ClockConfig+0xf2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d7a:	4a20      	ldr	r2, [pc, #128]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
 8001d7c:	6921      	ldr	r1, [r4, #16]
 8001d7e:	6853      	ldr	r3, [r2, #4]
 8001d80:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001d84:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001d88:	6053      	str	r3, [r2, #4]
  tmpreg = RCC->CFGR;
 8001d8a:	491c      	ldr	r1, [pc, #112]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
 8001d8c:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001d8e:	f002 030c 	and.w	r3, r2, #12
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d010      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x120>
      sysclockfreq = HSE_VALUE;
 8001d96:	4b1a      	ldr	r3, [pc, #104]	@ (8001e00 <HAL_RCC_ClockConfig+0x168>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d98:	4a18      	ldr	r2, [pc, #96]	@ (8001dfc <HAL_RCC_ClockConfig+0x164>)
 8001d9a:	481a      	ldr	r0, [pc, #104]	@ (8001e04 <HAL_RCC_ClockConfig+0x16c>)
 8001d9c:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 8001d9e:	491a      	ldr	r1, [pc, #104]	@ (8001e08 <HAL_RCC_ClockConfig+0x170>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001da0:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001da4:	5c80      	ldrb	r0, [r0, r2]
 8001da6:	4a19      	ldr	r2, [pc, #100]	@ (8001e0c <HAL_RCC_ClockConfig+0x174>)
 8001da8:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 8001daa:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dac:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 8001dae:	f7fe fe35 	bl	8000a1c <HAL_InitTick>
  return HAL_OK;
 8001db2:	2000      	movs	r0, #0
}
 8001db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001db8:	4815      	ldr	r0, [pc, #84]	@ (8001e10 <HAL_RCC_ClockConfig+0x178>)
 8001dba:	f3c2 4383 	ubfx	r3, r2, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dbe:	03d2      	lsls	r2, r2, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dc0:	5cc3      	ldrb	r3, [r0, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dc2:	d514      	bpl.n	8001dee <HAL_RCC_ClockConfig+0x156>
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dc4:	480e      	ldr	r0, [pc, #56]	@ (8001e00 <HAL_RCC_ClockConfig+0x168>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dc6:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dc8:	fb00 f303 	mul.w	r3, r0, r3
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dcc:	4911      	ldr	r1, [pc, #68]	@ (8001e14 <HAL_RCC_ClockConfig+0x17c>)
 8001dce:	f3c2 4240 	ubfx	r2, r2, #17, #1
 8001dd2:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8001dd8:	e7de      	b.n	8001d98 <HAL_RCC_ClockConfig+0x100>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dda:	019f      	lsls	r7, r3, #6
 8001ddc:	d499      	bmi.n	8001d12 <HAL_RCC_ClockConfig+0x7a>
 8001dde:	e772      	b.n	8001cc6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001de0:	2001      	movs	r0, #1
}
 8001de2:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de4:	039b      	lsls	r3, r3, #14
 8001de6:	d494      	bmi.n	8001d12 <HAL_RCC_ClockConfig+0x7a>
 8001de8:	e76d      	b.n	8001cc6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8001dea:	2003      	movs	r0, #3
 8001dec:	e76c      	b.n	8001cc8 <HAL_RCC_ClockConfig+0x30>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001dee:	4a0a      	ldr	r2, [pc, #40]	@ (8001e18 <HAL_RCC_ClockConfig+0x180>)
 8001df0:	fb02 f303 	mul.w	r3, r2, r3
 8001df4:	e7d0      	b.n	8001d98 <HAL_RCC_ClockConfig+0x100>
 8001df6:	bf00      	nop
 8001df8:	40022000 	.word	0x40022000
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	007a1200 	.word	0x007a1200
 8001e04:	080025a0 	.word	0x080025a0
 8001e08:	20000008 	.word	0x20000008
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	080025b4 	.word	0x080025b4
 8001e14:	080025b0 	.word	0x080025b0
 8001e18:	003d0900 	.word	0x003d0900

08001e1c <HAL_TIM_PWM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	d066      	beq.n	8001eee <HAL_TIM_PWM_Init+0xd2>
{
 8001e20:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e22:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001e26:	4604      	mov	r4, r0
 8001e28:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d059      	beq.n	8001ee4 <HAL_TIM_PWM_Init+0xc8>
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e30:	2302      	movs	r3, #2

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e32:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e34:	4e2f      	ldr	r6, [pc, #188]	@ (8001ef4 <HAL_TIM_PWM_Init+0xd8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001e36:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e3a:	42b2      	cmp	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e3c:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e3e:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e40:	6861      	ldr	r1, [r4, #4]
  tmpcr1 = TIMx->CR1;
 8001e42:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e44:	d030      	beq.n	8001ea8 <HAL_TIM_PWM_Init+0x8c>
 8001e46:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001e4a:	d02d      	beq.n	8001ea8 <HAL_TIM_PWM_Init+0x8c>
 8001e4c:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8001e50:	42b2      	cmp	r2, r6
 8001e52:	d03e      	beq.n	8001ed2 <HAL_TIM_PWM_Init+0xb6>
 8001e54:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001e58:	42b2      	cmp	r2, r6
 8001e5a:	d03a      	beq.n	8001ed2 <HAL_TIM_PWM_Init+0xb6>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e60:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001e62:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e64:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001e66:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e6c:	6913      	ldr	r3, [r2, #16]
 8001e6e:	07db      	lsls	r3, r3, #31
 8001e70:	d503      	bpl.n	8001e7a <HAL_TIM_PWM_Init+0x5e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e72:	6913      	ldr	r3, [r2, #16]
 8001e74:	f023 0301 	bic.w	r3, r3, #1
 8001e78:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e80:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001e84:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001e88:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001e8c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001e98:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001e9c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001ea0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001ea4:	2000      	movs	r0, #0
}
 8001ea6:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8001ea8:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001eaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001eae:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eb0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001eb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eb6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001eb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ebc:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001ebe:	6013      	str	r3, [r2, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <HAL_TIM_PWM_Init+0xd8>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ec2:	62d0      	str	r0, [r2, #44]	@ 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ec4:	429a      	cmp	r2, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001ec6:	bf08      	it	eq
 8001ec8:	6963      	ldreq	r3, [r4, #20]
  TIMx->PSC = Structure->Prescaler;
 8001eca:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001ecc:	bf08      	it	eq
 8001ece:	6313      	streq	r3, [r2, #48]	@ 0x30
 8001ed0:	e7ca      	b.n	8001e68 <HAL_TIM_PWM_Init+0x4c>
    tmpcr1 |= Structure->CounterMode;
 8001ed2:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ed4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001ed8:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eda:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ee0:	4333      	orrs	r3, r6
 8001ee2:	e7bb      	b.n	8001e5c <HAL_TIM_PWM_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 8001ee4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001ee8:	f7fe fcb2 	bl	8000850 <HAL_TIM_PWM_MspInit>
 8001eec:	e7a0      	b.n	8001e30 <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 8001eee:	2001      	movs	r0, #1
}
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40012c00 	.word	0x40012c00

08001ef8 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8001ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001efa:	4604      	mov	r4, r0
 8001efc:	460d      	mov	r5, r1
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d140      	bne.n	8001f84 <HAL_TIM_PWM_Start_DMA+0x8c>
 8001f02:	f890 103e 	ldrb.w	r1, [r0, #62]	@ 0x3e
 8001f06:	2902      	cmp	r1, #2
 8001f08:	b2c8      	uxtb	r0, r1
 8001f0a:	d03a      	beq.n	8001f82 <HAL_TIM_PWM_Start_DMA+0x8a>
 8001f0c:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
 8001f10:	2901      	cmp	r1, #1
 8001f12:	d14b      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001f14:	2a00      	cmp	r2, #0
 8001f16:	d049      	beq.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d047      	beq.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001f1c:	f04f 0e02 	mov.w	lr, #2
 8001f20:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001f22:	4611      	mov	r1, r2
 8001f24:	f8df c15c 	ldr.w	ip, [pc, #348]	@ 8002084 <HAL_TIM_PWM_Start_DMA+0x18c>
 8001f28:	6822      	ldr	r2, [r4, #0]
 8001f2a:	4f57      	ldr	r7, [pc, #348]	@ (8002088 <HAL_TIM_PWM_Start_DMA+0x190>)
 8001f2c:	4e57      	ldr	r6, [pc, #348]	@ (800208c <HAL_TIM_PWM_Start_DMA+0x194>)
 8001f2e:	f884 e03e 	strb.w	lr, [r4, #62]	@ 0x3e
 8001f32:	3234      	adds	r2, #52	@ 0x34
 8001f34:	e9c0 c70a 	strd	ip, r7, [r0, #40]	@ 0x28
 8001f38:	6306      	str	r6, [r0, #48]	@ 0x30
 8001f3a:	f7ff f993 	bl	8001264 <HAL_DMA_Start_IT>
 8001f3e:	2800      	cmp	r0, #0
 8001f40:	d134      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001f42:	6823      	ldr	r3, [r4, #0]
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f4a:	60da      	str	r2, [r3, #12]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	6a19      	ldr	r1, [r3, #32]
 8001f50:	40aa      	lsls	r2, r5
 8001f52:	ea21 0102 	bic.w	r1, r1, r2
 8001f56:	6219      	str	r1, [r3, #32]
 8001f58:	6a19      	ldr	r1, [r3, #32]
 8001f5a:	484d      	ldr	r0, [pc, #308]	@ (8002090 <HAL_TIM_PWM_Start_DMA+0x198>)
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	4283      	cmp	r3, r0
 8001f60:	621a      	str	r2, [r3, #32]
 8001f62:	d025      	beq.n	8001fb0 <HAL_TIM_PWM_Start_DMA+0xb8>
 8001f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f68:	d026      	beq.n	8001fb8 <HAL_TIM_PWM_Start_DMA+0xc0>
 8001f6a:	4a4a      	ldr	r2, [pc, #296]	@ (8002094 <HAL_TIM_PWM_Start_DMA+0x19c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d023      	beq.n	8001fb8 <HAL_TIM_PWM_Start_DMA+0xc0>
 8001f70:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d01f      	beq.n	8001fb8 <HAL_TIM_PWM_Start_DMA+0xc0>
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	f042 0201 	orr.w	r2, r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	2000      	movs	r0, #0
 8001f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f84:	2904      	cmp	r1, #4
 8001f86:	d01d      	beq.n	8001fc4 <HAL_TIM_PWM_Start_DMA+0xcc>
 8001f88:	2908      	cmp	r1, #8
 8001f8a:	d041      	beq.n	8002010 <HAL_TIM_PWM_Start_DMA+0x118>
 8001f8c:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8001f90:	2902      	cmp	r1, #2
 8001f92:	b2c8      	uxtb	r0, r1
 8001f94:	d0f5      	beq.n	8001f82 <HAL_TIM_PWM_Start_DMA+0x8a>
 8001f96:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
 8001f9a:	2901      	cmp	r1, #1
 8001f9c:	d106      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001f9e:	b12a      	cbz	r2, 8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001fa0:	b123      	cbz	r3, 8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001fa2:	2102      	movs	r1, #2
 8001fa4:	2d0c      	cmp	r5, #12
 8001fa6:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
 8001faa:	d057      	beq.n	800205c <HAL_TIM_PWM_Start_DMA+0x164>
 8001fac:	2001      	movs	r0, #1
 8001fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001fb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fb6:	645a      	str	r2, [r3, #68]	@ 0x44
 8001fb8:	689a      	ldr	r2, [r3, #8]
 8001fba:	f002 0207 	and.w	r2, r2, #7
 8001fbe:	2a06      	cmp	r2, #6
 8001fc0:	d1da      	bne.n	8001f78 <HAL_TIM_PWM_Start_DMA+0x80>
 8001fc2:	e7dd      	b.n	8001f80 <HAL_TIM_PWM_Start_DMA+0x88>
 8001fc4:	f890 103f 	ldrb.w	r1, [r0, #63]	@ 0x3f
 8001fc8:	2902      	cmp	r1, #2
 8001fca:	b2c8      	uxtb	r0, r1
 8001fcc:	d0d9      	beq.n	8001f82 <HAL_TIM_PWM_Start_DMA+0x8a>
 8001fce:	f894 103f 	ldrb.w	r1, [r4, #63]	@ 0x3f
 8001fd2:	2901      	cmp	r1, #1
 8001fd4:	d1ea      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001fd6:	2a00      	cmp	r2, #0
 8001fd8:	d0e8      	beq.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0e6      	beq.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8001fde:	f04f 0e02 	mov.w	lr, #2
 8001fe2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 8002084 <HAL_TIM_PWM_Start_DMA+0x18c>
 8001fea:	6822      	ldr	r2, [r4, #0]
 8001fec:	4f26      	ldr	r7, [pc, #152]	@ (8002088 <HAL_TIM_PWM_Start_DMA+0x190>)
 8001fee:	4e27      	ldr	r6, [pc, #156]	@ (800208c <HAL_TIM_PWM_Start_DMA+0x194>)
 8001ff0:	f884 e03f 	strb.w	lr, [r4, #63]	@ 0x3f
 8001ff4:	3238      	adds	r2, #56	@ 0x38
 8001ff6:	e9c0 c70a 	strd	ip, r7, [r0, #40]	@ 0x28
 8001ffa:	6306      	str	r6, [r0, #48]	@ 0x30
 8001ffc:	f7ff f932 	bl	8001264 <HAL_DMA_Start_IT>
 8002000:	2800      	cmp	r0, #0
 8002002:	d1d3      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	68da      	ldr	r2, [r3, #12]
 8002008:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	e79d      	b.n	8001f4c <HAL_TIM_PWM_Start_DMA+0x54>
 8002010:	f890 1040 	ldrb.w	r1, [r0, #64]	@ 0x40
 8002014:	2902      	cmp	r1, #2
 8002016:	b2c8      	uxtb	r0, r1
 8002018:	d0b3      	beq.n	8001f82 <HAL_TIM_PWM_Start_DMA+0x8a>
 800201a:	f894 1040 	ldrb.w	r1, [r4, #64]	@ 0x40
 800201e:	2901      	cmp	r1, #1
 8002020:	d1c4      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8002022:	2a00      	cmp	r2, #0
 8002024:	d0c2      	beq.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0c0      	beq.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 800202a:	f04f 0e02 	mov.w	lr, #2
 800202e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002030:	4611      	mov	r1, r2
 8002032:	f8df c050 	ldr.w	ip, [pc, #80]	@ 8002084 <HAL_TIM_PWM_Start_DMA+0x18c>
 8002036:	6822      	ldr	r2, [r4, #0]
 8002038:	4f13      	ldr	r7, [pc, #76]	@ (8002088 <HAL_TIM_PWM_Start_DMA+0x190>)
 800203a:	4e14      	ldr	r6, [pc, #80]	@ (800208c <HAL_TIM_PWM_Start_DMA+0x194>)
 800203c:	f884 e040 	strb.w	lr, [r4, #64]	@ 0x40
 8002040:	323c      	adds	r2, #60	@ 0x3c
 8002042:	e9c0 c70a 	strd	ip, r7, [r0, #40]	@ 0x28
 8002046:	6306      	str	r6, [r0, #48]	@ 0x30
 8002048:	f7ff f90c 	bl	8001264 <HAL_DMA_Start_IT>
 800204c:	2800      	cmp	r0, #0
 800204e:	d1ad      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8002050:	6823      	ldr	r3, [r4, #0]
 8002052:	68da      	ldr	r2, [r3, #12]
 8002054:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	e777      	b.n	8001f4c <HAL_TIM_PWM_Start_DMA+0x54>
 800205c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800205e:	4611      	mov	r1, r2
 8002060:	4a08      	ldr	r2, [pc, #32]	@ (8002084 <HAL_TIM_PWM_Start_DMA+0x18c>)
 8002062:	6282      	str	r2, [r0, #40]	@ 0x28
 8002064:	4a08      	ldr	r2, [pc, #32]	@ (8002088 <HAL_TIM_PWM_Start_DMA+0x190>)
 8002066:	62c2      	str	r2, [r0, #44]	@ 0x2c
 8002068:	4a08      	ldr	r2, [pc, #32]	@ (800208c <HAL_TIM_PWM_Start_DMA+0x194>)
 800206a:	6302      	str	r2, [r0, #48]	@ 0x30
 800206c:	6822      	ldr	r2, [r4, #0]
 800206e:	3240      	adds	r2, #64	@ 0x40
 8002070:	f7ff f8f8 	bl	8001264 <HAL_DMA_Start_IT>
 8002074:	2800      	cmp	r0, #0
 8002076:	d199      	bne.n	8001fac <HAL_TIM_PWM_Start_DMA+0xb4>
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	68da      	ldr	r2, [r3, #12]
 800207c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	e763      	b.n	8001f4c <HAL_TIM_PWM_Start_DMA+0x54>
 8002084:	0800235d 	.word	0x0800235d
 8002088:	080023e5 	.word	0x080023e5
 800208c:	08002449 	.word	0x08002449
 8002090:	40012c00 	.word	0x40012c00
 8002094:	40000400 	.word	0x40000400

08002098 <HAL_TIM_PWM_Stop_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 8002098:	b538      	push	{r3, r4, r5, lr}
 800209a:	460c      	mov	r4, r1
 800209c:	4605      	mov	r5, r0
 800209e:	290c      	cmp	r1, #12
 80020a0:	d808      	bhi.n	80020b4 <HAL_TIM_PWM_Stop_DMA+0x1c>
 80020a2:	e8df f001 	tbb	[pc, r1]
 80020a6:	0743      	.short	0x0743
 80020a8:	073a0707 	.word	0x073a0707
 80020ac:	07310707 	.word	0x07310707
 80020b0:	0707      	.short	0x0707
 80020b2:	09          	.byte	0x09
 80020b3:	00          	.byte	0x00
 80020b4:	2001      	movs	r0, #1
 80020b6:	bd38      	pop	{r3, r4, r5, pc}
 80020b8:	6802      	ldr	r2, [r0, #0]
 80020ba:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80020bc:	68d3      	ldr	r3, [r2, #12]
 80020be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80020c2:	60d3      	str	r3, [r2, #12]
 80020c4:	f7ff f910 	bl	80012e8 <HAL_DMA_Abort_IT>
 80020c8:	2101      	movs	r1, #1
 80020ca:	682b      	ldr	r3, [r5, #0]
 80020cc:	40a1      	lsls	r1, r4
 80020ce:	6a1a      	ldr	r2, [r3, #32]
 80020d0:	4828      	ldr	r0, [pc, #160]	@ (8002174 <HAL_TIM_PWM_Stop_DMA+0xdc>)
 80020d2:	ea22 0201 	bic.w	r2, r2, r1
 80020d6:	621a      	str	r2, [r3, #32]
 80020d8:	6a1a      	ldr	r2, [r3, #32]
 80020da:	4283      	cmp	r3, r0
 80020dc:	621a      	str	r2, [r3, #32]
 80020de:	d037      	beq.n	8002150 <HAL_TIM_PWM_Stop_DMA+0xb8>
 80020e0:	f241 1211 	movw	r2, #4369	@ 0x1111
 80020e4:	6a19      	ldr	r1, [r3, #32]
 80020e6:	4211      	tst	r1, r2
 80020e8:	d108      	bne.n	80020fc <HAL_TIM_PWM_Stop_DMA+0x64>
 80020ea:	f240 4244 	movw	r2, #1092	@ 0x444
 80020ee:	6a19      	ldr	r1, [r3, #32]
 80020f0:	4211      	tst	r1, r2
 80020f2:	d103      	bne.n	80020fc <HAL_TIM_PWM_Stop_DMA+0x64>
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	f022 0201 	bic.w	r2, r2, #1
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	2301      	movs	r3, #1
 80020fe:	b9f4      	cbnz	r4, 800213e <HAL_TIM_PWM_Stop_DMA+0xa6>
 8002100:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
 8002104:	2000      	movs	r0, #0
 8002106:	bd38      	pop	{r3, r4, r5, pc}
 8002108:	6802      	ldr	r2, [r0, #0]
 800210a:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800210c:	68d3      	ldr	r3, [r2, #12]
 800210e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002112:	60d3      	str	r3, [r2, #12]
 8002114:	f7ff f8e8 	bl	80012e8 <HAL_DMA_Abort_IT>
 8002118:	e7d6      	b.n	80020c8 <HAL_TIM_PWM_Stop_DMA+0x30>
 800211a:	6802      	ldr	r2, [r0, #0]
 800211c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800211e:	68d3      	ldr	r3, [r2, #12]
 8002120:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002124:	60d3      	str	r3, [r2, #12]
 8002126:	f7ff f8df 	bl	80012e8 <HAL_DMA_Abort_IT>
 800212a:	e7cd      	b.n	80020c8 <HAL_TIM_PWM_Stop_DMA+0x30>
 800212c:	6802      	ldr	r2, [r0, #0]
 800212e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8002130:	68d3      	ldr	r3, [r2, #12]
 8002132:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002136:	60d3      	str	r3, [r2, #12]
 8002138:	f7ff f8d6 	bl	80012e8 <HAL_DMA_Abort_IT>
 800213c:	e7c4      	b.n	80020c8 <HAL_TIM_PWM_Stop_DMA+0x30>
 800213e:	2c04      	cmp	r4, #4
 8002140:	d015      	beq.n	800216e <HAL_TIM_PWM_Stop_DMA+0xd6>
 8002142:	2c08      	cmp	r4, #8
 8002144:	bf0c      	ite	eq
 8002146:	f885 3040 	strbeq.w	r3, [r5, #64]	@ 0x40
 800214a:	f885 3041 	strbne.w	r3, [r5, #65]	@ 0x41
 800214e:	e7d9      	b.n	8002104 <HAL_TIM_PWM_Stop_DMA+0x6c>
 8002150:	f241 1211 	movw	r2, #4369	@ 0x1111
 8002154:	6a19      	ldr	r1, [r3, #32]
 8002156:	4211      	tst	r1, r2
 8002158:	d1c2      	bne.n	80020e0 <HAL_TIM_PWM_Stop_DMA+0x48>
 800215a:	f240 4244 	movw	r2, #1092	@ 0x444
 800215e:	6a19      	ldr	r1, [r3, #32]
 8002160:	4211      	tst	r1, r2
 8002162:	d1bd      	bne.n	80020e0 <HAL_TIM_PWM_Stop_DMA+0x48>
 8002164:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002166:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800216a:	645a      	str	r2, [r3, #68]	@ 0x44
 800216c:	e7b8      	b.n	80020e0 <HAL_TIM_PWM_Stop_DMA+0x48>
 800216e:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
 8002172:	e7c7      	b.n	8002104 <HAL_TIM_PWM_Stop_DMA+0x6c>
 8002174:	40012c00 	.word	0x40012c00

08002178 <HAL_TIM_PWM_ConfigChannel>:
{
 8002178:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800217a:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800217e:	2801      	cmp	r0, #1
 8002180:	f000 80b6 	beq.w	80022f0 <HAL_TIM_PWM_ConfigChannel+0x178>
 8002184:	2001      	movs	r0, #1
{
 8002186:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8002188:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  switch (Channel)
 800218c:	2a0c      	cmp	r2, #12
 800218e:	d808      	bhi.n	80021a2 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8002190:	e8df f002 	tbb	[pc, r2]
 8002194:	0707073b 	.word	0x0707073b
 8002198:	07070760 	.word	0x07070760
 800219c:	07070788 	.word	0x07070788
 80021a0:	0d          	.byte	0x0d
 80021a1:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (Channel)
 80021a8:	2001      	movs	r0, #1
}
 80021aa:	bcf0      	pop	{r4, r5, r6, r7}
 80021ac:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80021ae:	681a      	ldr	r2, [r3, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021b0:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 80021b2:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80021b4:	6a14      	ldr	r4, [r2, #32]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80021b6:	f420 5000 	bic.w	r0, r0, #8192	@ 0x2000
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80021ba:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 80021be:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80021c0:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80021c2:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80021c4:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021c8:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80021cc:	688e      	ldr	r6, [r1, #8]
 80021ce:	ea40 3006 	orr.w	r0, r0, r6, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021d2:	4e61      	ldr	r6, [pc, #388]	@ (8002358 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 80021d4:	42b2      	cmp	r2, r6
 80021d6:	f000 80a9 	beq.w	800232c <HAL_TIM_PWM_ConfigChannel+0x1b4>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021da:	6055      	str	r5, [r2, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80021dc:	684d      	ldr	r5, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80021de:	61d4      	str	r4, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80021e0:	690c      	ldr	r4, [r1, #16]
  TIMx->CCR4 = OC_Config->Pulse;
 80021e2:	6415      	str	r5, [r2, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021e4:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021e6:	69d1      	ldr	r1, [r2, #28]
 80021e8:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 80021ec:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021ee:	69d1      	ldr	r1, [r2, #28]
 80021f0:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80021f4:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80021f6:	69d1      	ldr	r1, [r2, #28]
 80021f8:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 80021fc:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8002204:	2000      	movs	r0, #0
}
 8002206:	bcf0      	pop	{r4, r5, r6, r7}
 8002208:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800220a:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= OC_Config->OCMode;
 800220c:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 800220e:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002210:	6a14      	ldr	r4, [r2, #32]
  tmpccer &= ~TIM_CCER_CC1P;
 8002212:	f020 0002 	bic.w	r0, r0, #2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002216:	f024 0401 	bic.w	r4, r4, #1
 800221a:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800221c:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 800221e:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002220:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002224:	4334      	orrs	r4, r6
  tmpccer |= OC_Config->OCPolarity;
 8002226:	688e      	ldr	r6, [r1, #8]
 8002228:	4330      	orrs	r0, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800222a:	4e4b      	ldr	r6, [pc, #300]	@ (8002358 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 800222c:	42b2      	cmp	r2, r6
 800222e:	d061      	beq.n	80022f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
  TIMx->CR2 = tmpcr2;
 8002230:	6055      	str	r5, [r2, #4]
  TIMx->CCR1 = OC_Config->Pulse;
 8002232:	684d      	ldr	r5, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002234:	6194      	str	r4, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002236:	690c      	ldr	r4, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8002238:	6355      	str	r5, [r2, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 800223a:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800223c:	6991      	ldr	r1, [r2, #24]
 800223e:	f041 0108 	orr.w	r1, r1, #8
 8002242:	6191      	str	r1, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002244:	6991      	ldr	r1, [r2, #24]
 8002246:	f021 0104 	bic.w	r1, r1, #4
 800224a:	6191      	str	r1, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800224c:	6991      	ldr	r1, [r2, #24]
 800224e:	4321      	orrs	r1, r4
 8002250:	6191      	str	r1, [r2, #24]
      break;
 8002252:	e7d4      	b.n	80021fe <HAL_TIM_PWM_ConfigChannel+0x86>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002254:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002256:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 8002258:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800225a:	6a14      	ldr	r4, [r2, #32]
  tmpccer &= ~TIM_CCER_CC2P;
 800225c:	f020 0020 	bic.w	r0, r0, #32
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002260:	f024 0410 	bic.w	r4, r4, #16
 8002264:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8002266:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8002268:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800226a:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800226e:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002272:	688e      	ldr	r6, [r1, #8]
 8002274:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002278:	4e37      	ldr	r6, [pc, #220]	@ (8002358 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 800227a:	42b2      	cmp	r2, r6
 800227c:	d047      	beq.n	800230e <HAL_TIM_PWM_ConfigChannel+0x196>
  TIMx->CR2 = tmpcr2;
 800227e:	6055      	str	r5, [r2, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002280:	684d      	ldr	r5, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002282:	6194      	str	r4, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002284:	690c      	ldr	r4, [r1, #16]
  TIMx->CCR2 = OC_Config->Pulse;
 8002286:	6395      	str	r5, [r2, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002288:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800228a:	6991      	ldr	r1, [r2, #24]
 800228c:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8002290:	6191      	str	r1, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002292:	6991      	ldr	r1, [r2, #24]
 8002294:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8002298:	6191      	str	r1, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800229a:	6991      	ldr	r1, [r2, #24]
 800229c:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 80022a0:	6191      	str	r1, [r2, #24]
      break;
 80022a2:	e7ac      	b.n	80021fe <HAL_TIM_PWM_ConfigChannel+0x86>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022a4:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= OC_Config->OCMode;
 80022a6:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 80022a8:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022aa:	6a14      	ldr	r4, [r2, #32]
  tmpccer &= ~TIM_CCER_CC3P;
 80022ac:	f420 7000 	bic.w	r0, r0, #512	@ 0x200
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022b0:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 80022b4:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80022b6:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80022b8:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80022ba:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80022be:	4334      	orrs	r4, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80022c0:	688e      	ldr	r6, [r1, #8]
 80022c2:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022c6:	4e24      	ldr	r6, [pc, #144]	@ (8002358 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 80022c8:	42b2      	cmp	r2, r6
 80022ca:	d035      	beq.n	8002338 <HAL_TIM_PWM_ConfigChannel+0x1c0>
  TIMx->CR2 = tmpcr2;
 80022cc:	6055      	str	r5, [r2, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 80022ce:	684d      	ldr	r5, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80022d0:	61d4      	str	r4, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022d2:	690c      	ldr	r4, [r1, #16]
  TIMx->CCR3 = OC_Config->Pulse;
 80022d4:	63d5      	str	r5, [r2, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 80022d6:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80022d8:	69d1      	ldr	r1, [r2, #28]
 80022da:	f041 0108 	orr.w	r1, r1, #8
 80022de:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022e0:	69d1      	ldr	r1, [r2, #28]
 80022e2:	f021 0104 	bic.w	r1, r1, #4
 80022e6:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022e8:	69d1      	ldr	r1, [r2, #28]
 80022ea:	4321      	orrs	r1, r4
 80022ec:	61d1      	str	r1, [r2, #28]
      break;
 80022ee:	e786      	b.n	80021fe <HAL_TIM_PWM_ConfigChannel+0x86>
  __HAL_LOCK(htim);
 80022f0:	2002      	movs	r0, #2
}
 80022f2:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 80022f4:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80022f6:	f020 0008 	bic.w	r0, r0, #8
    tmpccer |= OC_Config->OCNPolarity;
 80022fa:	4330      	orrs	r0, r6
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80022fc:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002300:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
 8002304:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8002306:	f020 0004 	bic.w	r0, r0, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800230a:	4335      	orrs	r5, r6
 800230c:	e790      	b.n	8002230 <HAL_TIM_PWM_ConfigChannel+0xb8>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800230e:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002310:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002314:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002318:	f425 6540 	bic.w	r5, r5, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800231c:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
 8002320:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8002322:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002326:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 800232a:	e7a8      	b.n	800227e <HAL_TIM_PWM_ConfigChannel+0x106>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800232c:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800232e:	f425 4580 	bic.w	r5, r5, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002332:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8002336:	e750      	b.n	80021da <HAL_TIM_PWM_ConfigChannel+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002338:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800233a:	f420 6000 	bic.w	r0, r0, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800233e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002342:	f425 5540 	bic.w	r5, r5, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002346:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
 800234a:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 800234c:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002350:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8002354:	e7ba      	b.n	80022cc <HAL_TIM_PWM_ConfigChannel+0x154>
 8002356:	bf00      	nop
 8002358:	40012c00 	.word	0x40012c00

0800235c <TIM_DMADelayPulseCplt>:
{
 800235c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800235e:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002360:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002362:	4283      	cmp	r3, r0
 8002364:	d01c      	beq.n	80023a0 <TIM_DMADelayPulseCplt+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002366:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002368:	4283      	cmp	r3, r0
 800236a:	d00b      	beq.n	8002384 <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800236c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800236e:	4283      	cmp	r3, r0
 8002370:	d023      	beq.n	80023ba <TIM_DMADelayPulseCplt+0x5e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002372:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002374:	4283      	cmp	r3, r0
 8002376:	d029      	beq.n	80023cc <TIM_DMADelayPulseCplt+0x70>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002378:	4620      	mov	r0, r4
 800237a:	f7fd ff15 	bl	80001a8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800237e:	2300      	movs	r3, #0
 8002380:	7723      	strb	r3, [r4, #28]
}
 8002382:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002384:	2202      	movs	r2, #2
 8002386:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f4      	bne.n	8002378 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800238e:	2301      	movs	r3, #1
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002390:	4620      	mov	r0, r4
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002392:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002396:	f7fd ff07 	bl	80001a8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800239a:	2300      	movs	r3, #0
 800239c:	7723      	strb	r3, [r4, #28]
}
 800239e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023a0:	2201      	movs	r2, #1
 80023a2:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1e6      	bne.n	8002378 <TIM_DMADelayPulseCplt+0x1c>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023aa:	4620      	mov	r0, r4
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80023ac:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b0:	f7fd fefa 	bl	80001a8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023b4:	2300      	movs	r3, #0
 80023b6:	7723      	strb	r3, [r4, #28]
}
 80023b8:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023ba:	2204      	movs	r2, #4
 80023bc:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1d9      	bne.n	8002378 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80023c4:	2301      	movs	r3, #1
 80023c6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80023ca:	e7d5      	b.n	8002378 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023cc:	2208      	movs	r2, #8
 80023ce:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80023d0:	699b      	ldr	r3, [r3, #24]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1d0      	bne.n	8002378 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80023d6:	2301      	movs	r3, #1
 80023d8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80023dc:	e7cc      	b.n	8002378 <TIM_DMADelayPulseCplt+0x1c>
 80023de:	bf00      	nop

080023e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop

080023e4 <TIM_DMADelayPulseHalfCplt>:
{
 80023e4:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023e6:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80023e8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80023ea:	4282      	cmp	r2, r0
 80023ec:	d01a      	beq.n	8002424 <TIM_DMADelayPulseHalfCplt+0x40>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80023ee:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80023f0:	4603      	mov	r3, r0
 80023f2:	4282      	cmp	r2, r0
 80023f4:	d00e      	beq.n	8002414 <TIM_DMADelayPulseHalfCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80023f6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80023f8:	4282      	cmp	r2, r0
 80023fa:	d01b      	beq.n	8002434 <TIM_DMADelayPulseHalfCplt+0x50>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80023fc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80023fe:	4282      	cmp	r2, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002400:	bf08      	it	eq
 8002402:	2308      	moveq	r3, #8
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002404:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002406:	bf08      	it	eq
 8002408:	7723      	strbeq	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800240a:	f7ff ffe9 	bl	80023e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800240e:	2300      	movs	r3, #0
 8002410:	7723      	strb	r3, [r4, #28]
}
 8002412:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002414:	2302      	movs	r3, #2
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002416:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002418:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800241a:	f7ff ffe1 	bl	80023e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241e:	2300      	movs	r3, #0
 8002420:	7723      	strb	r3, [r4, #28]
}
 8002422:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002424:	2301      	movs	r3, #1
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002426:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002428:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800242a:	f7ff ffd9 	bl	80023e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800242e:	2300      	movs	r3, #0
 8002430:	7723      	strb	r3, [r4, #28]
}
 8002432:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002434:	2304      	movs	r3, #4
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002436:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002438:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800243a:	f7ff ffd1 	bl	80023e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800243e:	2300      	movs	r3, #0
 8002440:	7723      	strb	r3, [r4, #28]
}
 8002442:	bd10      	pop	{r4, pc}

08002444 <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop

08002448 <TIM_DMAError>:
{
 8002448:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800244a:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800244c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800244e:	4283      	cmp	r3, r0
 8002450:	d01c      	beq.n	800248c <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002452:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002454:	4283      	cmp	r3, r0
 8002456:	d00e      	beq.n	8002476 <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002458:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800245a:	4283      	cmp	r3, r0
 800245c:	d020      	beq.n	80024a0 <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800245e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002460:	4283      	cmp	r3, r0
 8002462:	d028      	beq.n	80024b6 <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 8002464:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 8002466:	4620      	mov	r0, r4
    htim->State = HAL_TIM_STATE_READY;
 8002468:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  HAL_TIM_ErrorCallback(htim);
 800246c:	f7ff ffea 	bl	8002444 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002470:	2300      	movs	r3, #0
 8002472:	7723      	strb	r3, [r4, #28]
}
 8002474:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002476:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002478:	2202      	movs	r2, #2
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800247a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ErrorCallback(htim);
 800247e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002480:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8002482:	f7ff ffdf 	bl	8002444 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002486:	2300      	movs	r3, #0
 8002488:	7723      	strb	r3, [r4, #28]
}
 800248a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800248c:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 800248e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002490:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002492:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_ErrorCallback(htim);
 8002496:	f7ff ffd5 	bl	8002444 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249a:	2300      	movs	r3, #0
 800249c:	7723      	strb	r3, [r4, #28]
}
 800249e:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80024a0:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024a2:	2204      	movs	r2, #4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80024a4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  HAL_TIM_ErrorCallback(htim);
 80024a8:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024aa:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 80024ac:	f7ff ffca 	bl	8002444 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b0:	2300      	movs	r3, #0
 80024b2:	7723      	strb	r3, [r4, #28]
}
 80024b4:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80024b6:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024b8:	2208      	movs	r2, #8
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80024ba:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_TIM_ErrorCallback(htim);
 80024be:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024c0:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 80024c2:	f7ff ffbf 	bl	8002444 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c6:	2300      	movs	r3, #0
 80024c8:	7723      	strb	r3, [r4, #28]
}
 80024ca:	bd10      	pop	{r4, pc}

080024cc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80024cc:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80024d0:	2a01      	cmp	r2, #1
 80024d2:	d027      	beq.n	8002524 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 80024d4:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d6:	2002      	movs	r0, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80024d8:	681a      	ldr	r2, [r3, #0]
{
 80024da:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80024dc:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 80024e0:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024e2:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024e4:	4d10      	ldr	r5, [pc, #64]	@ (8002528 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 80024e6:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024ea:	4320      	orrs	r0, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024ec:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 80024ee:	6894      	ldr	r4, [r2, #8]
  htim->Instance->CR2 = tmpcr2;
 80024f0:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024f2:	d009      	beq.n	8002508 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80024f4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80024f8:	d006      	beq.n	8002508 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80024fa:	480c      	ldr	r0, [pc, #48]	@ (800252c <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80024fc:	4282      	cmp	r2, r0
 80024fe:	d003      	beq.n	8002508 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8002500:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002504:	4282      	cmp	r2, r0
 8002506:	d104      	bne.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002508:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800250a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800250e:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002510:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8002512:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8002514:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8002516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_READY;
 800251a:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d

  return HAL_OK;
 800251e:	4610      	mov	r0, r2
}
 8002520:	bc30      	pop	{r4, r5}
 8002522:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002524:	2002      	movs	r0, #2
}
 8002526:	4770      	bx	lr
 8002528:	40012c00 	.word	0x40012c00
 800252c:	40000400 	.word	0x40000400

08002530 <memset>:
 8002530:	4603      	mov	r3, r0
 8002532:	4402      	add	r2, r0
 8002534:	4293      	cmp	r3, r2
 8002536:	d100      	bne.n	800253a <memset+0xa>
 8002538:	4770      	bx	lr
 800253a:	f803 1b01 	strb.w	r1, [r3], #1
 800253e:	e7f9      	b.n	8002534 <memset+0x4>

08002540 <__libc_init_array>:
 8002540:	b570      	push	{r4, r5, r6, lr}
 8002542:	2600      	movs	r6, #0
 8002544:	4d0c      	ldr	r5, [pc, #48]	@ (8002578 <__libc_init_array+0x38>)
 8002546:	4c0d      	ldr	r4, [pc, #52]	@ (800257c <__libc_init_array+0x3c>)
 8002548:	1b64      	subs	r4, r4, r5
 800254a:	10a4      	asrs	r4, r4, #2
 800254c:	42a6      	cmp	r6, r4
 800254e:	d109      	bne.n	8002564 <__libc_init_array+0x24>
 8002550:	f000 f81a 	bl	8002588 <_init>
 8002554:	2600      	movs	r6, #0
 8002556:	4d0a      	ldr	r5, [pc, #40]	@ (8002580 <__libc_init_array+0x40>)
 8002558:	4c0a      	ldr	r4, [pc, #40]	@ (8002584 <__libc_init_array+0x44>)
 800255a:	1b64      	subs	r4, r4, r5
 800255c:	10a4      	asrs	r4, r4, #2
 800255e:	42a6      	cmp	r6, r4
 8002560:	d105      	bne.n	800256e <__libc_init_array+0x2e>
 8002562:	bd70      	pop	{r4, r5, r6, pc}
 8002564:	f855 3b04 	ldr.w	r3, [r5], #4
 8002568:	4798      	blx	r3
 800256a:	3601      	adds	r6, #1
 800256c:	e7ee      	b.n	800254c <__libc_init_array+0xc>
 800256e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002572:	4798      	blx	r3
 8002574:	3601      	adds	r6, #1
 8002576:	e7f2      	b.n	800255e <__libc_init_array+0x1e>
 8002578:	080025c4 	.word	0x080025c4
 800257c:	080025c4 	.word	0x080025c4
 8002580:	080025c4 	.word	0x080025c4
 8002584:	080025c8 	.word	0x080025c8

08002588 <_init>:
 8002588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800258a:	bf00      	nop
 800258c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800258e:	bc08      	pop	{r3}
 8002590:	469e      	mov	lr, r3
 8002592:	4770      	bx	lr

08002594 <_fini>:
 8002594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002596:	bf00      	nop
 8002598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800259a:	bc08      	pop	{r3}
 800259c:	469e      	mov	lr, r3
 800259e:	4770      	bx	lr
