# system info main_clock on 2018.08.07.18:25:44
system_info:
name,value
DEVICE,10M08SAE144C8G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1533651942
#
#
# Files generated for main_clock on 2018.08.07.18:25:44
files:
filepath,kind,attributes,module,is_top
simulation/main_clock.vhd,VHDL,,main_clock,true
simulation/submodules/altera_int_osc.v,VERILOG,,altera_int_osc,false
simulation/submodules/altera_int_osc.sdc,SDC,,altera_int_osc,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
main_clock.int_osc_0,altera_int_osc
