@W: CL169 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning unused register scont_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning unused register outFlagsl_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\FERNANDO\Desktop\P16\alu01\mult00.vhdl":30:3:30:4|Pruning unused register outFlagmu_cl_7. Make sure that there are no unused intermediate registers.
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:8:16:9|Bit 7 of signal s0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:20:16:21|Bit 7 of signal s3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:32:16:33|Bit 7 of signal s6 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:44:16:45|Bit 7 of signal s9 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:58:16:60|Bit 7 of signal s12 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:73:16:75|Bit 7 of signal s15 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:88:16:90|Bit 7 of signal s18 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\FERNANDO\Desktop\P16\mult8bit00VHDL\topmult8bit00.vhdl":16:98:16:100|Bit 7 of signal s20 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD326 :"C:\Users\FERNANDO\Desktop\P16\topdiv00VHDL\osc00.vhdl":24:0:24:7|Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CL260 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning register bit 0 of soutsl(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning register bit 1 of soutsl(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning register bit 2 of soutsl(7 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Optimizing register bit outsl(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning register bit 3 of soutsl(7 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning unused register outsl(2). Make sure that there are no unused intermediate registers.
@W: CL257 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Register bit 0 always 0, optimizing ...
@W: CL260 :"C:\Users\FERNANDO\Desktop\P16\alu02\shifRL00.vhdl":30:3:30:4|Pruning register bit 4 of soutsl(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

