$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 ' clk $end
  $var wire 1 ( rst_n $end
  $var wire 1 ) enable $end
  $var wire 1 * serial_in $end
  $var wire 4 + config_pattern [3:0] $end
  $var wire 1 , load_pattern $end
  $var wire 1 - pattern_detected $end
  $scope module sequence_detector_fsm $end
   $var wire 32 . PATTERN_WIDTH [31:0] $end
   $var wire 4 / PATTERN [3:0] $end
   $var wire 1 ' clk $end
   $var wire 1 ( rst_n $end
   $var wire 1 ) enable $end
   $var wire 1 * serial_in $end
   $var wire 4 + config_pattern [3:0] $end
   $var wire 1 , load_pattern $end
   $var wire 1 - pattern_detected $end
   $var wire 32 0 IDLE [31:0] $end
   $var wire 32 1 DETECTING [31:0] $end
   $var wire 1 # state $end
   $var wire 4 $ pattern_reg [3:0] $end
   $var wire 4 % shift_reg [3:0] $end
   $var wire 3 & bit_count [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b0000 $
b0000 %
b000 &
0'
0(
0)
0*
b0000 +
0,
0-
b00000000000000000000000000000100 .
b1011 /
b00000000000000000000000000000000 0
b00000000000000000000000000000001 1
#1
b1011 $
1'
#2
0'
1(
#3
1'
#4
0'
1)
#5
1#
b001 &
1'
#6
0'
#7
b010 &
1'
#8
0'
1*
#9
b0001 %
b011 &
1'
#10
0'
0*
#11
b0010 %
b100 &
1'
#12
0'
1*
#13
b0101 %
1'
#14
0'
#15
b1011 %
1'
1-
#16
0'
#17
b0111 %
1'
0-
#18
0'
0*
#19
b1110 %
1'
#20
0'
1*
#21
b1101 %
1'
#22
0'
0*
#23
b1010 %
1'
#24
0'
b0101 +
1,
#25
0#
b0101 $
b0000 %
b000 &
1'
#26
0'
1*
0,
#27
1#
b0001 %
b001 &
1'
#28
0'
0*
#29
b0010 %
b010 &
1'
#30
0'
#31
b0100 %
b011 &
1'
#32
0'
1*
#33
b1001 %
b100 &
1'
#34
0'
0*
#35
b0010 %
1'
#36
0'
1*
#37
b0101 %
1'
1-
#38
0'
0*
#39
b1010 %
1'
0-
#40
0'
#41
b0100 %
1'
#42
0'
1*
#43
b1001 %
1'
#44
0'
0*
#45
b0010 %
1'
