INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/PDM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/SPI_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/SPI_Master_With_Single_CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master_With_Single_CS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/new/fractional_clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fractional_clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/fsk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/new/resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/system_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sim_1/new/tb_system_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
