#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Nov 25 01:22:39 2025
# Process ID         : 163980
# Current directory  : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/vivado.log
# Journal file       : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/vivado.jou
# Running On         : unnath-popos
# Platform           : Pop
# Operating System   : Pop!_OS 24.04 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 400.283 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16412 MB
# Swap memory        : 20707 MB
# Total Virtual      : 37120 MB
# Available Virtual  : 24544 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/hls_data.json outdir=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip srcdir=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/misc
INFO: Copied 46 verilog file(s) to /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/verilog
INFO: Copied 38 vhdl file(s) to /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/vhdl
Generating 8 subcores in /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/subcore_prj:
impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/verilog
INFO: Generating nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip via file impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: Done generating nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip via file impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip via file impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: Done generating nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip via file impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Found 1 unique subcore IP: xilinx.com:ip:floating_point:7.1
INFO: Copied 8 subcore files: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.xci
INFO: Import ports from HDL: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/vhdl/nn_fpga_top.vhd (nn_fpga_top)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add data interface image_idx
INFO: Add data interface led_out
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/component.xml
INFO: Created IP archive /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/xilinx_com_hls_nn_fpga_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 01:22:52 2025...
