

================================================================
== Vivado HLS Report for 'copy_b3'
================================================================
* Date:           Wed Nov  7 23:47:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
9 --> 
	8  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: c3_b_i9_read (4)  [1/1] 0.00ns
:0  %c3_b_i9_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %c3_b_i9)

ST_1: c3_b_i9_cast1 (5)  [1/1] 0.00ns
:1  %c3_b_i9_cast1 = zext i30 %c3_b_i9_read to i32

ST_1: in_addr (6)  [1/1] 0.00ns
:2  %in_addr = getelementptr float* %in_r, i32 %c3_b_i9_cast1

ST_1: in_addr_rd_req (8)  [7/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 2>: 8.75ns
ST_2: in_addr_rd_req (8)  [6/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 3>: 8.75ns
ST_3: in_addr_rd_req (8)  [5/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 4>: 8.75ns
ST_4: in_addr_rd_req (8)  [4/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 5>: 8.75ns
ST_5: in_addr_rd_req (8)  [3/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 6>: 8.75ns
ST_6: in_addr_rd_req (8)  [2/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 7>: 8.75ns
ST_7: StgValue_19 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(float* %in_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [12 x i8]* @p_str7, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: in_addr_rd_req (8)  [1/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)

ST_7: StgValue_21 (9)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:70
:5  br label %1


 <State 8>: 8.75ns
ST_8: i (11)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_14, %2 ]

ST_8: i_cast1 (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:70
:1  %i_cast1 = zext i5 %i to i32

ST_8: exitcond (13)  [1/1] 3.31ns  loc: lenet/lenet_hls.c:70
:2  %exitcond = icmp eq i5 %i, -16

ST_8: empty (14)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_8: i_14 (15)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:70
:4  %i_14 = add i5 %i, 1

ST_8: StgValue_27 (16)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:70
:5  br i1 %exitcond, label %3, label %2

ST_8: in_addr_read (18)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:71
:0  %in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %in_addr)

ST_8: StgValue_29 (23)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:73
:0  ret void


 <State 9>: 2.32ns
ST_9: out_addr (19)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:71
:1  %out_addr = getelementptr [16 x float]* %out_r, i32 0, i32 %i_cast1

ST_9: StgValue_31 (20)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:71
:2  store float %in_addr_read, float* %out_addr, align 4

ST_9: StgValue_32 (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:70
:3  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'c3_b_i9' [4]  (0 ns)
	'getelementptr' operation ('in_addr') [6]  (0 ns)
	bus request on port 'in_r' (lenet/lenet_hls.c:71) [8]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:71) [8]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:71) [8]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:71) [8]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:71) [8]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:71) [8]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:71) [8]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_r' (lenet/lenet_hls.c:71) [18]  (8.75 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', lenet/lenet_hls.c:71) [19]  (0 ns)
	'store' operation (lenet/lenet_hls.c:71) of variable 'in_addr_read', lenet/lenet_hls.c:71 on array 'out_r' [20]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
