
HWPRobot.elf:     Dateiformat elf32-avr

Sektionen:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000028  00800200  000016ba  0000174e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016ba  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005d0  00800228  00800228  00001776  2**0
                  ALLOC
  3 .stab         00003450  00000000  00000000  00001778  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00003711  00000000  00000000  00004bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  000082d9  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000082ec  2**2
                  CONTENTS, READONLY
  7 .debug_info   00000bbc  00000000  00000000  0000832c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000b1a  00000000  00000000  00008ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000001a  00000000  00000000  00009a02  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003e6  00000000  00000000  00009a1c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	84 c0       	rjmp	.+264    	; 0x10a <__ctors_end>
       2:	00 00       	nop
       4:	a1 c0       	rjmp	.+322    	; 0x148 <__bad_interrupt>
       6:	00 00       	nop
       8:	9f c0       	rjmp	.+318    	; 0x148 <__bad_interrupt>
       a:	00 00       	nop
       c:	9d c0       	rjmp	.+314    	; 0x148 <__bad_interrupt>
       e:	00 00       	nop
      10:	9b c0       	rjmp	.+310    	; 0x148 <__bad_interrupt>
      12:	00 00       	nop
      14:	99 c0       	rjmp	.+306    	; 0x148 <__bad_interrupt>
      16:	00 00       	nop
      18:	97 c0       	rjmp	.+302    	; 0x148 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	95 c0       	rjmp	.+298    	; 0x148 <__bad_interrupt>
      1e:	00 00       	nop
      20:	93 c0       	rjmp	.+294    	; 0x148 <__bad_interrupt>
      22:	00 00       	nop
      24:	91 c0       	rjmp	.+290    	; 0x148 <__bad_interrupt>
      26:	00 00       	nop
      28:	8f c0       	rjmp	.+286    	; 0x148 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	8d c0       	rjmp	.+282    	; 0x148 <__bad_interrupt>
      2e:	00 00       	nop
      30:	8b c0       	rjmp	.+278    	; 0x148 <__bad_interrupt>
      32:	00 00       	nop
      34:	89 c0       	rjmp	.+274    	; 0x148 <__bad_interrupt>
      36:	00 00       	nop
      38:	87 c0       	rjmp	.+270    	; 0x148 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	85 c0       	rjmp	.+266    	; 0x148 <__bad_interrupt>
      3e:	00 00       	nop
      40:	83 c0       	rjmp	.+262    	; 0x148 <__bad_interrupt>
      42:	00 00       	nop
      44:	81 c0       	rjmp	.+258    	; 0x148 <__bad_interrupt>
      46:	00 00       	nop
      48:	7f c0       	rjmp	.+254    	; 0x148 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	7d c0       	rjmp	.+250    	; 0x148 <__bad_interrupt>
      4e:	00 00       	nop
      50:	7b c0       	rjmp	.+246    	; 0x148 <__bad_interrupt>
      52:	00 00       	nop
      54:	79 c0       	rjmp	.+242    	; 0x148 <__bad_interrupt>
      56:	00 00       	nop
      58:	77 c0       	rjmp	.+238    	; 0x148 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	75 c0       	rjmp	.+234    	; 0x148 <__bad_interrupt>
      5e:	00 00       	nop
      60:	73 c0       	rjmp	.+230    	; 0x148 <__bad_interrupt>
      62:	00 00       	nop
      64:	71 c0       	rjmp	.+226    	; 0x148 <__bad_interrupt>
      66:	00 00       	nop
      68:	6f c0       	rjmp	.+222    	; 0x148 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	6d c0       	rjmp	.+218    	; 0x148 <__bad_interrupt>
      6e:	00 00       	nop
      70:	6b c0       	rjmp	.+214    	; 0x148 <__bad_interrupt>
      72:	00 00       	nop
      74:	6a c0       	rjmp	.+212    	; 0x14a <__vector_29>
      76:	00 00       	nop
      78:	67 c0       	rjmp	.+206    	; 0x148 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	65 c0       	rjmp	.+202    	; 0x148 <__bad_interrupt>
      7e:	00 00       	nop
      80:	63 c0       	rjmp	.+198    	; 0x148 <__bad_interrupt>
      82:	00 00       	nop
      84:	61 c0       	rjmp	.+194    	; 0x148 <__bad_interrupt>
      86:	00 00       	nop
      88:	5f c0       	rjmp	.+190    	; 0x148 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	5d c0       	rjmp	.+186    	; 0x148 <__bad_interrupt>
      8e:	00 00       	nop
      90:	a9 c0       	rjmp	.+338    	; 0x1e4 <__vector_36>
      92:	00 00       	nop
      94:	c6 c0       	rjmp	.+396    	; 0x222 <__vector_37>
      96:	00 00       	nop
      98:	57 c0       	rjmp	.+174    	; 0x148 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	55 c0       	rjmp	.+170    	; 0x148 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	53 c0       	rjmp	.+166    	; 0x148 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	51 c0       	rjmp	.+162    	; 0x148 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	4f c0       	rjmp	.+158    	; 0x148 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	4d c0       	rjmp	.+154    	; 0x148 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	4b c0       	rjmp	.+150    	; 0x148 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	49 c0       	rjmp	.+146    	; 0x148 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	47 c0       	rjmp	.+142    	; 0x148 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	cf c0       	rjmp	.+414    	; 0x25c <__vector_47>
      be:	00 00       	nop
      c0:	43 c0       	rjmp	.+134    	; 0x148 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	41 c0       	rjmp	.+130    	; 0x148 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	3f c0       	rjmp	.+126    	; 0x148 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	3d c0       	rjmp	.+122    	; 0x148 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	3b c0       	rjmp	.+118    	; 0x148 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	39 c0       	rjmp	.+114    	; 0x148 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	37 c0       	rjmp	.+110    	; 0x148 <__bad_interrupt>
      da:	00 00       	nop
      dc:	35 c0       	rjmp	.+106    	; 0x148 <__bad_interrupt>
      de:	00 00       	nop
      e0:	33 c0       	rjmp	.+102    	; 0x148 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	05 a8       	ldd	r0, Z+53	; 0x35
      e6:	4c cd       	rjmp	.-1384   	; 0xfffffb80 <__eeprom_end+0xff7efb80>
      e8:	b2 d4       	rcall	.+2404   	; 0xa4e <L_getUptimeEnd163+0x8c>
      ea:	4e b9       	out	0x0e, r20	; 14
      ec:	38 36       	cpi	r19, 0x68	; 104
      ee:	a9 02       	muls	r26, r25
      f0:	0c 50       	subi	r16, 0x0C	; 12
      f2:	b9 91       	ld	r27, Y+
      f4:	86 88       	ldd	r8, Z+22	; 0x16
      f6:	08 3c       	cpi	r16, 0xC8	; 200
      f8:	a6 aa       	std	Z+54, r10	; 0x36
      fa:	aa 2a       	or	r10, r26
      fc:	be 00       	.word	0x00be	; ????
      fe:	00 00       	nop
     100:	80 3f       	cpi	r24, 0xF0	; 240

00000102 <__trampolines_end>:
     102:	42 6f       	ori	r20, 0xF2	; 242
     104:	6f 74       	andi	r22, 0x4F	; 79
     106:	65 64       	ori	r22, 0x45	; 69
	...

0000010a <__ctors_end>:
     10a:	11 24       	eor	r1, r1
     10c:	1f be       	out	0x3f, r1	; 63
     10e:	cf ef       	ldi	r28, 0xFF	; 255
     110:	d1 e2       	ldi	r29, 0x21	; 33
     112:	de bf       	out	0x3e, r29	; 62
     114:	cd bf       	out	0x3d, r28	; 61

00000116 <init_GPIOR0>:
     116:	1e ba       	out	0x1e, r1	; 30

00000118 <__do_copy_data>:
     118:	12 e0       	ldi	r17, 0x02	; 2
     11a:	a0 e0       	ldi	r26, 0x00	; 0
     11c:	b2 e0       	ldi	r27, 0x02	; 2
     11e:	ea eb       	ldi	r30, 0xBA	; 186
     120:	f6 e1       	ldi	r31, 0x16	; 22
     122:	00 e0       	ldi	r16, 0x00	; 0
     124:	0b bf       	out	0x3b, r16	; 59
     126:	02 c0       	rjmp	.+4      	; 0x12c <__do_copy_data+0x14>
     128:	07 90       	elpm	r0, Z+
     12a:	0d 92       	st	X+, r0
     12c:	a8 32       	cpi	r26, 0x28	; 40
     12e:	b1 07       	cpc	r27, r17
     130:	d9 f7       	brne	.-10     	; 0x128 <__do_copy_data+0x10>

00000132 <__do_clear_bss>:
     132:	27 e0       	ldi	r18, 0x07	; 7
     134:	a8 e2       	ldi	r26, 0x28	; 40
     136:	b2 e0       	ldi	r27, 0x02	; 2
     138:	01 c0       	rjmp	.+2      	; 0x13c <.do_clear_bss_start>

0000013a <.do_clear_bss_loop>:
     13a:	1d 92       	st	X+, r1

0000013c <.do_clear_bss_start>:
     13c:	a8 3f       	cpi	r26, 0xF8	; 248
     13e:	b2 07       	cpc	r27, r18
     140:	e1 f7       	brne	.-8      	; 0x13a <.do_clear_bss_loop>
     142:	9e d3       	rcall	.+1852   	; 0x880 <main>
     144:	0c 94 5b 0b 	jmp	0x16b6	; 0x16b6 <_exit>

00000148 <__bad_interrupt>:
     148:	61 c3       	rjmp	.+1730   	; 0x80c <__vector_default>

0000014a <__vector_29>:
*/


.global ADC_vect
ADC_vect:
    push r2
     14a:	2f 92       	push	r2
    in r2, _SFR_IO_ADDR(SREG)
     14c:	2f b6       	in	r2, 0x3f	; 63
    push r23
     14e:	7f 93       	push	r23
    push r24
     150:	8f 93       	push	r24
    push r25
     152:	9f 93       	push	r25
    push YL
     154:	cf 93       	push	r28
    push YH
     156:	df 93       	push	r29
    push ZL
     158:	ef 93       	push	r30
    push ZH
     15a:	ff 93       	push	r31

    // load ADC_currentChannel
    lds YL, ADC_currentChannel
     15c:	c0 91 5e 06 	lds	r28, 0x065E	; 0x80065e <ADC_currentChannel>
    lds YH, ADC_currentChannel + 1
     160:	d0 91 5f 06 	lds	r29, 0x065F	; 0x80065f <ADC_currentChannel+0x1>
    // make a copy of ADC_currentChannel for later use
    movw ZL, YL
     164:	fe 01       	movw	r30, r28

    // if (++ADC_currentChannel != ADC_channels + ADC_CHANNEL_COUNT)
    subi ZL, lo8(-(8 + 2 * ADC_FILTER_SIZE))
     166:	e6 5f       	subi	r30, 0xF6	; 246
    sbci ZH, hi8(-(8 + 2 * ADC_FILTER_SIZE))
     168:	ff 4f       	sbci	r31, 0xFF	; 255
    ldi r24, hi8(ADC_channels + ADC_CHANNEL_COUNT * (8 + 2 * ADC_FILTER_SIZE))
     16a:	86 e0       	ldi	r24, 0x06	; 6
    cpi ZL, lo8(ADC_channels + ADC_CHANNEL_COUNT * (8 + 2 * ADC_FILTER_SIZE))
     16c:	e4 37       	cpi	r30, 0x74	; 116
    cpc ZH, r24
     16e:	f8 07       	cpc	r31, r24
    breq ADC_RESET_CURRENT_CHANNEL
     170:	b1 f1       	breq	.+108    	; 0x1de <ADC_RESET_CURRENT_CHANNEL>

00000172 <ADC_SET_CHANNEL>:

ADC_SET_CHANNEL:
    // ADMUX  = ADC_currentChannel->admux;
    // ADMUX is set for the next conversion as early as possible to give the
    // voltage some time to stabilize
    ldd r24, Z+1
     172:	81 81       	ldd	r24, Z+1	; 0x01
    sts _SFR_MEM_ADDR(ADMUX), r24
     174:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

    // ADCSRB  = ADC_currentChannel->adcsrb;
    ldd r24, Z+2
     178:	82 81       	ldd	r24, Z+2	; 0x02
    sts _SFR_MEM_ADDR(ADCSRB), r24
     17a:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x7e007b>

    // store updated ADC_currentChannel
    sts ADC_currentChannel + 1, ZH
     17e:	f0 93 5f 06 	sts	0x065F, r31	; 0x80065f <ADC_currentChannel+0x1>
    sts ADC_currentChannel, ZL
     182:	e0 93 5e 06 	sts	0x065E, r30	; 0x80065e <ADC_currentChannel>
    // Note: YH:YL contains "old" value of ADC_currentChannel to which result
    // of conversion corresponds to.

    // move position index in history array to next element
    // uint8_t pos = (ADC_currentChannel->pos + 1) & (ADC_FILTER_SIZE - 1);
    ld ZL, Y
     186:	e8 81       	ld	r30, Y
    inc ZL
     188:	e3 95       	inc	r30
    andi ZL, ADC_FILTER_SIZE-1
     18a:	e0 70       	andi	r30, 0x00	; 0

    // ADC_currentChannel->pos = pos;
    st  Y, ZL
     18c:	e8 83       	st	Y, r30

    // update sum of samples and history element
    // ADC_currentChannel->sum = ADC_currentChannel->sum - ADC_currentChannel->history[pos] + value;

    // calculate address of (ADC_currentChannel->history[pos]) - 8 in ZH:ZL
    eor ZH, ZH
     18e:	ff 27       	eor	r31, r31
    add ZL, ZL // ZH:ZL = pos*2
     190:	ee 0f       	add	r30, r30
    adc ZH, ZH
     192:	ff 1f       	adc	r31, r31
    add ZL, YL // add address of ADC_currentChannel to ZH:ZL
     194:	ec 0f       	add	r30, r28
    adc ZH, YH
     196:	fd 1f       	adc	r31, r29
    // interleaved execution of:
    //   load ADC_currentChannel->history[pos] (into r23,r24)
    //   uint16_t value = ADC; // read 10 bit ADC value (into r25, r25)
    //   ADC_currentChannel->history[pos] = value;
    //   subtract ADC_currentChannel->history[pos] - value
    ldd r23, Z+8
     198:	70 85       	ldd	r23, Z+8	; 0x08
    lds r25, _SFR_MEM_ADDR(ADCL)
     19a:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    std Z+8, r25
     19e:	90 87       	std	Z+8, r25	; 0x08
    sub r23, r25
     1a0:	79 1b       	sub	r23, r25

    ldd r24, Z+9
     1a2:	81 85       	ldd	r24, Z+9	; 0x09
    lds r25, _SFR_MEM_ADDR(ADCH)
     1a4:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    std Z+9, r25
     1a8:	91 87       	std	Z+9, r25	; 0x09
    sbc r24, r25
     1aa:	89 0b       	sbc	r24, r25
    // result of subtraction as int16_t in r24:r23

    // convert int16_t to 24bit, result in r25:r24:r23
    mov r25, r24
     1ac:	98 2f       	mov	r25, r24
    add r25, r25
     1ae:	99 0f       	add	r25, r25
    sbc r25, r25
     1b0:	99 0b       	sbc	r25, r25

    // interleaved execution of:
    //   load ADC_currentChannel->sum (24 bits only)
    //   subtract difference (history[pos]-value) from ADC_currentChannel->sum
    //   store updated value to ADC_currentChannel->sum
    ldd ZL, Y+4
     1b2:	ec 81       	ldd	r30, Y+4	; 0x04
    sub ZL, r23
     1b4:	e7 1b       	sub	r30, r23
    std Y+4, ZL
     1b6:	ec 83       	std	Y+4, r30	; 0x04

    ldd ZL, Y+5
     1b8:	ed 81       	ldd	r30, Y+5	; 0x05
    sbc ZL, r24
     1ba:	e8 0b       	sbc	r30, r24
    std Y+5, ZL
     1bc:	ed 83       	std	Y+5, r30	; 0x05

    ldd ZL, Y+6
     1be:	ee 81       	ldd	r30, Y+6	; 0x06
    sbc ZL, r25
     1c0:	e9 0b       	sbc	r30, r25
    std Y+6, ZL
     1c2:	ee 83       	std	Y+6, r30	; 0x06

    // clear up-to-date flag (bit 7 of ADC_currentChannel->channel)
    ldd ZL, Y+3
     1c4:	eb 81       	ldd	r30, Y+3	; 0x03
    andi ZL, 0x7F
     1c6:	ef 77       	andi	r30, 0x7F	; 127
    std Y+3, ZL
     1c8:	eb 83       	std	Y+3, r30	; 0x03

    // starting a conversion is done in TIMER5_COMPA_vect
    // (see tools/timeTask/timeTask_isr.S)

    pop ZH
     1ca:	ff 91       	pop	r31
    pop ZL
     1cc:	ef 91       	pop	r30
    pop YH
     1ce:	df 91       	pop	r29
    pop YL
     1d0:	cf 91       	pop	r28
    pop r25
     1d2:	9f 91       	pop	r25
    pop r24
     1d4:	8f 91       	pop	r24
    pop r23
     1d6:	7f 91       	pop	r23
    out _SFR_IO_ADDR(SREG), r2
     1d8:	2f be       	out	0x3f, r2	; 63
    pop r2
     1da:	2f 90       	pop	r2
    reti
     1dc:	18 95       	reti

000001de <ADC_RESET_CURRENT_CHANNEL>:

ADC_RESET_CURRENT_CHANNEL:
    // ADC_currentChannel = &ADC_channels[0];
    ldi ZL, lo8(ADC_channels)
     1de:	e0 e6       	ldi	r30, 0x60	; 96
    ldi ZH, hi8(ADC_channels)
     1e0:	f6 e0       	ldi	r31, 0x06	; 6
    rjmp ADC_SET_CHANNEL
     1e2:	c7 cf       	rjmp	.-114    	; 0x172 <ADC_SET_CHANNEL>

000001e4 <__vector_36>:
    uart_rxISR(0)
    uart_txISR(0)
#endif

#ifdef USE_UART1
    uart_rxISR(1)
     1e4:	2f 92       	push	r2
     1e6:	2f b6       	in	r2, 0x3f	; 63
     1e8:	2f 93       	push	r18
     1ea:	ef 93       	push	r30
     1ec:	ff 93       	push	r31
     1ee:	20 91 ce 00 	lds	r18, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     1f2:	e0 91 4d 06 	lds	r30, 0x064D	; 0x80064d <uart1>
     1f6:	e3 95       	inc	r30
     1f8:	ef 77       	andi	r30, 0x7F	; 127
     1fa:	f0 91 4e 06 	lds	r31, 0x064E	; 0x80064e <uart1+0x1>
     1fe:	fe 17       	cp	r31, r30
     200:	61 f0       	breq	.+24     	; 0x21a <RX_BUF_OVERFLOW1>
     202:	e0 93 4d 06 	sts	0x064D, r30	; 0x80064d <uart1>
     206:	f0 e0       	ldi	r31, 0x00	; 0
     208:	ec 58       	subi	r30, 0x8C	; 140
     20a:	f9 4f       	sbci	r31, 0xF9	; 249
     20c:	20 83       	st	Z, r18

0000020e <RX_ISR_END1>:
     20e:	ff 91       	pop	r31
     210:	ef 91       	pop	r30
     212:	2f 91       	pop	r18
     214:	2f be       	out	0x3f, r2	; 63
     216:	2f 90       	pop	r2
     218:	18 95       	reti

0000021a <RX_BUF_OVERFLOW1>:
     21a:	21 e0       	ldi	r18, 0x01	; 1
     21c:	20 93 51 06 	sts	0x0651, r18	; 0x800651 <uart1+0x4>
     220:	f6 cf       	rjmp	.-20     	; 0x20e <RX_ISR_END1>

00000222 <__vector_37>:
    uart_txISR(1)
     222:	2f 92       	push	r2
     224:	2f b6       	in	r2, 0x3f	; 63
     226:	ef 93       	push	r30
     228:	ff 93       	push	r31
     22a:	f0 91 4f 06 	lds	r31, 0x064F	; 0x80064f <uart1+0x2>
     22e:	e0 91 50 06 	lds	r30, 0x0650	; 0x800650 <uart1+0x3>
     232:	fe 17       	cp	r31, r30
     234:	79 f0       	breq	.+30     	; 0x254 <TX_ISR_DISABLE_UDRE1>
     236:	e3 95       	inc	r30
     238:	ef 7f       	andi	r30, 0xFF	; 255
     23a:	e0 93 50 06 	sts	0x0650, r30	; 0x800650 <uart1+0x3>
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	ec 50       	subi	r30, 0x0C	; 12
     242:	f9 4f       	sbci	r31, 0xF9	; 249
     244:	e0 81       	ld	r30, Z
     246:	e0 93 ce 00 	sts	0x00CE, r30	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>

0000024a <TX_ISR_END1>:
     24a:	ff 91       	pop	r31
     24c:	ef 91       	pop	r30
     24e:	2f be       	out	0x3f, r2	; 63
     250:	2f 90       	pop	r2
     252:	18 95       	reti

00000254 <TX_ISR_DISABLE_UDRE1>:
     254:	e8 e9       	ldi	r30, 0x98	; 152
     256:	e0 93 c9 00 	sts	0x00C9, r30	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     25a:	f7 cf       	rjmp	.-18     	; 0x24a <TX_ISR_END1>

0000025c <__vector_47>:
     25c:	2f 92       	push	r2
     25e:	2f b6       	in	r2, 0x3f	; 63
     260:	cf 93       	push	r28
     262:	df 93       	push	r29
     264:	ef 93       	push	r30
     266:	ff 93       	push	r31
     268:	ff 27       	eor	r31, r31
     26a:	c0 91 52 06 	lds	r28, 0x0652	; 0x800652 <timeTask_time_ms>
     26e:	d0 91 53 06 	lds	r29, 0x0653	; 0x800653 <timeTask_time_ms+0x1>
     272:	21 96       	adiw	r28, 0x01	; 1
     274:	c0 93 52 06 	sts	0x0652, r28	; 0x800652 <timeTask_time_ms>
     278:	d0 93 53 06 	sts	0x0653, r29	; 0x800653 <timeTask_time_ms+0x1>
     27c:	c0 91 54 06 	lds	r28, 0x0654	; 0x800654 <timeTask_time_ms+0x2>
     280:	d0 91 55 06 	lds	r29, 0x0655	; 0x800655 <timeTask_time_ms+0x3>
     284:	cf 1f       	adc	r28, r31
     286:	df 1f       	adc	r29, r31
     288:	c0 93 54 06 	sts	0x0654, r28	; 0x800654 <timeTask_time_ms+0x2>
     28c:	d0 93 55 06 	sts	0x0655, r29	; 0x800655 <timeTask_time_ms+0x3>
     290:	f0 99       	sbic	0x1e, 0	; 30
     292:	04 c0       	rjmp	.+8      	; 0x29c <TIMER5_COMPA_INDEX_1>
     294:	f0 9a       	sbi	0x1e, 0	; 30
     296:	e8 e0       	ldi	r30, 0x08	; 8
     298:	f2 e0       	ldi	r31, 0x02	; 2
     29a:	03 c0       	rjmp	.+6      	; 0x2a2 <TIMER5_COMPA_UPTIME>

0000029c <TIMER5_COMPA_INDEX_1>:
     29c:	f0 98       	cbi	0x1e, 0	; 30
     29e:	e6 e0       	ldi	r30, 0x06	; 6
     2a0:	f2 e0       	ldi	r31, 0x02	; 2

000002a2 <TIMER5_COMPA_UPTIME>:
     2a2:	c0 81       	ld	r28, Z
     2a4:	d1 81       	ldd	r29, Z+1	; 0x01
     2a6:	22 96       	adiw	r28, 0x02	; 2
     2a8:	d1 83       	std	Z+1, r29	; 0x01
     2aa:	c0 83       	st	Z, r28
     2ac:	c0 fd       	sbrc	r28, 0
     2ae:	05 c0       	rjmp	.+10     	; 0x2ba <TIMER5_COMPA_FINISH>
     2b0:	f2 9b       	sbis	0x1e, 2	; 30
     2b2:	03 c0       	rjmp	.+6      	; 0x2ba <TIMER5_COMPA_FINISH>
     2b4:	ef ec       	ldi	r30, 0xCF	; 207
     2b6:	e0 93 7a 00 	sts	0x007A, r30	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

000002ba <TIMER5_COMPA_FINISH>:
     2ba:	ff 91       	pop	r31
     2bc:	ef 91       	pop	r30
     2be:	df 91       	pop	r29
     2c0:	cf 91       	pop	r28
     2c2:	2f be       	out	0x3f, r2	; 63
     2c4:	2f 90       	pop	r2
     2c6:	18 95       	reti

000002c8 <readPackets>:
    // transmit packet delimiter
    uart_write(DELIM);
}


static __attribute__ ((noinline)) void readPackets(void) {
     2c8:	ef 92       	push	r14
     2ca:	ff 92       	push	r15
     2cc:	0f 93       	push	r16
     2ce:	1f 93       	push	r17
     2d0:	cf 93       	push	r28
     2d2:	df 93       	push	r29
    register uint8_t tmpChksum = inChksum;
     2d4:	00 91 29 02 	lds	r16, 0x0229	; 0x800229 <inChksum>
    register uint16_t tmpBufLen = inBufLen;
     2d8:	c0 91 2b 02 	lds	r28, 0x022B	; 0x80022b <inBufLen>
     2dc:	d0 91 2c 02 	lds	r29, 0x022C	; 0x80022c <inBufLen+0x1>
    register uint8_t* tmpBuf = inBuf + tmpBufLen;
     2e0:	ce 01       	movw	r24, r28
     2e2:	83 5d       	subi	r24, 0xD3	; 211
     2e4:	9d 4f       	sbci	r25, 0xFD	; 253
     2e6:	7c 01       	movw	r14, r24
    register uint8_t tmpIsESC = isESC;
     2e8:	10 91 2a 02 	lds	r17, 0x022A	; 0x80022a <isESC>
     2ec:	08 c0       	rjmp	.+16     	; 0x2fe <readPackets+0x36>
            tmpBuf = inBuf;
            continue;
        }

        // place byte in incoming packet buffer
        *tmpBuf++ = data;
     2ee:	9f ef       	ldi	r25, 0xFF	; 255
     2f0:	e9 1a       	sub	r14, r25
     2f2:	f9 0a       	sbc	r15, r25
        tmpChksum ^= data;
     2f4:	08 27       	eor	r16, r24
     2f6:	10 e0       	ldi	r17, 0x00	; 0
            tmpChksum = 0;
            tmpBuf = inBuf;
            // set error flag
            errors |= COMM_ERR_BUFFERFULL;
        }
    } while (uart_available());
     2f8:	b1 d1       	rcall	.+866    	; 0x65c <uart_available1>
     2fa:	88 23       	and	r24, r24
     2fc:	f1 f0       	breq	.+60     	; 0x33a <readPackets+0x72>
    register uint8_t tmpIsESC = isESC;

    // while some data is available in the UART RX buffer
    do {
        // get the data byte
        register uint8_t data = uart_read();
     2fe:	9c d1       	rcall	.+824    	; 0x638 <uart_read1>

        if (tmpIsESC) { // if last data byte was the escape byte
     300:	11 11       	cpse	r17, r1
     302:	04 c0       	rjmp	.+8      	; 0x30c <readPackets+0x44>
            // no more escaping
            tmpIsESC = false;
        } else if (data == ESC) { // if data byte is the escape byte
     304:	81 31       	cpi	r24, 0x11	; 17
     306:	49 f1       	breq	.+82     	; 0x35a <readPackets+0x92>
            tmpIsESC = true; // set flag for indicating an escape sequence
            continue;
        } else if (data == DELIM) { // if data byte is delimiter, we should have a complete packet in the incoming buffer
     308:	8b 32       	cpi	r24, 0x2B	; 43
     30a:	49 f1       	breq	.+82     	; 0x35e <readPackets+0x96>
            tmpBuf = inBuf;
            continue;
        }

        // place byte in incoming packet buffer
        *tmpBuf++ = data;
     30c:	f7 01       	movw	r30, r14
     30e:	80 83       	st	Z, r24
        tmpChksum ^= data;

        if (++tmpBufLen == COMM_RECV_BUFFER_SIZE) { // if incoming packet buffer is full
     310:	21 96       	adiw	r28, 0x01	; 1
     312:	c1 15       	cp	r28, r1
     314:	f4 e0       	ldi	r31, 0x04	; 4
     316:	df 07       	cpc	r29, r31
     318:	51 f7       	brne	.-44     	; 0x2ee <readPackets+0x26>
            // clear buffer
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
            // set error flag
            errors |= COMM_ERR_BUFFERFULL;
     31a:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     31e:	81 60       	ori	r24, 0x01	; 1
     320:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
     324:	10 e0       	ldi	r17, 0x00	; 0

        if (++tmpBufLen == COMM_RECV_BUFFER_SIZE) { // if incoming packet buffer is full
            // clear buffer
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     326:	8d e2       	ldi	r24, 0x2D	; 45
     328:	e8 2e       	mov	r14, r24
     32a:	82 e0       	ldi	r24, 0x02	; 2
     32c:	f8 2e       	mov	r15, r24
        *tmpBuf++ = data;
        tmpChksum ^= data;

        if (++tmpBufLen == COMM_RECV_BUFFER_SIZE) { // if incoming packet buffer is full
            // clear buffer
            tmpBufLen = 0;
     32e:	c0 e0       	ldi	r28, 0x00	; 0
     330:	d0 e0       	ldi	r29, 0x00	; 0
            tmpChksum = 0;
     332:	00 e0       	ldi	r16, 0x00	; 0
            tmpBuf = inBuf;
            // set error flag
            errors |= COMM_ERR_BUFFERFULL;
        }
    } while (uart_available());
     334:	93 d1       	rcall	.+806    	; 0x65c <uart_available1>
     336:	81 11       	cpse	r24, r1
     338:	e2 cf       	rjmp	.-60     	; 0x2fe <readPackets+0x36>

    // update current checksum and buffer position in memory before exiting
    inChksum = tmpChksum;
     33a:	00 93 29 02 	sts	0x0229, r16	; 0x800229 <inChksum>
    inBufLen = tmpBufLen;
     33e:	d0 93 2c 02 	sts	0x022C, r29	; 0x80022c <inBufLen+0x1>
     342:	c0 93 2b 02 	sts	0x022B, r28	; 0x80022b <inBufLen>
    isESC = tmpIsESC;
     346:	11 70       	andi	r17, 0x01	; 1
     348:	10 93 2a 02 	sts	0x022A, r17	; 0x80022a <isESC>
}
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	1f 91       	pop	r17
     352:	0f 91       	pop	r16
     354:	ff 90       	pop	r15
     356:	ef 90       	pop	r14
     358:	08 95       	ret

        if (tmpIsESC) { // if last data byte was the escape byte
            // no more escaping
            tmpIsESC = false;
        } else if (data == ESC) { // if data byte is the escape byte
            tmpIsESC = true; // set flag for indicating an escape sequence
     35a:	11 e0       	ldi	r17, 0x01	; 1
     35c:	cd cf       	rjmp	.-102    	; 0x2f8 <readPackets+0x30>
            continue;
        } else if (data == DELIM) { // if data byte is delimiter, we should have a complete packet in the incoming buffer
            if (tmpBufLen >= 4) { // if number of bytes in buffer is at least the minimum size, we might have received a full packet
     35e:	c4 30       	cpi	r28, 0x04	; 4
     360:	d1 05       	cpc	r29, r1
     362:	f0 f0       	brcs	.+60     	; 0x3a0 <readPackets+0xd8>

                register uint8_t chksumSize = inBuf[0]; // read low byte of payload size
     364:	90 91 2d 02 	lds	r25, 0x022D	; 0x80022d <inBuf>
                data = inBuf[1]; // read high byte of payload size
                uint16_t size = chksumSize | ((uint16_t)data << 8); // compute payload size

                // calculate 4-bit checksum for payload size in low nibble
                chksumSize ^= data;
     368:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <inBuf+0x1>
     36c:	89 27       	eor	r24, r25
                chksumSize = (chksumSize >> 4) ^ (chksumSize & 0x0F);
     36e:	98 2f       	mov	r25, r24
     370:	92 95       	swap	r25
     372:	9f 70       	andi	r25, 0x0F	; 15
     374:	8f 70       	andi	r24, 0x0F	; 15
     376:	89 27       	eor	r24, r25

                data = inBuf[2]; // read checksum for payload size (bits 7-4) and channel ID (bits 3-0)
     378:	e0 91 2f 02 	lds	r30, 0x022F	; 0x80022f <inBuf+0x2>

                if ((data >> 4) == chksumSize) { // check for mismatch of payload size checksum
     37c:	9e 2f       	mov	r25, r30
     37e:	92 95       	swap	r25
     380:	9f 70       	andi	r25, 0x0F	; 15
     382:	89 17       	cp	r24, r25
     384:	d1 f0       	breq	.+52     	; 0x3ba <readPackets+0xf2>
                        } else
                            errors |= COMM_ERR_CHECKSUM;
                    } else
                        errors |= COMM_ERR_SIZE_MISMATCH;
                } else
                    errors |= COMM_ERR_HEADER_CHECKSUM;
     386:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     38a:	84 60       	ori	r24, 0x04	; 4
     38c:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     390:	2d e2       	ldi	r18, 0x2D	; 45
     392:	e2 2e       	mov	r14, r18
     394:	22 e0       	ldi	r18, 0x02	; 2
     396:	f2 2e       	mov	r15, r18
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     398:	c0 e0       	ldi	r28, 0x00	; 0
     39a:	d0 e0       	ldi	r29, 0x00	; 0
            tmpChksum = 0;
     39c:	00 e0       	ldi	r16, 0x00	; 0
     39e:	ac cf       	rjmp	.-168    	; 0x2f8 <readPackets+0x30>
                    } else
                        errors |= COMM_ERR_SIZE_MISMATCH;
                } else
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;
     3a0:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     3a4:	82 60       	ori	r24, 0x02	; 2
     3a6:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     3aa:	9d e2       	ldi	r25, 0x2D	; 45
     3ac:	e9 2e       	mov	r14, r25
     3ae:	92 e0       	ldi	r25, 0x02	; 2
     3b0:	f9 2e       	mov	r15, r25
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     3b2:	c0 e0       	ldi	r28, 0x00	; 0
     3b4:	d0 e0       	ldi	r29, 0x00	; 0
            tmpChksum = 0;
     3b6:	00 e0       	ldi	r16, 0x00	; 0
     3b8:	9f cf       	rjmp	.-194    	; 0x2f8 <readPackets+0x30>
        } else if (data == DELIM) { // if data byte is delimiter, we should have a complete packet in the incoming buffer
            if (tmpBufLen >= 4) { // if number of bytes in buffer is at least the minimum size, we might have received a full packet

                register uint8_t chksumSize = inBuf[0]; // read low byte of payload size
                data = inBuf[1]; // read high byte of payload size
                uint16_t size = chksumSize | ((uint16_t)data << 8); // compute payload size
     3ba:	60 91 2d 02 	lds	r22, 0x022D	; 0x80022d <inBuf>
     3be:	70 91 2e 02 	lds	r23, 0x022E	; 0x80022e <inBuf+0x1>
                chksumSize = (chksumSize >> 4) ^ (chksumSize & 0x0F);

                data = inBuf[2]; // read checksum for payload size (bits 7-4) and channel ID (bits 3-0)

                if ((data >> 4) == chksumSize) { // check for mismatch of payload size checksum
                    if (size == tmpBufLen - 4) { // check packet length
     3c2:	24 97       	sbiw	r28, 0x04	; 4
     3c4:	6c 17       	cp	r22, r28
     3c6:	7d 07       	cpc	r23, r29
     3c8:	69 f0       	breq	.+26     	; 0x3e4 <readPackets+0x11c>
                            else
                                errors |= COMM_ERR_UNREGISTEREDCHANNEL;
                        } else
                            errors |= COMM_ERR_CHECKSUM;
                    } else
                        errors |= COMM_ERR_SIZE_MISMATCH;
     3ca:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     3ce:	88 60       	ori	r24, 0x08	; 8
     3d0:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     3d4:	3d e2       	ldi	r19, 0x2D	; 45
     3d6:	e3 2e       	mov	r14, r19
     3d8:	32 e0       	ldi	r19, 0x02	; 2
     3da:	f3 2e       	mov	r15, r19
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     3dc:	c0 e0       	ldi	r28, 0x00	; 0
     3de:	d0 e0       	ldi	r29, 0x00	; 0
            tmpChksum = 0;
     3e0:	00 e0       	ldi	r16, 0x00	; 0
     3e2:	8a cf       	rjmp	.-236    	; 0x2f8 <readPackets+0x30>

                data = inBuf[2]; // read checksum for payload size (bits 7-4) and channel ID (bits 3-0)

                if ((data >> 4) == chksumSize) { // check for mismatch of payload size checksum
                    if (size == tmpBufLen - 4) { // check packet length
                        if (tmpChksum == 0) { // if global checksum is ok
     3e4:	01 11       	cpse	r16, r1
     3e6:	15 c0       	rjmp	.+42     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
                            register uint8_t channel = data & 0x0F; // get channel number
                            // execute callback function
                            if (communication_ChannelReceivers[channel])
     3e8:	ef 70       	andi	r30, 0x0F	; 15
     3ea:	f0 e0       	ldi	r31, 0x00	; 0
     3ec:	ee 0f       	add	r30, r30
     3ee:	ff 1f       	adc	r31, r31
     3f0:	e3 5d       	subi	r30, 0xD3	; 211
     3f2:	f9 4f       	sbci	r31, 0xF9	; 249
     3f4:	01 90       	ld	r0, Z+
     3f6:	f0 81       	ld	r31, Z
     3f8:	e0 2d       	mov	r30, r0
     3fa:	30 97       	sbiw	r30, 0x00	; 0
     3fc:	b9 f0       	breq	.+46     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
                                (communication_ChannelReceivers[channel])(inBuf+3, size);
     3fe:	80 e3       	ldi	r24, 0x30	; 48
     400:	92 e0       	ldi	r25, 0x02	; 2
     402:	09 95       	icall
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     404:	6d e2       	ldi	r22, 0x2D	; 45
     406:	e6 2e       	mov	r14, r22
     408:	62 e0       	ldi	r22, 0x02	; 2
     40a:	f6 2e       	mov	r15, r22
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     40c:	c0 e0       	ldi	r28, 0x00	; 0
     40e:	d0 e0       	ldi	r29, 0x00	; 0
     410:	73 cf       	rjmp	.-282    	; 0x2f8 <readPackets+0x30>
                            if (communication_ChannelReceivers[channel])
                                (communication_ChannelReceivers[channel])(inBuf+3, size);
                            else
                                errors |= COMM_ERR_UNREGISTEREDCHANNEL;
                        } else
                            errors |= COMM_ERR_CHECKSUM;
     412:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     416:	80 61       	ori	r24, 0x10	; 16
     418:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     41c:	4d e2       	ldi	r20, 0x2D	; 45
     41e:	e4 2e       	mov	r14, r20
     420:	42 e0       	ldi	r20, 0x02	; 2
     422:	f4 2e       	mov	r15, r20
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     424:	c0 e0       	ldi	r28, 0x00	; 0
     426:	d0 e0       	ldi	r29, 0x00	; 0
            tmpChksum = 0;
     428:	00 e0       	ldi	r16, 0x00	; 0
     42a:	66 cf       	rjmp	.-308    	; 0x2f8 <readPackets+0x30>
                            register uint8_t channel = data & 0x0F; // get channel number
                            // execute callback function
                            if (communication_ChannelReceivers[channel])
                                (communication_ChannelReceivers[channel])(inBuf+3, size);
                            else
                                errors |= COMM_ERR_UNREGISTEREDCHANNEL;
     42c:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     430:	80 62       	ori	r24, 0x20	; 32
     432:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     436:	5d e2       	ldi	r21, 0x2D	; 45
     438:	e5 2e       	mov	r14, r21
     43a:	52 e0       	ldi	r21, 0x02	; 2
     43c:	f5 2e       	mov	r15, r21
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     43e:	c0 e0       	ldi	r28, 0x00	; 0
     440:	d0 e0       	ldi	r29, 0x00	; 0
     442:	5a cf       	rjmp	.-332    	; 0x2f8 <readPackets+0x30>

00000444 <communication_init>:
static uint8_t errors = 0;


void communication_init(void) {
    // clear communication_ChannelReceivers
    memset(communication_ChannelReceivers, 0, sizeof(communication_ChannelReceivers));
     444:	80 e2       	ldi	r24, 0x20	; 32
     446:	ed e2       	ldi	r30, 0x2D	; 45
     448:	f6 e0       	ldi	r31, 0x06	; 6
     44a:	df 01       	movw	r26, r30
     44c:	1d 92       	st	X+, r1
     44e:	8a 95       	dec	r24
     450:	e9 f7       	brne	.-6      	; 0x44c <communication_init+0x8>
     452:	08 95       	ret

00000454 <communication_setCallback>:
}


void communication_setCallback(const Channel_t channel, const ChannelCallback_t callback) {
    communication_ChannelReceivers[channel] = callback;
     454:	e8 2f       	mov	r30, r24
     456:	f0 e0       	ldi	r31, 0x00	; 0
     458:	ee 0f       	add	r30, r30
     45a:	ff 1f       	adc	r31, r31
     45c:	e3 5d       	subi	r30, 0xD3	; 211
     45e:	f9 4f       	sbci	r31, 0xF9	; 249
     460:	71 83       	std	Z+1, r23	; 0x01
     462:	60 83       	st	Z, r22
     464:	08 95       	ret

00000466 <communication_writePacket>:
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
    free(buff);
}


void communication_writePacket(const Channel_t channel, const uint8_t* packet, const uint16_t size) {
     466:	cf 92       	push	r12
     468:	df 92       	push	r13
     46a:	ef 92       	push	r14
     46c:	ff 92       	push	r15
     46e:	0f 93       	push	r16
     470:	1f 93       	push	r17
     472:	cf 93       	push	r28
     474:	df 93       	push	r29
     476:	c8 2f       	mov	r28, r24
     478:	6b 01       	movw	r12, r22
     47a:	7a 01       	movw	r14, r20
    // while writing each byte, the global checksum is calculated over the whole
    // transmitted data including the header information

    // transmit low byte of payload size
    register uint8_t chksum = (uint8_t)size;
    uart_writeEscaped(chksum);
     47c:	41 31       	cpi	r20, 0x11	; 17
     47e:	09 f4       	brne	.+2      	; 0x482 <communication_writePacket+0x1c>
     480:	55 c0       	rjmp	.+170    	; 0x52c <communication_writePacket+0xc6>
     482:	4b 32       	cpi	r20, 0x2B	; 43
     484:	09 f4       	brne	.+2      	; 0x488 <communication_writePacket+0x22>
     486:	52 c0       	rjmp	.+164    	; 0x52c <communication_writePacket+0xc6>
     488:	8e 2d       	mov	r24, r14
     48a:	c4 d0       	rcall	.+392    	; 0x614 <uart_write1>

    // transmit high byte of payload size
    register uint8_t byte = (uint8_t)(size >> 8);
     48c:	8f 2d       	mov	r24, r15
    uart_writeEscaped(byte);
     48e:	81 31       	cpi	r24, 0x11	; 17
     490:	09 f4       	brne	.+2      	; 0x494 <communication_writePacket+0x2e>
     492:	49 c0       	rjmp	.+146    	; 0x526 <communication_writePacket+0xc0>
     494:	8b 32       	cpi	r24, 0x2B	; 43
     496:	09 f4       	brne	.+2      	; 0x49a <communication_writePacket+0x34>
     498:	46 c0       	rjmp	.+140    	; 0x526 <communication_writePacket+0xc0>
     49a:	8f 2d       	mov	r24, r15
     49c:	bb d0       	rcall	.+374    	; 0x614 <uart_write1>
    chksum ^= byte;
     49e:	1f 2d       	mov	r17, r15
     4a0:	1e 25       	eor	r17, r14

    // compute 4-bit checksum of size and place it in high nibble,
    // place channel number in low nibble and transmit
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
     4a2:	20 e1       	ldi	r18, 0x10	; 16
     4a4:	12 9f       	mul	r17, r18
     4a6:	c0 01       	movw	r24, r0
     4a8:	11 24       	eor	r1, r1
     4aa:	d1 2f       	mov	r29, r17
     4ac:	d0 7f       	andi	r29, 0xF0	; 240
     4ae:	d8 27       	eor	r29, r24
     4b0:	cf 70       	andi	r28, 0x0F	; 15
     4b2:	dc 2b       	or	r29, r28
    uart_writeEscaped(byte);
     4b4:	d1 31       	cpi	r29, 0x11	; 17
     4b6:	a1 f1       	breq	.+104    	; 0x520 <communication_writePacket+0xba>
     4b8:	db 32       	cpi	r29, 0x2B	; 43
     4ba:	91 f1       	breq	.+100    	; 0x520 <communication_writePacket+0xba>
     4bc:	8d 2f       	mov	r24, r29
     4be:	aa d0       	rcall	.+340    	; 0x614 <uart_write1>
    chksum ^= byte;
     4c0:	d1 27       	eor	r29, r17

    // transmit packet payload and update checksum
    for (uint16_t i = 0; i < size; i++) {
     4c2:	e1 14       	cp	r14, r1
     4c4:	f1 04       	cpc	r15, r1
     4c6:	c9 f0       	breq	.+50     	; 0x4fa <communication_writePacket+0x94>
     4c8:	86 01       	movw	r16, r12
     4ca:	ec 0c       	add	r14, r12
     4cc:	fd 1c       	adc	r15, r13
     4ce:	06 c0       	rjmp	.+12     	; 0x4dc <communication_writePacket+0x76>
        register uint8_t tmp = packet[i];
        uart_writeEscaped(tmp);
     4d0:	8c 2f       	mov	r24, r28
     4d2:	a0 d0       	rcall	.+320    	; 0x614 <uart_write1>
        chksum ^= tmp;
     4d4:	dc 27       	eor	r29, r28
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
    uart_writeEscaped(byte);
    chksum ^= byte;

    // transmit packet payload and update checksum
    for (uint16_t i = 0; i < size; i++) {
     4d6:	0e 15       	cp	r16, r14
     4d8:	1f 05       	cpc	r17, r15
     4da:	79 f0       	breq	.+30     	; 0x4fa <communication_writePacket+0x94>
        register uint8_t tmp = packet[i];
     4dc:	f8 01       	movw	r30, r16
     4de:	c1 91       	ld	r28, Z+
     4e0:	8f 01       	movw	r16, r30
        uart_writeEscaped(tmp);
     4e2:	c1 31       	cpi	r28, 0x11	; 17
     4e4:	11 f0       	breq	.+4      	; 0x4ea <communication_writePacket+0x84>
     4e6:	cb 32       	cpi	r28, 0x2B	; 43
     4e8:	99 f7       	brne	.-26     	; 0x4d0 <communication_writePacket+0x6a>
     4ea:	81 e1       	ldi	r24, 0x11	; 17
     4ec:	93 d0       	rcall	.+294    	; 0x614 <uart_write1>
     4ee:	8c 2f       	mov	r24, r28
     4f0:	91 d0       	rcall	.+290    	; 0x614 <uart_write1>
        chksum ^= tmp;
     4f2:	dc 27       	eor	r29, r28
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
    uart_writeEscaped(byte);
    chksum ^= byte;

    // transmit packet payload and update checksum
    for (uint16_t i = 0; i < size; i++) {
     4f4:	0e 15       	cp	r16, r14
     4f6:	1f 05       	cpc	r17, r15
     4f8:	89 f7       	brne	.-30     	; 0x4dc <communication_writePacket+0x76>
        uart_writeEscaped(tmp);
        chksum ^= tmp;
    }

    // transmit checksum
    uart_writeEscaped(chksum);
     4fa:	d1 31       	cpi	r29, 0x11	; 17
     4fc:	71 f0       	breq	.+28     	; 0x51a <communication_writePacket+0xb4>
     4fe:	db 32       	cpi	r29, 0x2B	; 43
     500:	61 f0       	breq	.+24     	; 0x51a <communication_writePacket+0xb4>
     502:	8d 2f       	mov	r24, r29
     504:	87 d0       	rcall	.+270    	; 0x614 <uart_write1>
    // transmit packet delimiter
    uart_write(DELIM);
     506:	8b e2       	ldi	r24, 0x2B	; 43
}
     508:	df 91       	pop	r29
     50a:	cf 91       	pop	r28
     50c:	1f 91       	pop	r17
     50e:	0f 91       	pop	r16
     510:	ff 90       	pop	r15
     512:	ef 90       	pop	r14
     514:	df 90       	pop	r13
     516:	cf 90       	pop	r12
    }

    // transmit checksum
    uart_writeEscaped(chksum);
    // transmit packet delimiter
    uart_write(DELIM);
     518:	7d c0       	rjmp	.+250    	; 0x614 <uart_write1>
        uart_writeEscaped(tmp);
        chksum ^= tmp;
    }

    // transmit checksum
    uart_writeEscaped(chksum);
     51a:	81 e1       	ldi	r24, 0x11	; 17
     51c:	7b d0       	rcall	.+246    	; 0x614 <uart_write1>
     51e:	f1 cf       	rjmp	.-30     	; 0x502 <communication_writePacket+0x9c>
    chksum ^= byte;

    // compute 4-bit checksum of size and place it in high nibble,
    // place channel number in low nibble and transmit
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
    uart_writeEscaped(byte);
     520:	81 e1       	ldi	r24, 0x11	; 17
     522:	78 d0       	rcall	.+240    	; 0x614 <uart_write1>
     524:	cb cf       	rjmp	.-106    	; 0x4bc <communication_writePacket+0x56>
    register uint8_t chksum = (uint8_t)size;
    uart_writeEscaped(chksum);

    // transmit high byte of payload size
    register uint8_t byte = (uint8_t)(size >> 8);
    uart_writeEscaped(byte);
     526:	81 e1       	ldi	r24, 0x11	; 17
     528:	75 d0       	rcall	.+234    	; 0x614 <uart_write1>
     52a:	b7 cf       	rjmp	.-146    	; 0x49a <communication_writePacket+0x34>
    // while writing each byte, the global checksum is calculated over the whole
    // transmitted data including the header information

    // transmit low byte of payload size
    register uint8_t chksum = (uint8_t)size;
    uart_writeEscaped(chksum);
     52c:	81 e1       	ldi	r24, 0x11	; 17
     52e:	72 d0       	rcall	.+228    	; 0x614 <uart_write1>
     530:	ab cf       	rjmp	.-170    	; 0x488 <communication_writePacket+0x22>

00000532 <communication_log>:
void communication_clearCallback(const Channel_t channel) {
    communication_ChannelReceivers[channel] = 0;
}


void communication_log(const Level_t level, const char* format, ...) {
     532:	0f 93       	push	r16
     534:	1f 93       	push	r17
     536:	cf 93       	push	r28
     538:	df 93       	push	r29
     53a:	cd b7       	in	r28, 0x3d	; 61
     53c:	de b7       	in	r29, 0x3e	; 62
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
     53e:	82 e0       	ldi	r24, 0x02	; 2
     540:	91 e0       	ldi	r25, 0x01	; 1
     542:	7b d4       	rcall	.+2294   	; 0xe3a <malloc>
     544:	8c 01       	movw	r16, r24
    if (buff == 0) {
     546:	00 97       	sbiw	r24, 0x00	; 0
     548:	01 f1       	breq	.+64     	; 0x58a <communication_log+0x58>
        errors |= COMM_ERR_OUT_OF_MEMORY;
        return;
    }
    buff[0] = level;
     54a:	2f 81       	ldd	r18, Y+7	; 0x07
     54c:	fc 01       	movw	r30, r24
     54e:	21 93       	st	Z+, r18
     550:	cf 01       	movw	r24, r30

    int size = vsnprintf(&buff[1], 257, format, argp);
     552:	9e 01       	movw	r18, r28
     554:	26 5f       	subi	r18, 0xF6	; 246
     556:	3f 4f       	sbci	r19, 0xFF	; 255
     558:	48 85       	ldd	r20, Y+8	; 0x08
     55a:	59 85       	ldd	r21, Y+9	; 0x09
     55c:	61 e0       	ldi	r22, 0x01	; 1
     55e:	71 e0       	ldi	r23, 0x01	; 1
     560:	8d d5       	rcall	.+2842   	; 0x107c <vsnprintf>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     562:	81 30       	cpi	r24, 0x01	; 1
     564:	f1 e0       	ldi	r31, 0x01	; 1
     566:	9f 07       	cpc	r25, r31
     568:	64 f0       	brlt	.+24     	; 0x582 <communication_log+0x50>
     56a:	41 e0       	ldi	r20, 0x01	; 1
     56c:	51 e0       	ldi	r21, 0x01	; 1
     56e:	b8 01       	movw	r22, r16
     570:	80 e0       	ldi	r24, 0x00	; 0
     572:	79 df       	rcall	.-270    	; 0x466 <communication_writePacket>
    free(buff);
     574:	c8 01       	movw	r24, r16
     576:	f9 d4       	rcall	.+2546   	; 0xf6a <free>
}
     578:	df 91       	pop	r29
     57a:	cf 91       	pop	r28
     57c:	1f 91       	pop	r17
     57e:	0f 91       	pop	r16
     580:	08 95       	ret

    int size = vsnprintf(&buff[1], 257, format, argp);
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     582:	ac 01       	movw	r20, r24
     584:	4f 5f       	subi	r20, 0xFF	; 255
     586:	5f 4f       	sbci	r21, 0xFF	; 255
     588:	f2 cf       	rjmp	.-28     	; 0x56e <communication_log+0x3c>
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
    if (buff == 0) {
        errors |= COMM_ERR_OUT_OF_MEMORY;
     58a:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     58e:	80 64       	ori	r24, 0x40	; 64
     590:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
    free(buff);
}
     594:	df 91       	pop	r29
     596:	cf 91       	pop	r28
     598:	1f 91       	pop	r17
     59a:	0f 91       	pop	r16
     59c:	08 95       	ret

0000059e <communication_log_P>:


void communication_log_P(const Level_t level, const char* format, ...) {
     59e:	0f 93       	push	r16
     5a0:	1f 93       	push	r17
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
     5a6:	cd b7       	in	r28, 0x3d	; 61
     5a8:	de b7       	in	r29, 0x3e	; 62
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
     5aa:	82 e0       	ldi	r24, 0x02	; 2
     5ac:	91 e0       	ldi	r25, 0x01	; 1
     5ae:	45 d4       	rcall	.+2186   	; 0xe3a <malloc>
     5b0:	8c 01       	movw	r16, r24
    if (buff == 0) {
     5b2:	00 97       	sbiw	r24, 0x00	; 0
     5b4:	01 f1       	breq	.+64     	; 0x5f6 <communication_log_P+0x58>
        errors |= COMM_ERR_OUT_OF_MEMORY;
        return;
    }
    buff[0] = level;
     5b6:	2f 81       	ldd	r18, Y+7	; 0x07
     5b8:	fc 01       	movw	r30, r24
     5ba:	21 93       	st	Z+, r18
     5bc:	cf 01       	movw	r24, r30

    int size = vsnprintf_P(&buff[1], 257, format, argp);
     5be:	9e 01       	movw	r18, r28
     5c0:	26 5f       	subi	r18, 0xF6	; 246
     5c2:	3f 4f       	sbci	r19, 0xFF	; 255
     5c4:	48 85       	ldd	r20, Y+8	; 0x08
     5c6:	59 85       	ldd	r21, Y+9	; 0x09
     5c8:	61 e0       	ldi	r22, 0x01	; 1
     5ca:	71 e0       	ldi	r23, 0x01	; 1
     5cc:	8f d5       	rcall	.+2846   	; 0x10ec <vsnprintf_P>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     5ce:	81 30       	cpi	r24, 0x01	; 1
     5d0:	f1 e0       	ldi	r31, 0x01	; 1
     5d2:	9f 07       	cpc	r25, r31
     5d4:	64 f0       	brlt	.+24     	; 0x5ee <communication_log_P+0x50>
     5d6:	41 e0       	ldi	r20, 0x01	; 1
     5d8:	51 e0       	ldi	r21, 0x01	; 1
     5da:	b8 01       	movw	r22, r16
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	43 df       	rcall	.-378    	; 0x466 <communication_writePacket>
    free(buff);
     5e0:	c8 01       	movw	r24, r16
     5e2:	c3 d4       	rcall	.+2438   	; 0xf6a <free>
}
     5e4:	df 91       	pop	r29
     5e6:	cf 91       	pop	r28
     5e8:	1f 91       	pop	r17
     5ea:	0f 91       	pop	r16
     5ec:	08 95       	ret

    int size = vsnprintf_P(&buff[1], 257, format, argp);
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     5ee:	ac 01       	movw	r20, r24
     5f0:	4f 5f       	subi	r20, 0xFF	; 255
     5f2:	5f 4f       	sbci	r21, 0xFF	; 255
     5f4:	f2 cf       	rjmp	.-28     	; 0x5da <communication_log_P+0x3c>
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
    if (buff == 0) {
        errors |= COMM_ERR_OUT_OF_MEMORY;
     5f6:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     5fa:	80 64       	ori	r24, 0x40	; 64
     5fc:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
    free(buff);
}
     600:	df 91       	pop	r29
     602:	cf 91       	pop	r28
     604:	1f 91       	pop	r17
     606:	0f 91       	pop	r16
     608:	08 95       	ret

0000060a <communication_readPackets>:
    isESC = tmpIsESC;
}


void communication_readPackets(void) {
    if (uart_available())
     60a:	28 d0       	rcall	.+80     	; 0x65c <uart_available1>
     60c:	81 11       	cpse	r24, r1
     60e:	01 c0       	rjmp	.+2      	; 0x612 <communication_readPackets+0x8>
     610:	08 95       	ret
        readPackets();
     612:	5a ce       	rjmp	.-844    	; 0x2c8 <readPackets>

00000614 <uart_write1>:

    volatile uint8_t uart1_RX_buf[UART1_RX_BUFFER_SIZE]; // RX buffer
    volatile uint8_t uart1_TX_buf[UART1_TX_BUFFER_SIZE]; // TX buffer

    // Implement all functions for UART 1
    uart_writeMacro(1)
     614:	20 91 4f 06 	lds	r18, 0x064F	; 0x80064f <uart1+0x2>
     618:	2f 5f       	subi	r18, 0xFF	; 255
     61a:	90 91 50 06 	lds	r25, 0x0650	; 0x800650 <uart1+0x3>
     61e:	29 17       	cp	r18, r25
     620:	e1 f3       	breq	.-8      	; 0x61a <uart_write1+0x6>
     622:	e2 2f       	mov	r30, r18
     624:	f0 e0       	ldi	r31, 0x00	; 0
     626:	ec 50       	subi	r30, 0x0C	; 12
     628:	f9 4f       	sbci	r31, 0xF9	; 249
     62a:	80 83       	st	Z, r24
     62c:	20 93 4f 06 	sts	0x064F, r18	; 0x80064f <uart1+0x2>
     630:	88 eb       	ldi	r24, 0xB8	; 184
     632:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     636:	08 95       	ret

00000638 <uart_read1>:
    uart_readMacro(1)
     638:	90 91 4d 06 	lds	r25, 0x064D	; 0x80064d <uart1>
     63c:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <uart1+0x1>
     640:	98 17       	cp	r25, r24
     642:	d1 f3       	breq	.-12     	; 0x638 <uart_read1>
     644:	90 91 4e 06 	lds	r25, 0x064E	; 0x80064e <uart1+0x1>
     648:	9f 5f       	subi	r25, 0xFF	; 255
     64a:	9f 77       	andi	r25, 0x7F	; 127
     64c:	e9 2f       	mov	r30, r25
     64e:	f0 e0       	ldi	r31, 0x00	; 0
     650:	ec 58       	subi	r30, 0x8C	; 140
     652:	f9 4f       	sbci	r31, 0xF9	; 249
     654:	80 81       	ld	r24, Z
     656:	90 93 4e 06 	sts	0x064E, r25	; 0x80064e <uart1+0x1>
     65a:	08 95       	ret

0000065c <uart_available1>:
    uart_availableMacro(1)
     65c:	20 91 4d 06 	lds	r18, 0x064D	; 0x80064d <uart1>
     660:	90 91 4e 06 	lds	r25, 0x064E	; 0x80064e <uart1+0x1>
     664:	81 e0       	ldi	r24, 0x01	; 1
     666:	29 13       	cpse	r18, r25
     668:	08 95       	ret
     66a:	80 e0       	ldi	r24, 0x00	; 0
     66c:	08 95       	ret

0000066e <uart_init>:
    uart_initMacro(0)
#endif

#ifdef USE_UART1
    // disable power reduction of USART1
    PRR1 &= ~_BV(PRUSART1);
     66e:	e5 e6       	ldi	r30, 0x65	; 101
     670:	f0 e0       	ldi	r31, 0x00	; 0
     672:	80 81       	ld	r24, Z
     674:	8e 7f       	andi	r24, 0xFE	; 254
     676:	80 83       	st	Z, r24
    uart_initMacro(1)
     678:	10 92 cd 00 	sts	0x00CD, r1	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
     67c:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
     680:	80 e4       	ldi	r24, 0x40	; 64
     682:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7e00c8>
     686:	88 e9       	ldi	r24, 0x98	; 152
     688:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     68c:	86 e0       	ldi	r24, 0x06	; 6
     68e:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7e00ca>
     692:	08 95       	ret

00000694 <Motor_init>:

#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/atomic.h>

void Motor_init(void) {
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
    //
    // Speed of motor is influenced by duty cycle of PWM signals but may change
    // due to variation in supply voltage and motor load.

    // disable power reduction of timers 3 and 4
    PRR1 &= ~(_BV(PRTIM3) | _BV(PRTIM4));
     698:	e5 e6       	ldi	r30, 0x65	; 101
     69a:	f0 e0       	ldi	r31, 0x00	; 0
     69c:	80 81       	ld	r24, Z
     69e:	87 7e       	andi	r24, 0xE7	; 231
     6a0:	80 83       	st	Z, r24

    // stop timers 3 and 4 by selecting no clock
    TCCR3B = 0;
     6a2:	a1 e9       	ldi	r26, 0x91	; 145
     6a4:	b0 e0       	ldi	r27, 0x00	; 0
     6a6:	1c 92       	st	X, r1
    TCCR4B = 0;
     6a8:	e1 ea       	ldi	r30, 0xA1	; 161
     6aa:	f0 e0       	ldi	r31, 0x00	; 0
     6ac:	10 82       	st	Z, r1
    // PWM frequency: 8MHz / (2*N*TOP) = 488.759Hz

    // WGMn1 (in TCCRnA) and WGMn3 (in TCCRnB): phase correct PWM mode (dual slope operation) with TOP defined by ICRn
    // COMnA1, COMnA0: set OCnA on compare match with OCRnA when up-counting, clear OCnA on compare match with OCRnA when down-counting
    // COMnB1, COMnB0: set OCnB on compare match with OCRnB when up-counting, clear OCnB on compare match with OCRnB when down-counting
    TCCR3A = _BV(COM3A1) | _BV(COM3A0) | _BV(COM3B1) | _BV(COM3B0) | _BV(WGM31);
     6ae:	82 ef       	ldi	r24, 0xF2	; 242
     6b0:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
    TCCR4A = _BV(COM4A1) | _BV(COM4A0) | _BV(COM4B1) | _BV(COM4B0) | _BV(WGM41);
     6b4:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7e00a0>

    // no force output compare
    TCCR3C = 0;
     6b8:	10 92 92 00 	sts	0x0092, r1	; 0x800092 <__TEXT_REGION_LENGTH__+0x7e0092>
    TCCR4C = 0;
     6bc:	10 92 a2 00 	sts	0x00A2, r1	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7e00a2>

    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     6c0:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6c2:	f8 94       	cli
        // disable interrupts just in case because of TEMP register used by TCNTn, OCRnA and ICRn, see Section 17.3 of datasheet

        // set counter values to zero
        TCNT3 = 0;
     6c4:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     6c8:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7e0094>
        TCNT4 = 0;
     6cc:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7e00a5>
     6d0:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7e00a4>

        // set TOP to 0x1FFF (8191)
        ICR3 = 0x1FFF;
     6d4:	8f ef       	ldi	r24, 0xFF	; 255
     6d6:	9f e1       	ldi	r25, 0x1F	; 31
     6d8:	90 93 97 00 	sts	0x0097, r25	; 0x800097 <__TEXT_REGION_LENGTH__+0x7e0097>
     6dc:	80 93 96 00 	sts	0x0096, r24	; 0x800096 <__TEXT_REGION_LENGTH__+0x7e0096>
        ICR4 = 0x1FFF;
     6e0:	90 93 a7 00 	sts	0x00A7, r25	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7e00a7>
     6e4:	80 93 a6 00 	sts	0x00A6, r24	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7e00a6>

        // set OCRnA and OCRnB to TOP in order to have motors stopped in fast-decay mode after timers will be enabled
        OCR3A = 0x1FFF;
     6e8:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     6ec:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
        OCR3B = 0x1FFF;
     6f0:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     6f4:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
        OCR4A = 0x1FFF;
     6f8:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     6fc:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
        OCR4B = 0x1FFF;
     700:	90 93 ab 00 	sts	0x00AB, r25	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     704:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>

        // configure OC3A (PE3, AIN1) and OC3B (PE4, AIN2) as output for motor A
        DDRE |= _BV(DDE3) | _BV(DDE4);
     708:	8d b1       	in	r24, 0x0d	; 13
     70a:	88 61       	ori	r24, 0x18	; 24
     70c:	8d b9       	out	0x0d, r24	; 13
        // configure OC4A (PH3, BIN2) and OC4B (PH4, BIN1) as output for motor B
        DDRH |= _BV(DDH3) | _BV(DDH4);
     70e:	c1 e0       	ldi	r28, 0x01	; 1
     710:	d1 e0       	ldi	r29, 0x01	; 1
     712:	88 81       	ld	r24, Y
     714:	88 61       	ori	r24, 0x18	; 24
     716:	88 83       	st	Y, r24
        // affected. Then, the prescalers are activated simultaneously, so that
        // both timers start at the same time and updated values of the OCR registers
        // are taken over simultaneously during normal operation.

        // Perform prescaler reset
        GTCCR = _BV(TSM) | _BV(PSRSYNC);
     718:	81 e8       	ldi	r24, 0x81	; 129
     71a:	83 bd       	out	0x23, r24	; 35
        // Select clock sources and prescaler
        // CSn0: prescaler 1
        // WGMn3: phase correct PWM mode with TOP defined by ICRn
        TCCR3B = _BV(CS30) | _BV(WGM33);
     71c:	81 e1       	ldi	r24, 0x11	; 17
     71e:	8c 93       	st	X, r24
        TCCR4B = _BV(CS40) | _BV(WGM43);
     720:	80 83       	st	Z, r24
        // Enable prescaler, timers start running simultaneously
        GTCCR = 0;
     722:	13 bc       	out	0x23, r1	; 35
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     724:	2f bf       	out	0x3f, r18	; 63
    }
}
     726:	df 91       	pop	r29
     728:	cf 91       	pop	r28
     72a:	08 95       	ret

0000072c <Motor_setPWM>:
    //    }
}


__attribute__ ((naked)) void Motor_setPWM(const int16_t pwmA, const int16_t pwmB) {
    asm volatile (
     72c:	97 fd       	sbrc	r25, 7
     72e:	18 c0       	rjmp	.+48     	; 0x760 <L_pwmAneg87>
     730:	9f 71       	andi	r25, 0x1F	; 31
     732:	0f b6       	in	r0, 0x3f	; 63
     734:	f8 94       	cli
     736:	10 92 99 00 	sts	0x0099, r1	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     73a:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
     73e:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     742:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
     746:	77 fd       	sbrc	r23, 7
     748:	1b c0       	rjmp	.+54     	; 0x780 <L_pwmBneg87>

0000074a <L_pwmBpos87>:
     74a:	7f 71       	andi	r23, 0x1F	; 31
     74c:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     750:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
     754:	70 93 ab 00 	sts	0x00AB, r23	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     758:	60 93 aa 00 	sts	0x00AA, r22	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>
     75c:	0f be       	out	0x3f, r0	; 63
     75e:	08 95       	ret

00000760 <L_pwmAneg87>:
     760:	91 95       	neg	r25
     762:	81 95       	neg	r24
     764:	91 09       	sbc	r25, r1
     766:	9f 71       	andi	r25, 0x1F	; 31
     768:	0f b6       	in	r0, 0x3f	; 63
     76a:	f8 94       	cli
     76c:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     770:	10 92 9a 00 	sts	0x009A, r1	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
     774:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     778:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
     77c:	77 ff       	sbrs	r23, 7
     77e:	e5 cf       	rjmp	.-54     	; 0x74a <L_pwmBpos87>

00000780 <L_pwmBneg87>:
     780:	71 95       	neg	r23
     782:	61 95       	neg	r22
     784:	71 09       	sbc	r23, r1
     786:	7f 71       	andi	r23, 0x1F	; 31
     788:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     78c:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>
     790:	70 93 a9 00 	sts	0x00A9, r23	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     794:	60 93 a8 00 	sts	0x00A8, r22	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
     798:	0f be       	out	0x3f, r0	; 63
     79a:	08 95       	ret

0000079c <Motor_stopAll>:
        OCR4B = 0x1FFF;
    }
}

void Motor_stopAll(void) {
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     79c:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     79e:	f8 94       	cli
        OCR3A = 0x1FFF;
     7a0:	8f ef       	ldi	r24, 0xFF	; 255
     7a2:	9f e1       	ldi	r25, 0x1F	; 31
     7a4:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     7a8:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
        OCR3B = 0x1FFF;
     7ac:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     7b0:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
        OCR4A = 0x1FFF;
     7b4:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     7b8:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
        OCR4B = 0x1FFF;
     7bc:	90 93 ab 00 	sts	0x00AB, r25	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     7c0:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     7c4:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     7c6:	08 95       	ret

000007c8 <timeTask_init>:


// initialize timer 5 to fire interrupt every millisecond at an 8MHz clock
void timeTask_init(void) {
    // prevent multiple initializations
    if ((GPIOR0 & _BV(GPIOR0_INIT_BIT)) == 0) {
     7c8:	f1 99       	sbic	0x1e, 1	; 30
     7ca:	08 95       	ret
        GPIOR0 |= _BV(GPIOR0_INIT_BIT);
     7cc:	f1 9a       	sbi	0x1e, 1	; 30

        // disable power reduction of timer 5
        PRR1 &= ~_BV(PRTIM5);
     7ce:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
     7d2:	8f 7d       	andi	r24, 0xDF	; 223
     7d4:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>

        TCCR5B = 0x00;  // stop timer 5 by selecting no clock
     7d8:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <__TEXT_REGION_LENGTH__+0x7e0121>

        ATOMIC_BLOCK(ATOMIC_RESTORESTATE) { // disable interrupts just in case because of TEMP register used by TCNT5 and OCR5A, see Section 17.3 of datasheet
     7dc:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     7de:	f8 94       	cli
            // set counter value to zero
            TCNT5 = 0;
     7e0:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__TEXT_REGION_LENGTH__+0x7e0125>
     7e4:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__TEXT_REGION_LENGTH__+0x7e0124>

            // set timer 5 to CTC mode (clear timer on compare match with OCR5A)
            // use prescaler of 8 => timer frequency of 1MHz
            // TOP = max value of counter is defined by OCR5A
            // set OCR5A to 1000 = 0x03E8, produces a compare match interrupt frequency of 1kHz = 1ms
            OCR5A = 0x03E8;
     7e8:	28 ee       	ldi	r18, 0xE8	; 232
     7ea:	33 e0       	ldi	r19, 0x03	; 3
     7ec:	30 93 29 01 	sts	0x0129, r19	; 0x800129 <__TEXT_REGION_LENGTH__+0x7e0129>
     7f0:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <__TEXT_REGION_LENGTH__+0x7e0128>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     7f4:	8f bf       	out	0x3f, r24	; 63
        }

        TCCR5C = 0x00; // no force output compare
     7f6:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <__TEXT_REGION_LENGTH__+0x7e0122>
        TCCR5A = 0x00; // WGM51=0, WGM50=0, COM5A0/1=0, COM5B0/1=0, COM5C0/1=0 (no compare output mode)
     7fa:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <__TEXT_REGION_LENGTH__+0x7e0120>
        TIMSK5 = _BV(OCIE5A); // timer 5 output compare A match interrupt enable
     7fe:	82 e0       	ldi	r24, 0x02	; 2
     800:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
        TCCR5B = _BV(WGM52) | _BV(CS51); // CTC mode (TOP=OCR5A), Clock Select 1 => Prescaler 8, Timer frequency: 1MHz, start timer
     804:	8a e0       	ldi	r24, 0x0A	; 10
     806:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x7e0121>
     80a:	08 95       	ret

0000080c <__vector_default>:
 * an interrupt fires which has no ISR explicitly defined in the code.
 *
 * This implementation just enters an infinite loop and toggles both LEDs
 * alternately with a delay of 100ms in order to give the user a feedback.
 */
ISR(BADISR_vect) {
     80c:	1f 92       	push	r1
     80e:	0f 92       	push	r0
     810:	0f b6       	in	r0, 0x3f	; 63
     812:	0f 92       	push	r0
     814:	11 24       	eor	r1, r1
    LED1_ON();
     816:	17 9a       	sbi	0x02, 7	; 2
    LED2_OFF();
     818:	16 98       	cbi	0x02, 6	; 2

    for (;;) {
        _delay_ms(100);
        LED1_TOGGLE();
        LED2_TOGGLE();
     81a:	90 e4       	ldi	r25, 0x40	; 64
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     81c:	2f ef       	ldi	r18, 0xFF	; 255
     81e:	30 e7       	ldi	r19, 0x70	; 112
     820:	82 e0       	ldi	r24, 0x02	; 2
     822:	21 50       	subi	r18, 0x01	; 1
     824:	30 40       	sbci	r19, 0x00	; 0
     826:	80 40       	sbci	r24, 0x00	; 0
     828:	e1 f7       	brne	.-8      	; 0x822 <__vector_default+0x16>
     82a:	00 c0       	rjmp	.+0      	; 0x82c <__vector_default+0x20>
     82c:	00 00       	nop
    LED1_ON();
    LED2_OFF();

    for (;;) {
        _delay_ms(100);
        LED1_TOGGLE();
     82e:	82 b1       	in	r24, 0x02	; 2
     830:	80 58       	subi	r24, 0x80	; 128
     832:	82 b9       	out	0x02, r24	; 2
        LED2_TOGGLE();
     834:	82 b1       	in	r24, 0x02	; 2
     836:	89 27       	eor	r24, r25
     838:	82 b9       	out	0x02, r24	; 2
     83a:	f0 cf       	rjmp	.-32     	; 0x81c <__vector_default+0x10>

0000083c <commDebug>:
 *******************************************************************************
 */

// callback function for communication channel CH_IN_DEBUG (Debug View in HWPCS)
static void commDebug(__attribute__((unused)) const uint8_t* packet, const uint16_t size) {
    communication_log(LEVEL_FINE, "received %" PRIu16 " bytes", size);
     83c:	7f 93       	push	r23
     83e:	6f 93       	push	r22
     840:	86 e1       	ldi	r24, 0x16	; 22
     842:	92 e0       	ldi	r25, 0x02	; 2
     844:	9f 93       	push	r25
     846:	8f 93       	push	r24
     848:	83 e0       	ldi	r24, 0x03	; 3
     84a:	8f 93       	push	r24
     84c:	72 de       	rcall	.-796    	; 0x532 <communication_log>
}
     84e:	0f 90       	pop	r0
     850:	0f 90       	pop	r0
     852:	0f 90       	pop	r0
     854:	0f 90       	pop	r0
     856:	0f 90       	pop	r0
     858:	08 95       	ret

0000085a <commUserCommand>:


// callback function for communication channel CH_IN_USER_COMMAND (User Command View in HWPCS)
static void commUserCommand(const uint8_t* packet, __attribute__((unused)) const uint16_t size) {
    UserCommand_t* cmd = (UserCommand_t*) packet;
    switch (cmd->id) {
     85a:	fc 01       	movw	r30, r24
     85c:	80 81       	ld	r24, Z
     85e:	81 30       	cpi	r24, 0x01	; 1
     860:	51 f0       	breq	.+20     	; 0x876 <commUserCommand+0x1c>
     862:	40 f0       	brcs	.+16     	; 0x874 <commUserCommand+0x1a>
     864:	82 30       	cpi	r24, 0x02	; 2
     866:	29 f4       	brne	.+10     	; 0x872 <commUserCommand+0x18>
        break;
    case 1: // command ID 1: turn on spot
        Motor_setPWM(3000, -3000);
        break;
    case 2: // command ID 2: drive forwards
        Motor_setPWM(3000, 3000);
     868:	68 eb       	ldi	r22, 0xB8	; 184
     86a:	7b e0       	ldi	r23, 0x0B	; 11
     86c:	88 eb       	ldi	r24, 0xB8	; 184
     86e:	9b e0       	ldi	r25, 0x0B	; 11
     870:	5d cf       	rjmp	.-326    	; 0x72c <Motor_setPWM>
     872:	08 95       	ret
// callback function for communication channel CH_IN_USER_COMMAND (User Command View in HWPCS)
static void commUserCommand(const uint8_t* packet, __attribute__((unused)) const uint16_t size) {
    UserCommand_t* cmd = (UserCommand_t*) packet;
    switch (cmd->id) {
    case 0: // command ID 0: stop motors
        Motor_stopAll();
     874:	93 cf       	rjmp	.-218    	; 0x79c <Motor_stopAll>
        break;
    case 1: // command ID 1: turn on spot
        Motor_setPWM(3000, -3000);
     876:	68 e4       	ldi	r22, 0x48	; 72
     878:	74 ef       	ldi	r23, 0xF4	; 244
     87a:	88 eb       	ldi	r24, 0xB8	; 184
     87c:	9b e0       	ldi	r25, 0x0B	; 11
     87e:	56 cf       	rjmp	.-340    	; 0x72c <Motor_setPWM>

00000880 <main>:
    // global interrupt enable
    sei();
}


int main(void) {
     880:	cf 93       	push	r28
     882:	df 93       	push	r29
     884:	cd b7       	in	r28, 0x3d	; 61
     886:	de b7       	in	r29, 0x3e	; 62
     888:	66 97       	sbiw	r28, 0x16	; 22
     88a:	0f b6       	in	r0, 0x3f	; 63
     88c:	f8 94       	cli
     88e:	de bf       	out	0x3e, r29	; 62
     890:	0f be       	out	0x3f, r0	; 63
     892:	cd bf       	out	0x3d, r28	; 61
}


// initialization
static void init(void) {
    powerSaver_init(); // must be the first call!
     894:	8f ee       	ldi	r24, 0xEF	; 239
     896:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
     89a:	8f e3       	ldi	r24, 0x3F	; 63
     89c:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    LED_init();
     8a0:	81 b1       	in	r24, 0x01	; 1
     8a2:	80 6c       	ori	r24, 0xC0	; 192
     8a4:	81 b9       	out	0x01, r24	; 1
    uart_init();
     8a6:	e3 de       	rcall	.-570    	; 0x66e <uart_init>
    communication_init();
     8a8:	cd dd       	rcall	.-1126   	; 0x444 <communication_init>

    // register communication callback functions which are executed by
    // communication_readPackets() in main loop when a packet is received from
    // HWPCS on the corresponding communication channel
    communication_setCallback(CH_IN_DEBUG, commDebug);
     8aa:	6e e1       	ldi	r22, 0x1E	; 30
     8ac:	74 e0       	ldi	r23, 0x04	; 4
     8ae:	80 e0       	ldi	r24, 0x00	; 0
     8b0:	d1 dd       	rcall	.-1118   	; 0x454 <communication_setCallback>
    communication_setCallback(CH_IN_USER_COMMAND, commUserCommand);
     8b2:	6d e2       	ldi	r22, 0x2D	; 45
     8b4:	74 e0       	ldi	r23, 0x04	; 4
     8b6:	86 e0       	ldi	r24, 0x06	; 6
     8b8:	cd dd       	rcall	.-1126   	; 0x454 <communication_setCallback>

    Motor_init();
     8ba:	ec de       	rcall	.-552    	; 0x694 <Motor_init>
    timeTask_init();
     8bc:	85 df       	rcall	.-246    	; 0x7c8 <timeTask_init>

    // global interrupt enable
    sei();
     8be:	78 94       	sei


int main(void) {
    init();

    communication_log_P(LEVEL_INFO, PSTR("Booted"));
     8c0:	82 e0       	ldi	r24, 0x02	; 2
     8c2:	91 e0       	ldi	r25, 0x01	; 1
     8c4:	9f 93       	push	r25
     8c6:	8f 93       	push	r24
     8c8:	82 e0       	ldi	r24, 0x02	; 2
     8ca:	8f 93       	push	r24
     8cc:	68 de       	rcall	.-816    	; 0x59e <communication_log_P>
     8ce:	0f 90       	pop	r0
     8d0:	0f 90       	pop	r0
     8d2:	0f 90       	pop	r0
            // send telemetry data to HWPCS
            Telemetry_t telemetry;
            telemetry.bumpers.value = 0; // initialize with zero
            telemetry.bumpers.bitset.bit1 = 1;
            telemetry.contacts = 0;
            telemetry.encoder1 = 200;
     8d4:	88 ec       	ldi	r24, 0xC8	; 200
     8d6:	88 2e       	mov	r8, r24
     8d8:	91 2c       	mov	r9, r1
            telemetry.encoder2 = -324;
     8da:	9c eb       	ldi	r25, 0xBC	; 188
     8dc:	a9 2e       	mov	r10, r25
     8de:	9e ef       	ldi	r25, 0xFE	; 254
     8e0:	b9 2e       	mov	r11, r25
            telemetry.infrared1 = 217;
     8e2:	29 ed       	ldi	r18, 0xD9	; 217
     8e4:	22 2e       	mov	r2, r18
     8e6:	31 2c       	mov	r3, r1
            telemetry.infrared2 = 117;
            telemetry.infrared3 = 0;
            telemetry.infrared4 = 0;
            telemetry.infrared5 = 0;
            telemetry.user1 = 20;
            telemetry.user2 = 42.42f;
     8e8:	34 e1       	ldi	r19, 0x14	; 20
     8ea:	43 2e       	mov	r4, r19
     8ec:	3e ea       	ldi	r19, 0xAE	; 174
     8ee:	53 2e       	mov	r5, r19
     8f0:	39 e2       	ldi	r19, 0x29	; 41
     8f2:	63 2e       	mov	r6, r19
     8f4:	32 e4       	ldi	r19, 0x42	; 66
     8f6:	73 2e       	mov	r7, r19
static inline uint16_t __attribute__((always_inline)) timeTask_getUptime(void) {
    extern uint16_t timeTask_uptime[2];

    uint16_t uptime;

    asm volatile (
     8f8:	f0 99       	sbic	0x1e, 0	; 30
     8fa:	05 c0       	rjmp	.+10     	; 0x906 <L_getUptimeIndex1108>
     8fc:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <timeTask_uptime>
     900:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <timeTask_uptime+0x1>
     904:	04 c0       	rjmp	.+8      	; 0x90e <L_getUptimeEnd108>

00000906 <L_getUptimeIndex1108>:
     906:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <timeTask_uptime+0x2>
     90a:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <timeTask_uptime+0x3>

0000090e <L_getUptimeEnd108>:
    // do forever
    for (;;) {

        // TODO: do some other stuff

        TIMETASK(LED_TASK, 500) { // execute block approximately every 500ms
     90e:	20 91 5c 06 	lds	r18, 0x065C	; 0x80065c <LED_TASK.2163>
     912:	30 91 5d 06 	lds	r19, 0x065D	; 0x80065d <LED_TASK.2163+0x1>
     916:	ac 01       	movw	r20, r24
     918:	42 1b       	sub	r20, r18
     91a:	53 0b       	sbc	r21, r19
     91c:	9a 01       	movw	r18, r20
     91e:	24 3f       	cpi	r18, 0xF4	; 244
     920:	31 40       	sbci	r19, 0x01	; 1
     922:	40 f0       	brcs	.+16     	; 0x934 <L_getUptimeEnd108+0x26>
     924:	90 93 5d 06 	sts	0x065D, r25	; 0x80065d <LED_TASK.2163+0x1>
     928:	80 93 5c 06 	sts	0x065C, r24	; 0x80065c <LED_TASK.2163>
            LED2_TOGGLE();
     92c:	82 b1       	in	r24, 0x02	; 2
     92e:	90 e4       	ldi	r25, 0x40	; 64
     930:	89 27       	eor	r24, r25
     932:	82 b9       	out	0x02, r24	; 2
     934:	f0 99       	sbic	0x1e, 0	; 30
     936:	05 c0       	rjmp	.+10     	; 0x942 <L_getUptimeIndex1127>
     938:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <timeTask_uptime>
     93c:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <timeTask_uptime+0x1>
     940:	04 c0       	rjmp	.+8      	; 0x94a <L_getUptimeEnd127>

00000942 <L_getUptimeIndex1127>:
     942:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <timeTask_uptime+0x2>
     946:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <timeTask_uptime+0x3>

0000094a <L_getUptimeEnd127>:
        }

        TIMETASK(TELEMETRY_TASK, 300) { // execute block approximately every 300ms
     94a:	20 91 5a 06 	lds	r18, 0x065A	; 0x80065a <TELEMETRY_TASK.2166>
     94e:	30 91 5b 06 	lds	r19, 0x065B	; 0x80065b <TELEMETRY_TASK.2166+0x1>
     952:	ac 01       	movw	r20, r24
     954:	42 1b       	sub	r20, r18
     956:	53 0b       	sbc	r21, r19
     958:	9a 01       	movw	r18, r20
     95a:	2c 32       	cpi	r18, 0x2C	; 44
     95c:	31 40       	sbci	r19, 0x01	; 1
     95e:	30 f1       	brcs	.+76     	; 0x9ac <L_getUptimeEnd127+0x62>
     960:	90 93 5b 06 	sts	0x065B, r25	; 0x80065b <TELEMETRY_TASK.2166+0x1>
     964:	80 93 5a 06 	sts	0x065A, r24	; 0x80065a <TELEMETRY_TASK.2166>
            // send telemetry data to HWPCS
            Telemetry_t telemetry;
            telemetry.bumpers.value = 0; // initialize with zero
            telemetry.bumpers.bitset.bit1 = 1;
     968:	82 e0       	ldi	r24, 0x02	; 2
     96a:	89 83       	std	Y+1, r24	; 0x01
            telemetry.contacts = 0;
     96c:	1a 82       	std	Y+2, r1	; 0x02
            telemetry.encoder1 = 200;
     96e:	9c 82       	std	Y+4, r9	; 0x04
     970:	8b 82       	std	Y+3, r8	; 0x03
            telemetry.encoder2 = -324;
     972:	be 82       	std	Y+6, r11	; 0x06
     974:	ad 82       	std	Y+5, r10	; 0x05
            telemetry.infrared1 = 217;
     976:	38 86       	std	Y+8, r3	; 0x08
     978:	2f 82       	std	Y+7, r2	; 0x07
            telemetry.infrared2 = 117;
     97a:	45 e7       	ldi	r20, 0x75	; 117
     97c:	50 e0       	ldi	r21, 0x00	; 0
     97e:	5a 87       	std	Y+10, r21	; 0x0a
     980:	49 87       	std	Y+9, r20	; 0x09
            telemetry.infrared3 = 0;
     982:	1c 86       	std	Y+12, r1	; 0x0c
     984:	1b 86       	std	Y+11, r1	; 0x0b
            telemetry.infrared4 = 0;
     986:	1e 86       	std	Y+14, r1	; 0x0e
     988:	1d 86       	std	Y+13, r1	; 0x0d
            telemetry.infrared5 = 0;
     98a:	18 8a       	std	Y+16, r1	; 0x10
     98c:	1f 86       	std	Y+15, r1	; 0x0f
            telemetry.user1 = 20;
     98e:	84 e1       	ldi	r24, 0x14	; 20
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	9a 8b       	std	Y+18, r25	; 0x12
     994:	89 8b       	std	Y+17, r24	; 0x11
            telemetry.user2 = 42.42f;
     996:	4b 8a       	std	Y+19, r4	; 0x13
     998:	5c 8a       	std	Y+20, r5	; 0x14
     99a:	6d 8a       	std	Y+21, r6	; 0x15
     99c:	7e 8a       	std	Y+22, r7	; 0x16
            communication_writePacket(CH_OUT_TELEMETRY, (uint8_t*)&telemetry, sizeof(telemetry));
     99e:	46 e1       	ldi	r20, 0x16	; 22
     9a0:	50 e0       	ldi	r21, 0x00	; 0
     9a2:	be 01       	movw	r22, r28
     9a4:	6f 5f       	subi	r22, 0xFF	; 255
     9a6:	7f 4f       	sbci	r23, 0xFF	; 255
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	5d dd       	rcall	.-1350   	; 0x466 <communication_writePacket>
     9ac:	f0 99       	sbic	0x1e, 0	; 30
     9ae:	05 c0       	rjmp	.+10     	; 0x9ba <L_getUptimeIndex1163>
     9b0:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <timeTask_uptime>
     9b4:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <timeTask_uptime+0x1>
     9b8:	04 c0       	rjmp	.+8      	; 0x9c2 <L_getUptimeEnd163>

000009ba <L_getUptimeIndex1163>:
     9ba:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <timeTask_uptime+0x2>
     9be:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <timeTask_uptime+0x3>

000009c2 <L_getUptimeEnd163>:
        }

        TIMETASK(POSE_TASK, 150) { // execute block approximately every 150ms
     9c2:	20 91 58 06 	lds	r18, 0x0658	; 0x800658 <POSE_TASK.2170>
     9c6:	30 91 59 06 	lds	r19, 0x0659	; 0x800659 <POSE_TASK.2170+0x1>
     9ca:	ac 01       	movw	r20, r24
     9cc:	42 1b       	sub	r20, r18
     9ce:	53 0b       	sbc	r21, r19
     9d0:	46 39       	cpi	r20, 0x96	; 150
     9d2:	51 05       	cpc	r21, r1
     9d4:	08 f4       	brcc	.+2      	; 0x9d8 <L_getUptimeEnd163+0x16>
     9d6:	53 c0       	rjmp	.+166    	; 0xa7e <L_getUptimeEnd163+0xbc>
     9d8:	90 93 59 06 	sts	0x0659, r25	; 0x800659 <POSE_TASK.2170+0x1>
     9dc:	80 93 58 06 	sts	0x0658, r24	; 0x800658 <POSE_TASK.2170>
            static int t_index = 0; // time index

            // simulate the robot moving on a circular trajectory with a frequency of 0.1Hz
            // angle = omega * t = (2 * PI * 0.1Hz) * (t_index * 0.15s)
            float wt = 2.0f * M_PI * 0.1f * (float)t_index * 0.15f;
     9e0:	00 91 56 06 	lds	r16, 0x0656	; 0x800656 <t_index.2173>
     9e4:	10 91 57 06 	lds	r17, 0x0657	; 0x800657 <t_index.2173+0x1>
     9e8:	b8 01       	movw	r22, r16
     9ea:	01 2e       	mov	r0, r17
     9ec:	00 0c       	add	r0, r0
     9ee:	88 0b       	sbc	r24, r24
     9f0:	99 0b       	sbc	r25, r25
     9f2:	b1 d0       	rcall	.+354    	; 0xb56 <__floatsisf>
     9f4:	2c e7       	ldi	r18, 0x7C	; 124
     9f6:	39 ed       	ldi	r19, 0xD9	; 217
     9f8:	40 e2       	ldi	r20, 0x20	; 32
     9fa:	5f e3       	ldi	r21, 0x3F	; 63
     9fc:	71 d1       	rcall	.+738    	; 0xce0 <__mulsf3>
     9fe:	2a e9       	ldi	r18, 0x9A	; 154
     a00:	39 e9       	ldi	r19, 0x99	; 153
     a02:	49 e1       	ldi	r20, 0x19	; 25
     a04:	5e e3       	ldi	r21, 0x3E	; 62
     a06:	6c d1       	rcall	.+728    	; 0xce0 <__mulsf3>
     a08:	6b 01       	movw	r12, r22
     a0a:	7c 01       	movw	r14, r24
            pose.x = 200.0f * cosf(wt);
     a0c:	9f d0       	rcall	.+318    	; 0xb4c <cos>
     a0e:	20 e0       	ldi	r18, 0x00	; 0
     a10:	30 e0       	ldi	r19, 0x00	; 0
     a12:	48 e4       	ldi	r20, 0x48	; 72
     a14:	53 e4       	ldi	r21, 0x43	; 67
     a16:	64 d1       	rcall	.+712    	; 0xce0 <__mulsf3>
     a18:	60 93 0a 02 	sts	0x020A, r22	; 0x80020a <pose>
     a1c:	70 93 0b 02 	sts	0x020B, r23	; 0x80020b <pose+0x1>
     a20:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <pose+0x2>
     a24:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <pose+0x3>
            pose.y = 200.0f * sinf(wt);
     a28:	c7 01       	movw	r24, r14
     a2a:	b6 01       	movw	r22, r12
     a2c:	bc d1       	rcall	.+888    	; 0xda6 <sin>
     a2e:	20 e0       	ldi	r18, 0x00	; 0
     a30:	30 e0       	ldi	r19, 0x00	; 0
     a32:	48 e4       	ldi	r20, 0x48	; 72
     a34:	53 e4       	ldi	r21, 0x43	; 67
     a36:	54 d1       	rcall	.+680    	; 0xce0 <__mulsf3>
     a38:	60 93 0e 02 	sts	0x020E, r22	; 0x80020e <pose+0x4>
     a3c:	70 93 0f 02 	sts	0x020F, r23	; 0x80020f <pose+0x5>
     a40:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <pose+0x6>
     a44:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <pose+0x7>
            pose.theta = wt + M_PI_2;
     a48:	2b ed       	ldi	r18, 0xDB	; 219
     a4a:	3f e0       	ldi	r19, 0x0F	; 15
     a4c:	49 ec       	ldi	r20, 0xC9	; 201
     a4e:	5f e3       	ldi	r21, 0x3F	; 63
     a50:	c7 01       	movw	r24, r14
     a52:	b6 01       	movw	r22, r12
     a54:	17 d0       	rcall	.+46     	; 0xa84 <__addsf3>
     a56:	60 93 12 02 	sts	0x0212, r22	; 0x800212 <pose+0x8>
     a5a:	70 93 13 02 	sts	0x0213, r23	; 0x800213 <pose+0x9>
     a5e:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <pose+0xa>
     a62:	90 93 15 02 	sts	0x0215, r25	; 0x800215 <pose+0xb>
            ++t_index;
     a66:	0f 5f       	subi	r16, 0xFF	; 255
     a68:	1f 4f       	sbci	r17, 0xFF	; 255
     a6a:	10 93 57 06 	sts	0x0657, r17	; 0x800657 <t_index.2173+0x1>
     a6e:	00 93 56 06 	sts	0x0656, r16	; 0x800656 <t_index.2173>

            // send pose update to HWPCS
            communication_writePacket(CH_OUT_POSE, (uint8_t*)&pose, sizeof(pose));
     a72:	4c e0       	ldi	r20, 0x0C	; 12
     a74:	50 e0       	ldi	r21, 0x00	; 0
     a76:	6a e0       	ldi	r22, 0x0A	; 10
     a78:	72 e0       	ldi	r23, 0x02	; 2
     a7a:	82 e0       	ldi	r24, 0x02	; 2
     a7c:	f4 dc       	rcall	.-1560   	; 0x466 <communication_writePacket>
        }

        // poll receive buffer (read and parse all available packets from UART buffer)
        // and execute registered callback functions
        communication_readPackets();
     a7e:	c5 dd       	rcall	.-1142   	; 0x60a <communication_readPackets>
    }
     a80:	3b cf       	rjmp	.-394    	; 0x8f8 <main+0x78>

00000a82 <__subsf3>:
     a82:	50 58       	subi	r21, 0x80	; 128

00000a84 <__addsf3>:
     a84:	bb 27       	eor	r27, r27
     a86:	aa 27       	eor	r26, r26
     a88:	0e d0       	rcall	.+28     	; 0xaa6 <__addsf3x>
     a8a:	df c0       	rjmp	.+446    	; 0xc4a <__fp_round>
     a8c:	a8 d0       	rcall	.+336    	; 0xbde <__fp_pscA>
     a8e:	30 f0       	brcs	.+12     	; 0xa9c <__addsf3+0x18>
     a90:	ad d0       	rcall	.+346    	; 0xbec <__fp_pscB>
     a92:	20 f0       	brcs	.+8      	; 0xa9c <__addsf3+0x18>
     a94:	31 f4       	brne	.+12     	; 0xaa2 <__addsf3+0x1e>
     a96:	9f 3f       	cpi	r25, 0xFF	; 255
     a98:	11 f4       	brne	.+4      	; 0xa9e <__addsf3+0x1a>
     a9a:	1e f4       	brtc	.+6      	; 0xaa2 <__addsf3+0x1e>
     a9c:	9d c0       	rjmp	.+314    	; 0xbd8 <__fp_nan>
     a9e:	0e f4       	brtc	.+2      	; 0xaa2 <__addsf3+0x1e>
     aa0:	e0 95       	com	r30
     aa2:	e7 fb       	bst	r30, 7
     aa4:	93 c0       	rjmp	.+294    	; 0xbcc <__fp_inf>

00000aa6 <__addsf3x>:
     aa6:	e9 2f       	mov	r30, r25
     aa8:	f2 d0       	rcall	.+484    	; 0xc8e <__fp_split3>
     aaa:	80 f3       	brcs	.-32     	; 0xa8c <__addsf3+0x8>
     aac:	ba 17       	cp	r27, r26
     aae:	62 07       	cpc	r22, r18
     ab0:	73 07       	cpc	r23, r19
     ab2:	84 07       	cpc	r24, r20
     ab4:	95 07       	cpc	r25, r21
     ab6:	18 f0       	brcs	.+6      	; 0xabe <__addsf3x+0x18>
     ab8:	71 f4       	brne	.+28     	; 0xad6 <__addsf3x+0x30>
     aba:	9e f5       	brtc	.+102    	; 0xb22 <__addsf3x+0x7c>
     abc:	0a c1       	rjmp	.+532    	; 0xcd2 <__fp_zero>
     abe:	0e f4       	brtc	.+2      	; 0xac2 <__addsf3x+0x1c>
     ac0:	e0 95       	com	r30
     ac2:	0b 2e       	mov	r0, r27
     ac4:	ba 2f       	mov	r27, r26
     ac6:	a0 2d       	mov	r26, r0
     ac8:	0b 01       	movw	r0, r22
     aca:	b9 01       	movw	r22, r18
     acc:	90 01       	movw	r18, r0
     ace:	0c 01       	movw	r0, r24
     ad0:	ca 01       	movw	r24, r20
     ad2:	a0 01       	movw	r20, r0
     ad4:	11 24       	eor	r1, r1
     ad6:	ff 27       	eor	r31, r31
     ad8:	59 1b       	sub	r21, r25
     ada:	99 f0       	breq	.+38     	; 0xb02 <__addsf3x+0x5c>
     adc:	59 3f       	cpi	r21, 0xF9	; 249
     ade:	50 f4       	brcc	.+20     	; 0xaf4 <__addsf3x+0x4e>
     ae0:	50 3e       	cpi	r21, 0xE0	; 224
     ae2:	68 f1       	brcs	.+90     	; 0xb3e <__addsf3x+0x98>
     ae4:	1a 16       	cp	r1, r26
     ae6:	f0 40       	sbci	r31, 0x00	; 0
     ae8:	a2 2f       	mov	r26, r18
     aea:	23 2f       	mov	r18, r19
     aec:	34 2f       	mov	r19, r20
     aee:	44 27       	eor	r20, r20
     af0:	58 5f       	subi	r21, 0xF8	; 248
     af2:	f3 cf       	rjmp	.-26     	; 0xada <__addsf3x+0x34>
     af4:	46 95       	lsr	r20
     af6:	37 95       	ror	r19
     af8:	27 95       	ror	r18
     afa:	a7 95       	ror	r26
     afc:	f0 40       	sbci	r31, 0x00	; 0
     afe:	53 95       	inc	r21
     b00:	c9 f7       	brne	.-14     	; 0xaf4 <__addsf3x+0x4e>
     b02:	7e f4       	brtc	.+30     	; 0xb22 <__addsf3x+0x7c>
     b04:	1f 16       	cp	r1, r31
     b06:	ba 0b       	sbc	r27, r26
     b08:	62 0b       	sbc	r22, r18
     b0a:	73 0b       	sbc	r23, r19
     b0c:	84 0b       	sbc	r24, r20
     b0e:	ba f0       	brmi	.+46     	; 0xb3e <__addsf3x+0x98>
     b10:	91 50       	subi	r25, 0x01	; 1
     b12:	a1 f0       	breq	.+40     	; 0xb3c <__addsf3x+0x96>
     b14:	ff 0f       	add	r31, r31
     b16:	bb 1f       	adc	r27, r27
     b18:	66 1f       	adc	r22, r22
     b1a:	77 1f       	adc	r23, r23
     b1c:	88 1f       	adc	r24, r24
     b1e:	c2 f7       	brpl	.-16     	; 0xb10 <__addsf3x+0x6a>
     b20:	0e c0       	rjmp	.+28     	; 0xb3e <__addsf3x+0x98>
     b22:	ba 0f       	add	r27, r26
     b24:	62 1f       	adc	r22, r18
     b26:	73 1f       	adc	r23, r19
     b28:	84 1f       	adc	r24, r20
     b2a:	48 f4       	brcc	.+18     	; 0xb3e <__addsf3x+0x98>
     b2c:	87 95       	ror	r24
     b2e:	77 95       	ror	r23
     b30:	67 95       	ror	r22
     b32:	b7 95       	ror	r27
     b34:	f7 95       	ror	r31
     b36:	9e 3f       	cpi	r25, 0xFE	; 254
     b38:	08 f0       	brcs	.+2      	; 0xb3c <__addsf3x+0x96>
     b3a:	b3 cf       	rjmp	.-154    	; 0xaa2 <__addsf3+0x1e>
     b3c:	93 95       	inc	r25
     b3e:	88 0f       	add	r24, r24
     b40:	08 f0       	brcs	.+2      	; 0xb44 <__addsf3x+0x9e>
     b42:	99 27       	eor	r25, r25
     b44:	ee 0f       	add	r30, r30
     b46:	97 95       	ror	r25
     b48:	87 95       	ror	r24
     b4a:	08 95       	ret

00000b4c <cos>:
     b4c:	57 d0       	rcall	.+174    	; 0xbfc <__fp_rempio2>
     b4e:	e3 95       	inc	r30
     b50:	8d c0       	rjmp	.+282    	; 0xc6c <__fp_sinus>

00000b52 <__floatunsisf>:
     b52:	e8 94       	clt
     b54:	09 c0       	rjmp	.+18     	; 0xb68 <__floatsisf+0x12>

00000b56 <__floatsisf>:
     b56:	97 fb       	bst	r25, 7
     b58:	3e f4       	brtc	.+14     	; 0xb68 <__floatsisf+0x12>
     b5a:	90 95       	com	r25
     b5c:	80 95       	com	r24
     b5e:	70 95       	com	r23
     b60:	61 95       	neg	r22
     b62:	7f 4f       	sbci	r23, 0xFF	; 255
     b64:	8f 4f       	sbci	r24, 0xFF	; 255
     b66:	9f 4f       	sbci	r25, 0xFF	; 255
     b68:	99 23       	and	r25, r25
     b6a:	a9 f0       	breq	.+42     	; 0xb96 <__floatsisf+0x40>
     b6c:	f9 2f       	mov	r31, r25
     b6e:	96 e9       	ldi	r25, 0x96	; 150
     b70:	bb 27       	eor	r27, r27
     b72:	93 95       	inc	r25
     b74:	f6 95       	lsr	r31
     b76:	87 95       	ror	r24
     b78:	77 95       	ror	r23
     b7a:	67 95       	ror	r22
     b7c:	b7 95       	ror	r27
     b7e:	f1 11       	cpse	r31, r1
     b80:	f8 cf       	rjmp	.-16     	; 0xb72 <__floatsisf+0x1c>
     b82:	fa f4       	brpl	.+62     	; 0xbc2 <__floatsisf+0x6c>
     b84:	bb 0f       	add	r27, r27
     b86:	11 f4       	brne	.+4      	; 0xb8c <__floatsisf+0x36>
     b88:	60 ff       	sbrs	r22, 0
     b8a:	1b c0       	rjmp	.+54     	; 0xbc2 <__floatsisf+0x6c>
     b8c:	6f 5f       	subi	r22, 0xFF	; 255
     b8e:	7f 4f       	sbci	r23, 0xFF	; 255
     b90:	8f 4f       	sbci	r24, 0xFF	; 255
     b92:	9f 4f       	sbci	r25, 0xFF	; 255
     b94:	16 c0       	rjmp	.+44     	; 0xbc2 <__floatsisf+0x6c>
     b96:	88 23       	and	r24, r24
     b98:	11 f0       	breq	.+4      	; 0xb9e <__floatsisf+0x48>
     b9a:	96 e9       	ldi	r25, 0x96	; 150
     b9c:	11 c0       	rjmp	.+34     	; 0xbc0 <__floatsisf+0x6a>
     b9e:	77 23       	and	r23, r23
     ba0:	21 f0       	breq	.+8      	; 0xbaa <__floatsisf+0x54>
     ba2:	9e e8       	ldi	r25, 0x8E	; 142
     ba4:	87 2f       	mov	r24, r23
     ba6:	76 2f       	mov	r23, r22
     ba8:	05 c0       	rjmp	.+10     	; 0xbb4 <__floatsisf+0x5e>
     baa:	66 23       	and	r22, r22
     bac:	71 f0       	breq	.+28     	; 0xbca <__floatsisf+0x74>
     bae:	96 e8       	ldi	r25, 0x86	; 134
     bb0:	86 2f       	mov	r24, r22
     bb2:	70 e0       	ldi	r23, 0x00	; 0
     bb4:	60 e0       	ldi	r22, 0x00	; 0
     bb6:	2a f0       	brmi	.+10     	; 0xbc2 <__floatsisf+0x6c>
     bb8:	9a 95       	dec	r25
     bba:	66 0f       	add	r22, r22
     bbc:	77 1f       	adc	r23, r23
     bbe:	88 1f       	adc	r24, r24
     bc0:	da f7       	brpl	.-10     	; 0xbb8 <__floatsisf+0x62>
     bc2:	88 0f       	add	r24, r24
     bc4:	96 95       	lsr	r25
     bc6:	87 95       	ror	r24
     bc8:	97 f9       	bld	r25, 7
     bca:	08 95       	ret

00000bcc <__fp_inf>:
     bcc:	97 f9       	bld	r25, 7
     bce:	9f 67       	ori	r25, 0x7F	; 127
     bd0:	80 e8       	ldi	r24, 0x80	; 128
     bd2:	70 e0       	ldi	r23, 0x00	; 0
     bd4:	60 e0       	ldi	r22, 0x00	; 0
     bd6:	08 95       	ret

00000bd8 <__fp_nan>:
     bd8:	9f ef       	ldi	r25, 0xFF	; 255
     bda:	80 ec       	ldi	r24, 0xC0	; 192
     bdc:	08 95       	ret

00000bde <__fp_pscA>:
     bde:	00 24       	eor	r0, r0
     be0:	0a 94       	dec	r0
     be2:	16 16       	cp	r1, r22
     be4:	17 06       	cpc	r1, r23
     be6:	18 06       	cpc	r1, r24
     be8:	09 06       	cpc	r0, r25
     bea:	08 95       	ret

00000bec <__fp_pscB>:
     bec:	00 24       	eor	r0, r0
     bee:	0a 94       	dec	r0
     bf0:	12 16       	cp	r1, r18
     bf2:	13 06       	cpc	r1, r19
     bf4:	14 06       	cpc	r1, r20
     bf6:	05 06       	cpc	r0, r21
     bf8:	08 95       	ret
     bfa:	ee cf       	rjmp	.-36     	; 0xbd8 <__fp_nan>

00000bfc <__fp_rempio2>:
     bfc:	50 d0       	rcall	.+160    	; 0xc9e <__fp_splitA>
     bfe:	e8 f3       	brcs	.-6      	; 0xbfa <__fp_pscB+0xe>
     c00:	e8 94       	clt
     c02:	e0 e0       	ldi	r30, 0x00	; 0
     c04:	bb 27       	eor	r27, r27
     c06:	9f 57       	subi	r25, 0x7F	; 127
     c08:	f0 f0       	brcs	.+60     	; 0xc46 <__fp_rempio2+0x4a>
     c0a:	2a ed       	ldi	r18, 0xDA	; 218
     c0c:	3f e0       	ldi	r19, 0x0F	; 15
     c0e:	49 ec       	ldi	r20, 0xC9	; 201
     c10:	06 c0       	rjmp	.+12     	; 0xc1e <__fp_rempio2+0x22>
     c12:	ee 0f       	add	r30, r30
     c14:	bb 0f       	add	r27, r27
     c16:	66 1f       	adc	r22, r22
     c18:	77 1f       	adc	r23, r23
     c1a:	88 1f       	adc	r24, r24
     c1c:	28 f0       	brcs	.+10     	; 0xc28 <__fp_rempio2+0x2c>
     c1e:	b2 3a       	cpi	r27, 0xA2	; 162
     c20:	62 07       	cpc	r22, r18
     c22:	73 07       	cpc	r23, r19
     c24:	84 07       	cpc	r24, r20
     c26:	28 f0       	brcs	.+10     	; 0xc32 <__fp_rempio2+0x36>
     c28:	b2 5a       	subi	r27, 0xA2	; 162
     c2a:	62 0b       	sbc	r22, r18
     c2c:	73 0b       	sbc	r23, r19
     c2e:	84 0b       	sbc	r24, r20
     c30:	e3 95       	inc	r30
     c32:	9a 95       	dec	r25
     c34:	72 f7       	brpl	.-36     	; 0xc12 <__fp_rempio2+0x16>
     c36:	80 38       	cpi	r24, 0x80	; 128
     c38:	30 f4       	brcc	.+12     	; 0xc46 <__fp_rempio2+0x4a>
     c3a:	9a 95       	dec	r25
     c3c:	bb 0f       	add	r27, r27
     c3e:	66 1f       	adc	r22, r22
     c40:	77 1f       	adc	r23, r23
     c42:	88 1f       	adc	r24, r24
     c44:	d2 f7       	brpl	.-12     	; 0xc3a <__fp_rempio2+0x3e>
     c46:	90 48       	sbci	r25, 0x80	; 128
     c48:	b6 c0       	rjmp	.+364    	; 0xdb6 <__fp_mpack_finite>

00000c4a <__fp_round>:
     c4a:	09 2e       	mov	r0, r25
     c4c:	03 94       	inc	r0
     c4e:	00 0c       	add	r0, r0
     c50:	11 f4       	brne	.+4      	; 0xc56 <__fp_round+0xc>
     c52:	88 23       	and	r24, r24
     c54:	52 f0       	brmi	.+20     	; 0xc6a <__fp_round+0x20>
     c56:	bb 0f       	add	r27, r27
     c58:	40 f4       	brcc	.+16     	; 0xc6a <__fp_round+0x20>
     c5a:	bf 2b       	or	r27, r31
     c5c:	11 f4       	brne	.+4      	; 0xc62 <__fp_round+0x18>
     c5e:	60 ff       	sbrs	r22, 0
     c60:	04 c0       	rjmp	.+8      	; 0xc6a <__fp_round+0x20>
     c62:	6f 5f       	subi	r22, 0xFF	; 255
     c64:	7f 4f       	sbci	r23, 0xFF	; 255
     c66:	8f 4f       	sbci	r24, 0xFF	; 255
     c68:	9f 4f       	sbci	r25, 0xFF	; 255
     c6a:	08 95       	ret

00000c6c <__fp_sinus>:
     c6c:	ef 93       	push	r30
     c6e:	e0 ff       	sbrs	r30, 0
     c70:	06 c0       	rjmp	.+12     	; 0xc7e <__fp_sinus+0x12>
     c72:	a2 ea       	ldi	r26, 0xA2	; 162
     c74:	2a ed       	ldi	r18, 0xDA	; 218
     c76:	3f e0       	ldi	r19, 0x0F	; 15
     c78:	49 ec       	ldi	r20, 0xC9	; 201
     c7a:	5f eb       	ldi	r21, 0xBF	; 191
     c7c:	14 df       	rcall	.-472    	; 0xaa6 <__addsf3x>
     c7e:	e5 df       	rcall	.-54     	; 0xc4a <__fp_round>
     c80:	0f 90       	pop	r0
     c82:	03 94       	inc	r0
     c84:	01 fc       	sbrc	r0, 1
     c86:	90 58       	subi	r25, 0x80	; 128
     c88:	e4 ee       	ldi	r30, 0xE4	; 228
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	a0 c0       	rjmp	.+320    	; 0xdce <__fp_powsodd>

00000c8e <__fp_split3>:
     c8e:	57 fd       	sbrc	r21, 7
     c90:	90 58       	subi	r25, 0x80	; 128
     c92:	44 0f       	add	r20, r20
     c94:	55 1f       	adc	r21, r21
     c96:	59 f0       	breq	.+22     	; 0xcae <__fp_splitA+0x10>
     c98:	5f 3f       	cpi	r21, 0xFF	; 255
     c9a:	71 f0       	breq	.+28     	; 0xcb8 <__fp_splitA+0x1a>
     c9c:	47 95       	ror	r20

00000c9e <__fp_splitA>:
     c9e:	88 0f       	add	r24, r24
     ca0:	97 fb       	bst	r25, 7
     ca2:	99 1f       	adc	r25, r25
     ca4:	61 f0       	breq	.+24     	; 0xcbe <__fp_splitA+0x20>
     ca6:	9f 3f       	cpi	r25, 0xFF	; 255
     ca8:	79 f0       	breq	.+30     	; 0xcc8 <__fp_splitA+0x2a>
     caa:	87 95       	ror	r24
     cac:	08 95       	ret
     cae:	12 16       	cp	r1, r18
     cb0:	13 06       	cpc	r1, r19
     cb2:	14 06       	cpc	r1, r20
     cb4:	55 1f       	adc	r21, r21
     cb6:	f2 cf       	rjmp	.-28     	; 0xc9c <__fp_split3+0xe>
     cb8:	46 95       	lsr	r20
     cba:	f1 df       	rcall	.-30     	; 0xc9e <__fp_splitA>
     cbc:	08 c0       	rjmp	.+16     	; 0xcce <__fp_splitA+0x30>
     cbe:	16 16       	cp	r1, r22
     cc0:	17 06       	cpc	r1, r23
     cc2:	18 06       	cpc	r1, r24
     cc4:	99 1f       	adc	r25, r25
     cc6:	f1 cf       	rjmp	.-30     	; 0xcaa <__fp_splitA+0xc>
     cc8:	86 95       	lsr	r24
     cca:	71 05       	cpc	r23, r1
     ccc:	61 05       	cpc	r22, r1
     cce:	08 94       	sec
     cd0:	08 95       	ret

00000cd2 <__fp_zero>:
     cd2:	e8 94       	clt

00000cd4 <__fp_szero>:
     cd4:	bb 27       	eor	r27, r27
     cd6:	66 27       	eor	r22, r22
     cd8:	77 27       	eor	r23, r23
     cda:	cb 01       	movw	r24, r22
     cdc:	97 f9       	bld	r25, 7
     cde:	08 95       	ret

00000ce0 <__mulsf3>:
     ce0:	0b d0       	rcall	.+22     	; 0xcf8 <__mulsf3x>
     ce2:	b3 cf       	rjmp	.-154    	; 0xc4a <__fp_round>
     ce4:	7c df       	rcall	.-264    	; 0xbde <__fp_pscA>
     ce6:	28 f0       	brcs	.+10     	; 0xcf2 <__mulsf3+0x12>
     ce8:	81 df       	rcall	.-254    	; 0xbec <__fp_pscB>
     cea:	18 f0       	brcs	.+6      	; 0xcf2 <__mulsf3+0x12>
     cec:	95 23       	and	r25, r21
     cee:	09 f0       	breq	.+2      	; 0xcf2 <__mulsf3+0x12>
     cf0:	6d cf       	rjmp	.-294    	; 0xbcc <__fp_inf>
     cf2:	72 cf       	rjmp	.-284    	; 0xbd8 <__fp_nan>
     cf4:	11 24       	eor	r1, r1
     cf6:	ee cf       	rjmp	.-36     	; 0xcd4 <__fp_szero>

00000cf8 <__mulsf3x>:
     cf8:	ca df       	rcall	.-108    	; 0xc8e <__fp_split3>
     cfa:	a0 f3       	brcs	.-24     	; 0xce4 <__mulsf3+0x4>

00000cfc <__mulsf3_pse>:
     cfc:	95 9f       	mul	r25, r21
     cfe:	d1 f3       	breq	.-12     	; 0xcf4 <__mulsf3+0x14>
     d00:	95 0f       	add	r25, r21
     d02:	50 e0       	ldi	r21, 0x00	; 0
     d04:	55 1f       	adc	r21, r21
     d06:	62 9f       	mul	r22, r18
     d08:	f0 01       	movw	r30, r0
     d0a:	72 9f       	mul	r23, r18
     d0c:	bb 27       	eor	r27, r27
     d0e:	f0 0d       	add	r31, r0
     d10:	b1 1d       	adc	r27, r1
     d12:	63 9f       	mul	r22, r19
     d14:	aa 27       	eor	r26, r26
     d16:	f0 0d       	add	r31, r0
     d18:	b1 1d       	adc	r27, r1
     d1a:	aa 1f       	adc	r26, r26
     d1c:	64 9f       	mul	r22, r20
     d1e:	66 27       	eor	r22, r22
     d20:	b0 0d       	add	r27, r0
     d22:	a1 1d       	adc	r26, r1
     d24:	66 1f       	adc	r22, r22
     d26:	82 9f       	mul	r24, r18
     d28:	22 27       	eor	r18, r18
     d2a:	b0 0d       	add	r27, r0
     d2c:	a1 1d       	adc	r26, r1
     d2e:	62 1f       	adc	r22, r18
     d30:	73 9f       	mul	r23, r19
     d32:	b0 0d       	add	r27, r0
     d34:	a1 1d       	adc	r26, r1
     d36:	62 1f       	adc	r22, r18
     d38:	83 9f       	mul	r24, r19
     d3a:	a0 0d       	add	r26, r0
     d3c:	61 1d       	adc	r22, r1
     d3e:	22 1f       	adc	r18, r18
     d40:	74 9f       	mul	r23, r20
     d42:	33 27       	eor	r19, r19
     d44:	a0 0d       	add	r26, r0
     d46:	61 1d       	adc	r22, r1
     d48:	23 1f       	adc	r18, r19
     d4a:	84 9f       	mul	r24, r20
     d4c:	60 0d       	add	r22, r0
     d4e:	21 1d       	adc	r18, r1
     d50:	82 2f       	mov	r24, r18
     d52:	76 2f       	mov	r23, r22
     d54:	6a 2f       	mov	r22, r26
     d56:	11 24       	eor	r1, r1
     d58:	9f 57       	subi	r25, 0x7F	; 127
     d5a:	50 40       	sbci	r21, 0x00	; 0
     d5c:	8a f0       	brmi	.+34     	; 0xd80 <__mulsf3_pse+0x84>
     d5e:	e1 f0       	breq	.+56     	; 0xd98 <__mulsf3_pse+0x9c>
     d60:	88 23       	and	r24, r24
     d62:	4a f0       	brmi	.+18     	; 0xd76 <__mulsf3_pse+0x7a>
     d64:	ee 0f       	add	r30, r30
     d66:	ff 1f       	adc	r31, r31
     d68:	bb 1f       	adc	r27, r27
     d6a:	66 1f       	adc	r22, r22
     d6c:	77 1f       	adc	r23, r23
     d6e:	88 1f       	adc	r24, r24
     d70:	91 50       	subi	r25, 0x01	; 1
     d72:	50 40       	sbci	r21, 0x00	; 0
     d74:	a9 f7       	brne	.-22     	; 0xd60 <__mulsf3_pse+0x64>
     d76:	9e 3f       	cpi	r25, 0xFE	; 254
     d78:	51 05       	cpc	r21, r1
     d7a:	70 f0       	brcs	.+28     	; 0xd98 <__mulsf3_pse+0x9c>
     d7c:	27 cf       	rjmp	.-434    	; 0xbcc <__fp_inf>
     d7e:	aa cf       	rjmp	.-172    	; 0xcd4 <__fp_szero>
     d80:	5f 3f       	cpi	r21, 0xFF	; 255
     d82:	ec f3       	brlt	.-6      	; 0xd7e <__mulsf3_pse+0x82>
     d84:	98 3e       	cpi	r25, 0xE8	; 232
     d86:	dc f3       	brlt	.-10     	; 0xd7e <__mulsf3_pse+0x82>
     d88:	86 95       	lsr	r24
     d8a:	77 95       	ror	r23
     d8c:	67 95       	ror	r22
     d8e:	b7 95       	ror	r27
     d90:	f7 95       	ror	r31
     d92:	e7 95       	ror	r30
     d94:	9f 5f       	subi	r25, 0xFF	; 255
     d96:	c1 f7       	brne	.-16     	; 0xd88 <__mulsf3_pse+0x8c>
     d98:	fe 2b       	or	r31, r30
     d9a:	88 0f       	add	r24, r24
     d9c:	91 1d       	adc	r25, r1
     d9e:	96 95       	lsr	r25
     da0:	87 95       	ror	r24
     da2:	97 f9       	bld	r25, 7
     da4:	08 95       	ret

00000da6 <sin>:
     da6:	9f 93       	push	r25
     da8:	29 df       	rcall	.-430    	; 0xbfc <__fp_rempio2>
     daa:	0f 90       	pop	r0
     dac:	07 fc       	sbrc	r0, 7
     dae:	ee 5f       	subi	r30, 0xFE	; 254
     db0:	5d cf       	rjmp	.-326    	; 0xc6c <__fp_sinus>

00000db2 <__fp_mpack>:
     db2:	9f 3f       	cpi	r25, 0xFF	; 255
     db4:	31 f0       	breq	.+12     	; 0xdc2 <__fp_mpack_finite+0xc>

00000db6 <__fp_mpack_finite>:
     db6:	91 50       	subi	r25, 0x01	; 1
     db8:	20 f4       	brcc	.+8      	; 0xdc2 <__fp_mpack_finite+0xc>
     dba:	87 95       	ror	r24
     dbc:	77 95       	ror	r23
     dbe:	67 95       	ror	r22
     dc0:	b7 95       	ror	r27
     dc2:	88 0f       	add	r24, r24
     dc4:	91 1d       	adc	r25, r1
     dc6:	96 95       	lsr	r25
     dc8:	87 95       	ror	r24
     dca:	97 f9       	bld	r25, 7
     dcc:	08 95       	ret

00000dce <__fp_powsodd>:
     dce:	9f 93       	push	r25
     dd0:	8f 93       	push	r24
     dd2:	7f 93       	push	r23
     dd4:	6f 93       	push	r22
     dd6:	ff 93       	push	r31
     dd8:	ef 93       	push	r30
     dda:	9b 01       	movw	r18, r22
     ddc:	ac 01       	movw	r20, r24
     dde:	80 df       	rcall	.-256    	; 0xce0 <__mulsf3>
     de0:	ef 91       	pop	r30
     de2:	ff 91       	pop	r31
     de4:	05 d0       	rcall	.+10     	; 0xdf0 <__fp_powser>
     de6:	2f 91       	pop	r18
     de8:	3f 91       	pop	r19
     dea:	4f 91       	pop	r20
     dec:	5f 91       	pop	r21
     dee:	78 cf       	rjmp	.-272    	; 0xce0 <__mulsf3>

00000df0 <__fp_powser>:
     df0:	df 93       	push	r29
     df2:	cf 93       	push	r28
     df4:	1f 93       	push	r17
     df6:	0f 93       	push	r16
     df8:	ff 92       	push	r15
     dfa:	ef 92       	push	r14
     dfc:	df 92       	push	r13
     dfe:	7b 01       	movw	r14, r22
     e00:	8c 01       	movw	r16, r24
     e02:	68 94       	set
     e04:	05 c0       	rjmp	.+10     	; 0xe10 <__fp_powser+0x20>
     e06:	da 2e       	mov	r13, r26
     e08:	ef 01       	movw	r28, r30
     e0a:	76 df       	rcall	.-276    	; 0xcf8 <__mulsf3x>
     e0c:	fe 01       	movw	r30, r28
     e0e:	e8 94       	clt
     e10:	a5 91       	lpm	r26, Z+
     e12:	25 91       	lpm	r18, Z+
     e14:	35 91       	lpm	r19, Z+
     e16:	45 91       	lpm	r20, Z+
     e18:	55 91       	lpm	r21, Z+
     e1a:	ae f3       	brts	.-22     	; 0xe06 <__fp_powser+0x16>
     e1c:	ef 01       	movw	r28, r30
     e1e:	43 de       	rcall	.-890    	; 0xaa6 <__addsf3x>
     e20:	fe 01       	movw	r30, r28
     e22:	97 01       	movw	r18, r14
     e24:	a8 01       	movw	r20, r16
     e26:	da 94       	dec	r13
     e28:	79 f7       	brne	.-34     	; 0xe08 <__fp_powser+0x18>
     e2a:	df 90       	pop	r13
     e2c:	ef 90       	pop	r14
     e2e:	ff 90       	pop	r15
     e30:	0f 91       	pop	r16
     e32:	1f 91       	pop	r17
     e34:	cf 91       	pop	r28
     e36:	df 91       	pop	r29
     e38:	08 95       	ret

00000e3a <malloc>:
     e3a:	0f 93       	push	r16
     e3c:	1f 93       	push	r17
     e3e:	cf 93       	push	r28
     e40:	df 93       	push	r29
     e42:	82 30       	cpi	r24, 0x02	; 2
     e44:	91 05       	cpc	r25, r1
     e46:	10 f4       	brcc	.+4      	; 0xe4c <malloc+0x12>
     e48:	82 e0       	ldi	r24, 0x02	; 2
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	e0 91 f6 07 	lds	r30, 0x07F6	; 0x8007f6 <__flp>
     e50:	f0 91 f7 07 	lds	r31, 0x07F7	; 0x8007f7 <__flp+0x1>
     e54:	20 e0       	ldi	r18, 0x00	; 0
     e56:	30 e0       	ldi	r19, 0x00	; 0
     e58:	a0 e0       	ldi	r26, 0x00	; 0
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	30 97       	sbiw	r30, 0x00	; 0
     e5e:	19 f1       	breq	.+70     	; 0xea6 <malloc+0x6c>
     e60:	40 81       	ld	r20, Z
     e62:	51 81       	ldd	r21, Z+1	; 0x01
     e64:	02 81       	ldd	r16, Z+2	; 0x02
     e66:	13 81       	ldd	r17, Z+3	; 0x03
     e68:	48 17       	cp	r20, r24
     e6a:	59 07       	cpc	r21, r25
     e6c:	c8 f0       	brcs	.+50     	; 0xea0 <malloc+0x66>
     e6e:	84 17       	cp	r24, r20
     e70:	95 07       	cpc	r25, r21
     e72:	69 f4       	brne	.+26     	; 0xe8e <malloc+0x54>
     e74:	10 97       	sbiw	r26, 0x00	; 0
     e76:	31 f0       	breq	.+12     	; 0xe84 <malloc+0x4a>
     e78:	12 96       	adiw	r26, 0x02	; 2
     e7a:	0c 93       	st	X, r16
     e7c:	12 97       	sbiw	r26, 0x02	; 2
     e7e:	13 96       	adiw	r26, 0x03	; 3
     e80:	1c 93       	st	X, r17
     e82:	27 c0       	rjmp	.+78     	; 0xed2 <malloc+0x98>
     e84:	00 93 f6 07 	sts	0x07F6, r16	; 0x8007f6 <__flp>
     e88:	10 93 f7 07 	sts	0x07F7, r17	; 0x8007f7 <__flp+0x1>
     e8c:	22 c0       	rjmp	.+68     	; 0xed2 <malloc+0x98>
     e8e:	21 15       	cp	r18, r1
     e90:	31 05       	cpc	r19, r1
     e92:	19 f0       	breq	.+6      	; 0xe9a <malloc+0x60>
     e94:	42 17       	cp	r20, r18
     e96:	53 07       	cpc	r21, r19
     e98:	18 f4       	brcc	.+6      	; 0xea0 <malloc+0x66>
     e9a:	9a 01       	movw	r18, r20
     e9c:	bd 01       	movw	r22, r26
     e9e:	ef 01       	movw	r28, r30
     ea0:	df 01       	movw	r26, r30
     ea2:	f8 01       	movw	r30, r16
     ea4:	db cf       	rjmp	.-74     	; 0xe5c <malloc+0x22>
     ea6:	21 15       	cp	r18, r1
     ea8:	31 05       	cpc	r19, r1
     eaa:	f9 f0       	breq	.+62     	; 0xeea <malloc+0xb0>
     eac:	28 1b       	sub	r18, r24
     eae:	39 0b       	sbc	r19, r25
     eb0:	24 30       	cpi	r18, 0x04	; 4
     eb2:	31 05       	cpc	r19, r1
     eb4:	80 f4       	brcc	.+32     	; 0xed6 <malloc+0x9c>
     eb6:	8a 81       	ldd	r24, Y+2	; 0x02
     eb8:	9b 81       	ldd	r25, Y+3	; 0x03
     eba:	61 15       	cp	r22, r1
     ebc:	71 05       	cpc	r23, r1
     ebe:	21 f0       	breq	.+8      	; 0xec8 <malloc+0x8e>
     ec0:	fb 01       	movw	r30, r22
     ec2:	93 83       	std	Z+3, r25	; 0x03
     ec4:	82 83       	std	Z+2, r24	; 0x02
     ec6:	04 c0       	rjmp	.+8      	; 0xed0 <malloc+0x96>
     ec8:	90 93 f7 07 	sts	0x07F7, r25	; 0x8007f7 <__flp+0x1>
     ecc:	80 93 f6 07 	sts	0x07F6, r24	; 0x8007f6 <__flp>
     ed0:	fe 01       	movw	r30, r28
     ed2:	32 96       	adiw	r30, 0x02	; 2
     ed4:	44 c0       	rjmp	.+136    	; 0xf5e <malloc+0x124>
     ed6:	fe 01       	movw	r30, r28
     ed8:	e2 0f       	add	r30, r18
     eda:	f3 1f       	adc	r31, r19
     edc:	81 93       	st	Z+, r24
     ede:	91 93       	st	Z+, r25
     ee0:	22 50       	subi	r18, 0x02	; 2
     ee2:	31 09       	sbc	r19, r1
     ee4:	39 83       	std	Y+1, r19	; 0x01
     ee6:	28 83       	st	Y, r18
     ee8:	3a c0       	rjmp	.+116    	; 0xf5e <malloc+0x124>
     eea:	20 91 f4 07 	lds	r18, 0x07F4	; 0x8007f4 <__brkval>
     eee:	30 91 f5 07 	lds	r19, 0x07F5	; 0x8007f5 <__brkval+0x1>
     ef2:	23 2b       	or	r18, r19
     ef4:	41 f4       	brne	.+16     	; 0xf06 <malloc+0xcc>
     ef6:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
     efa:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
     efe:	30 93 f5 07 	sts	0x07F5, r19	; 0x8007f5 <__brkval+0x1>
     f02:	20 93 f4 07 	sts	0x07F4, r18	; 0x8007f4 <__brkval>
     f06:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
     f0a:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
     f0e:	21 15       	cp	r18, r1
     f10:	31 05       	cpc	r19, r1
     f12:	41 f4       	brne	.+16     	; 0xf24 <malloc+0xea>
     f14:	2d b7       	in	r18, 0x3d	; 61
     f16:	3e b7       	in	r19, 0x3e	; 62
     f18:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
     f1c:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
     f20:	24 1b       	sub	r18, r20
     f22:	35 0b       	sbc	r19, r21
     f24:	e0 91 f4 07 	lds	r30, 0x07F4	; 0x8007f4 <__brkval>
     f28:	f0 91 f5 07 	lds	r31, 0x07F5	; 0x8007f5 <__brkval+0x1>
     f2c:	e2 17       	cp	r30, r18
     f2e:	f3 07       	cpc	r31, r19
     f30:	a0 f4       	brcc	.+40     	; 0xf5a <malloc+0x120>
     f32:	2e 1b       	sub	r18, r30
     f34:	3f 0b       	sbc	r19, r31
     f36:	28 17       	cp	r18, r24
     f38:	39 07       	cpc	r19, r25
     f3a:	78 f0       	brcs	.+30     	; 0xf5a <malloc+0x120>
     f3c:	ac 01       	movw	r20, r24
     f3e:	4e 5f       	subi	r20, 0xFE	; 254
     f40:	5f 4f       	sbci	r21, 0xFF	; 255
     f42:	24 17       	cp	r18, r20
     f44:	35 07       	cpc	r19, r21
     f46:	48 f0       	brcs	.+18     	; 0xf5a <malloc+0x120>
     f48:	4e 0f       	add	r20, r30
     f4a:	5f 1f       	adc	r21, r31
     f4c:	50 93 f5 07 	sts	0x07F5, r21	; 0x8007f5 <__brkval+0x1>
     f50:	40 93 f4 07 	sts	0x07F4, r20	; 0x8007f4 <__brkval>
     f54:	81 93       	st	Z+, r24
     f56:	91 93       	st	Z+, r25
     f58:	02 c0       	rjmp	.+4      	; 0xf5e <malloc+0x124>
     f5a:	e0 e0       	ldi	r30, 0x00	; 0
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	cf 01       	movw	r24, r30
     f60:	df 91       	pop	r29
     f62:	cf 91       	pop	r28
     f64:	1f 91       	pop	r17
     f66:	0f 91       	pop	r16
     f68:	08 95       	ret

00000f6a <free>:
     f6a:	cf 93       	push	r28
     f6c:	df 93       	push	r29
     f6e:	00 97       	sbiw	r24, 0x00	; 0
     f70:	09 f4       	brne	.+2      	; 0xf74 <free+0xa>
     f72:	81 c0       	rjmp	.+258    	; 0x1076 <__EEPROM_REGION_LENGTH__+0x76>
     f74:	fc 01       	movw	r30, r24
     f76:	32 97       	sbiw	r30, 0x02	; 2
     f78:	13 82       	std	Z+3, r1	; 0x03
     f7a:	12 82       	std	Z+2, r1	; 0x02
     f7c:	a0 91 f6 07 	lds	r26, 0x07F6	; 0x8007f6 <__flp>
     f80:	b0 91 f7 07 	lds	r27, 0x07F7	; 0x8007f7 <__flp+0x1>
     f84:	10 97       	sbiw	r26, 0x00	; 0
     f86:	81 f4       	brne	.+32     	; 0xfa8 <free+0x3e>
     f88:	20 81       	ld	r18, Z
     f8a:	31 81       	ldd	r19, Z+1	; 0x01
     f8c:	82 0f       	add	r24, r18
     f8e:	93 1f       	adc	r25, r19
     f90:	20 91 f4 07 	lds	r18, 0x07F4	; 0x8007f4 <__brkval>
     f94:	30 91 f5 07 	lds	r19, 0x07F5	; 0x8007f5 <__brkval+0x1>
     f98:	28 17       	cp	r18, r24
     f9a:	39 07       	cpc	r19, r25
     f9c:	51 f5       	brne	.+84     	; 0xff2 <free+0x88>
     f9e:	f0 93 f5 07 	sts	0x07F5, r31	; 0x8007f5 <__brkval+0x1>
     fa2:	e0 93 f4 07 	sts	0x07F4, r30	; 0x8007f4 <__brkval>
     fa6:	67 c0       	rjmp	.+206    	; 0x1076 <__EEPROM_REGION_LENGTH__+0x76>
     fa8:	ed 01       	movw	r28, r26
     faa:	20 e0       	ldi	r18, 0x00	; 0
     fac:	30 e0       	ldi	r19, 0x00	; 0
     fae:	ce 17       	cp	r28, r30
     fb0:	df 07       	cpc	r29, r31
     fb2:	40 f4       	brcc	.+16     	; 0xfc4 <free+0x5a>
     fb4:	4a 81       	ldd	r20, Y+2	; 0x02
     fb6:	5b 81       	ldd	r21, Y+3	; 0x03
     fb8:	9e 01       	movw	r18, r28
     fba:	41 15       	cp	r20, r1
     fbc:	51 05       	cpc	r21, r1
     fbe:	f1 f0       	breq	.+60     	; 0xffc <free+0x92>
     fc0:	ea 01       	movw	r28, r20
     fc2:	f5 cf       	rjmp	.-22     	; 0xfae <free+0x44>
     fc4:	d3 83       	std	Z+3, r29	; 0x03
     fc6:	c2 83       	std	Z+2, r28	; 0x02
     fc8:	40 81       	ld	r20, Z
     fca:	51 81       	ldd	r21, Z+1	; 0x01
     fcc:	84 0f       	add	r24, r20
     fce:	95 1f       	adc	r25, r21
     fd0:	c8 17       	cp	r28, r24
     fd2:	d9 07       	cpc	r29, r25
     fd4:	59 f4       	brne	.+22     	; 0xfec <free+0x82>
     fd6:	88 81       	ld	r24, Y
     fd8:	99 81       	ldd	r25, Y+1	; 0x01
     fda:	84 0f       	add	r24, r20
     fdc:	95 1f       	adc	r25, r21
     fde:	02 96       	adiw	r24, 0x02	; 2
     fe0:	91 83       	std	Z+1, r25	; 0x01
     fe2:	80 83       	st	Z, r24
     fe4:	8a 81       	ldd	r24, Y+2	; 0x02
     fe6:	9b 81       	ldd	r25, Y+3	; 0x03
     fe8:	93 83       	std	Z+3, r25	; 0x03
     fea:	82 83       	std	Z+2, r24	; 0x02
     fec:	21 15       	cp	r18, r1
     fee:	31 05       	cpc	r19, r1
     ff0:	29 f4       	brne	.+10     	; 0xffc <free+0x92>
     ff2:	f0 93 f7 07 	sts	0x07F7, r31	; 0x8007f7 <__flp+0x1>
     ff6:	e0 93 f6 07 	sts	0x07F6, r30	; 0x8007f6 <__flp>
     ffa:	3d c0       	rjmp	.+122    	; 0x1076 <__EEPROM_REGION_LENGTH__+0x76>
     ffc:	e9 01       	movw	r28, r18
     ffe:	fb 83       	std	Y+3, r31	; 0x03
    1000:	ea 83       	std	Y+2, r30	; 0x02
    1002:	49 91       	ld	r20, Y+
    1004:	59 91       	ld	r21, Y+
    1006:	c4 0f       	add	r28, r20
    1008:	d5 1f       	adc	r29, r21
    100a:	ec 17       	cp	r30, r28
    100c:	fd 07       	cpc	r31, r29
    100e:	61 f4       	brne	.+24     	; 0x1028 <__EEPROM_REGION_LENGTH__+0x28>
    1010:	80 81       	ld	r24, Z
    1012:	91 81       	ldd	r25, Z+1	; 0x01
    1014:	84 0f       	add	r24, r20
    1016:	95 1f       	adc	r25, r21
    1018:	02 96       	adiw	r24, 0x02	; 2
    101a:	e9 01       	movw	r28, r18
    101c:	99 83       	std	Y+1, r25	; 0x01
    101e:	88 83       	st	Y, r24
    1020:	82 81       	ldd	r24, Z+2	; 0x02
    1022:	93 81       	ldd	r25, Z+3	; 0x03
    1024:	9b 83       	std	Y+3, r25	; 0x03
    1026:	8a 83       	std	Y+2, r24	; 0x02
    1028:	e0 e0       	ldi	r30, 0x00	; 0
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	12 96       	adiw	r26, 0x02	; 2
    102e:	8d 91       	ld	r24, X+
    1030:	9c 91       	ld	r25, X
    1032:	13 97       	sbiw	r26, 0x03	; 3
    1034:	00 97       	sbiw	r24, 0x00	; 0
    1036:	19 f0       	breq	.+6      	; 0x103e <__EEPROM_REGION_LENGTH__+0x3e>
    1038:	fd 01       	movw	r30, r26
    103a:	dc 01       	movw	r26, r24
    103c:	f7 cf       	rjmp	.-18     	; 0x102c <__EEPROM_REGION_LENGTH__+0x2c>
    103e:	8d 91       	ld	r24, X+
    1040:	9c 91       	ld	r25, X
    1042:	11 97       	sbiw	r26, 0x01	; 1
    1044:	9d 01       	movw	r18, r26
    1046:	2e 5f       	subi	r18, 0xFE	; 254
    1048:	3f 4f       	sbci	r19, 0xFF	; 255
    104a:	82 0f       	add	r24, r18
    104c:	93 1f       	adc	r25, r19
    104e:	20 91 f4 07 	lds	r18, 0x07F4	; 0x8007f4 <__brkval>
    1052:	30 91 f5 07 	lds	r19, 0x07F5	; 0x8007f5 <__brkval+0x1>
    1056:	28 17       	cp	r18, r24
    1058:	39 07       	cpc	r19, r25
    105a:	69 f4       	brne	.+26     	; 0x1076 <__EEPROM_REGION_LENGTH__+0x76>
    105c:	30 97       	sbiw	r30, 0x00	; 0
    105e:	29 f4       	brne	.+10     	; 0x106a <__EEPROM_REGION_LENGTH__+0x6a>
    1060:	10 92 f7 07 	sts	0x07F7, r1	; 0x8007f7 <__flp+0x1>
    1064:	10 92 f6 07 	sts	0x07F6, r1	; 0x8007f6 <__flp>
    1068:	02 c0       	rjmp	.+4      	; 0x106e <__EEPROM_REGION_LENGTH__+0x6e>
    106a:	13 82       	std	Z+3, r1	; 0x03
    106c:	12 82       	std	Z+2, r1	; 0x02
    106e:	b0 93 f5 07 	sts	0x07F5, r27	; 0x8007f5 <__brkval+0x1>
    1072:	a0 93 f4 07 	sts	0x07F4, r26	; 0x8007f4 <__brkval>
    1076:	df 91       	pop	r29
    1078:	cf 91       	pop	r28
    107a:	08 95       	ret

0000107c <vsnprintf>:
    107c:	0f 93       	push	r16
    107e:	1f 93       	push	r17
    1080:	cf 93       	push	r28
    1082:	df 93       	push	r29
    1084:	cd b7       	in	r28, 0x3d	; 61
    1086:	de b7       	in	r29, 0x3e	; 62
    1088:	2e 97       	sbiw	r28, 0x0e	; 14
    108a:	0f b6       	in	r0, 0x3f	; 63
    108c:	f8 94       	cli
    108e:	de bf       	out	0x3e, r29	; 62
    1090:	0f be       	out	0x3f, r0	; 63
    1092:	cd bf       	out	0x3d, r28	; 61
    1094:	8c 01       	movw	r16, r24
    1096:	fa 01       	movw	r30, r20
    1098:	86 e0       	ldi	r24, 0x06	; 6
    109a:	8c 83       	std	Y+4, r24	; 0x04
    109c:	1a 83       	std	Y+2, r17	; 0x02
    109e:	09 83       	std	Y+1, r16	; 0x01
    10a0:	77 ff       	sbrs	r23, 7
    10a2:	02 c0       	rjmp	.+4      	; 0x10a8 <vsnprintf+0x2c>
    10a4:	60 e0       	ldi	r22, 0x00	; 0
    10a6:	70 e8       	ldi	r23, 0x80	; 128
    10a8:	cb 01       	movw	r24, r22
    10aa:	01 97       	sbiw	r24, 0x01	; 1
    10ac:	9e 83       	std	Y+6, r25	; 0x06
    10ae:	8d 83       	std	Y+5, r24	; 0x05
    10b0:	a9 01       	movw	r20, r18
    10b2:	bf 01       	movw	r22, r30
    10b4:	ce 01       	movw	r24, r28
    10b6:	01 96       	adiw	r24, 0x01	; 1
    10b8:	51 d0       	rcall	.+162    	; 0x115c <vfprintf>
    10ba:	4d 81       	ldd	r20, Y+5	; 0x05
    10bc:	5e 81       	ldd	r21, Y+6	; 0x06
    10be:	57 fd       	sbrc	r21, 7
    10c0:	0a c0       	rjmp	.+20     	; 0x10d6 <vsnprintf+0x5a>
    10c2:	2f 81       	ldd	r18, Y+7	; 0x07
    10c4:	38 85       	ldd	r19, Y+8	; 0x08
    10c6:	42 17       	cp	r20, r18
    10c8:	53 07       	cpc	r21, r19
    10ca:	0c f4       	brge	.+2      	; 0x10ce <vsnprintf+0x52>
    10cc:	9a 01       	movw	r18, r20
    10ce:	f8 01       	movw	r30, r16
    10d0:	e2 0f       	add	r30, r18
    10d2:	f3 1f       	adc	r31, r19
    10d4:	10 82       	st	Z, r1
    10d6:	2e 96       	adiw	r28, 0x0e	; 14
    10d8:	0f b6       	in	r0, 0x3f	; 63
    10da:	f8 94       	cli
    10dc:	de bf       	out	0x3e, r29	; 62
    10de:	0f be       	out	0x3f, r0	; 63
    10e0:	cd bf       	out	0x3d, r28	; 61
    10e2:	df 91       	pop	r29
    10e4:	cf 91       	pop	r28
    10e6:	1f 91       	pop	r17
    10e8:	0f 91       	pop	r16
    10ea:	08 95       	ret

000010ec <vsnprintf_P>:
    10ec:	0f 93       	push	r16
    10ee:	1f 93       	push	r17
    10f0:	cf 93       	push	r28
    10f2:	df 93       	push	r29
    10f4:	cd b7       	in	r28, 0x3d	; 61
    10f6:	de b7       	in	r29, 0x3e	; 62
    10f8:	2e 97       	sbiw	r28, 0x0e	; 14
    10fa:	0f b6       	in	r0, 0x3f	; 63
    10fc:	f8 94       	cli
    10fe:	de bf       	out	0x3e, r29	; 62
    1100:	0f be       	out	0x3f, r0	; 63
    1102:	cd bf       	out	0x3d, r28	; 61
    1104:	8c 01       	movw	r16, r24
    1106:	fa 01       	movw	r30, r20
    1108:	8e e0       	ldi	r24, 0x0E	; 14
    110a:	8c 83       	std	Y+4, r24	; 0x04
    110c:	1a 83       	std	Y+2, r17	; 0x02
    110e:	09 83       	std	Y+1, r16	; 0x01
    1110:	77 ff       	sbrs	r23, 7
    1112:	02 c0       	rjmp	.+4      	; 0x1118 <vsnprintf_P+0x2c>
    1114:	60 e0       	ldi	r22, 0x00	; 0
    1116:	70 e8       	ldi	r23, 0x80	; 128
    1118:	cb 01       	movw	r24, r22
    111a:	01 97       	sbiw	r24, 0x01	; 1
    111c:	9e 83       	std	Y+6, r25	; 0x06
    111e:	8d 83       	std	Y+5, r24	; 0x05
    1120:	a9 01       	movw	r20, r18
    1122:	bf 01       	movw	r22, r30
    1124:	ce 01       	movw	r24, r28
    1126:	01 96       	adiw	r24, 0x01	; 1
    1128:	19 d0       	rcall	.+50     	; 0x115c <vfprintf>
    112a:	4d 81       	ldd	r20, Y+5	; 0x05
    112c:	5e 81       	ldd	r21, Y+6	; 0x06
    112e:	57 fd       	sbrc	r21, 7
    1130:	0a c0       	rjmp	.+20     	; 0x1146 <vsnprintf_P+0x5a>
    1132:	2f 81       	ldd	r18, Y+7	; 0x07
    1134:	38 85       	ldd	r19, Y+8	; 0x08
    1136:	42 17       	cp	r20, r18
    1138:	53 07       	cpc	r21, r19
    113a:	0c f4       	brge	.+2      	; 0x113e <vsnprintf_P+0x52>
    113c:	9a 01       	movw	r18, r20
    113e:	f8 01       	movw	r30, r16
    1140:	e2 0f       	add	r30, r18
    1142:	f3 1f       	adc	r31, r19
    1144:	10 82       	st	Z, r1
    1146:	2e 96       	adiw	r28, 0x0e	; 14
    1148:	0f b6       	in	r0, 0x3f	; 63
    114a:	f8 94       	cli
    114c:	de bf       	out	0x3e, r29	; 62
    114e:	0f be       	out	0x3f, r0	; 63
    1150:	cd bf       	out	0x3d, r28	; 61
    1152:	df 91       	pop	r29
    1154:	cf 91       	pop	r28
    1156:	1f 91       	pop	r17
    1158:	0f 91       	pop	r16
    115a:	08 95       	ret

0000115c <vfprintf>:
    115c:	2f 92       	push	r2
    115e:	3f 92       	push	r3
    1160:	4f 92       	push	r4
    1162:	5f 92       	push	r5
    1164:	6f 92       	push	r6
    1166:	7f 92       	push	r7
    1168:	8f 92       	push	r8
    116a:	9f 92       	push	r9
    116c:	af 92       	push	r10
    116e:	bf 92       	push	r11
    1170:	cf 92       	push	r12
    1172:	df 92       	push	r13
    1174:	ef 92       	push	r14
    1176:	ff 92       	push	r15
    1178:	0f 93       	push	r16
    117a:	1f 93       	push	r17
    117c:	cf 93       	push	r28
    117e:	df 93       	push	r29
    1180:	cd b7       	in	r28, 0x3d	; 61
    1182:	de b7       	in	r29, 0x3e	; 62
    1184:	2b 97       	sbiw	r28, 0x0b	; 11
    1186:	0f b6       	in	r0, 0x3f	; 63
    1188:	f8 94       	cli
    118a:	de bf       	out	0x3e, r29	; 62
    118c:	0f be       	out	0x3f, r0	; 63
    118e:	cd bf       	out	0x3d, r28	; 61
    1190:	6c 01       	movw	r12, r24
    1192:	7b 01       	movw	r14, r22
    1194:	8a 01       	movw	r16, r20
    1196:	fc 01       	movw	r30, r24
    1198:	17 82       	std	Z+7, r1	; 0x07
    119a:	16 82       	std	Z+6, r1	; 0x06
    119c:	83 81       	ldd	r24, Z+3	; 0x03
    119e:	81 ff       	sbrs	r24, 1
    11a0:	bf c1       	rjmp	.+894    	; 0x1520 <vfprintf+0x3c4>
    11a2:	ce 01       	movw	r24, r28
    11a4:	01 96       	adiw	r24, 0x01	; 1
    11a6:	3c 01       	movw	r6, r24
    11a8:	f6 01       	movw	r30, r12
    11aa:	93 81       	ldd	r25, Z+3	; 0x03
    11ac:	f7 01       	movw	r30, r14
    11ae:	93 fd       	sbrc	r25, 3
    11b0:	85 91       	lpm	r24, Z+
    11b2:	93 ff       	sbrs	r25, 3
    11b4:	81 91       	ld	r24, Z+
    11b6:	7f 01       	movw	r14, r30
    11b8:	88 23       	and	r24, r24
    11ba:	09 f4       	brne	.+2      	; 0x11be <vfprintf+0x62>
    11bc:	ad c1       	rjmp	.+858    	; 0x1518 <vfprintf+0x3bc>
    11be:	85 32       	cpi	r24, 0x25	; 37
    11c0:	39 f4       	brne	.+14     	; 0x11d0 <vfprintf+0x74>
    11c2:	93 fd       	sbrc	r25, 3
    11c4:	85 91       	lpm	r24, Z+
    11c6:	93 ff       	sbrs	r25, 3
    11c8:	81 91       	ld	r24, Z+
    11ca:	7f 01       	movw	r14, r30
    11cc:	85 32       	cpi	r24, 0x25	; 37
    11ce:	21 f4       	brne	.+8      	; 0x11d8 <vfprintf+0x7c>
    11d0:	b6 01       	movw	r22, r12
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	d6 d1       	rcall	.+940    	; 0x1582 <fputc>
    11d6:	e8 cf       	rjmp	.-48     	; 0x11a8 <vfprintf+0x4c>
    11d8:	91 2c       	mov	r9, r1
    11da:	21 2c       	mov	r2, r1
    11dc:	31 2c       	mov	r3, r1
    11de:	ff e1       	ldi	r31, 0x1F	; 31
    11e0:	f3 15       	cp	r31, r3
    11e2:	d8 f0       	brcs	.+54     	; 0x121a <vfprintf+0xbe>
    11e4:	8b 32       	cpi	r24, 0x2B	; 43
    11e6:	79 f0       	breq	.+30     	; 0x1206 <vfprintf+0xaa>
    11e8:	38 f4       	brcc	.+14     	; 0x11f8 <vfprintf+0x9c>
    11ea:	80 32       	cpi	r24, 0x20	; 32
    11ec:	79 f0       	breq	.+30     	; 0x120c <vfprintf+0xb0>
    11ee:	83 32       	cpi	r24, 0x23	; 35
    11f0:	a1 f4       	brne	.+40     	; 0x121a <vfprintf+0xbe>
    11f2:	23 2d       	mov	r18, r3
    11f4:	20 61       	ori	r18, 0x10	; 16
    11f6:	1d c0       	rjmp	.+58     	; 0x1232 <vfprintf+0xd6>
    11f8:	8d 32       	cpi	r24, 0x2D	; 45
    11fa:	61 f0       	breq	.+24     	; 0x1214 <vfprintf+0xb8>
    11fc:	80 33       	cpi	r24, 0x30	; 48
    11fe:	69 f4       	brne	.+26     	; 0x121a <vfprintf+0xbe>
    1200:	23 2d       	mov	r18, r3
    1202:	21 60       	ori	r18, 0x01	; 1
    1204:	16 c0       	rjmp	.+44     	; 0x1232 <vfprintf+0xd6>
    1206:	83 2d       	mov	r24, r3
    1208:	82 60       	ori	r24, 0x02	; 2
    120a:	38 2e       	mov	r3, r24
    120c:	e3 2d       	mov	r30, r3
    120e:	e4 60       	ori	r30, 0x04	; 4
    1210:	3e 2e       	mov	r3, r30
    1212:	2a c0       	rjmp	.+84     	; 0x1268 <vfprintf+0x10c>
    1214:	f3 2d       	mov	r31, r3
    1216:	f8 60       	ori	r31, 0x08	; 8
    1218:	1d c0       	rjmp	.+58     	; 0x1254 <vfprintf+0xf8>
    121a:	37 fc       	sbrc	r3, 7
    121c:	2d c0       	rjmp	.+90     	; 0x1278 <vfprintf+0x11c>
    121e:	20 ed       	ldi	r18, 0xD0	; 208
    1220:	28 0f       	add	r18, r24
    1222:	2a 30       	cpi	r18, 0x0A	; 10
    1224:	40 f0       	brcs	.+16     	; 0x1236 <vfprintf+0xda>
    1226:	8e 32       	cpi	r24, 0x2E	; 46
    1228:	b9 f4       	brne	.+46     	; 0x1258 <vfprintf+0xfc>
    122a:	36 fc       	sbrc	r3, 6
    122c:	75 c1       	rjmp	.+746    	; 0x1518 <vfprintf+0x3bc>
    122e:	23 2d       	mov	r18, r3
    1230:	20 64       	ori	r18, 0x40	; 64
    1232:	32 2e       	mov	r3, r18
    1234:	19 c0       	rjmp	.+50     	; 0x1268 <vfprintf+0x10c>
    1236:	36 fe       	sbrs	r3, 6
    1238:	06 c0       	rjmp	.+12     	; 0x1246 <vfprintf+0xea>
    123a:	8a e0       	ldi	r24, 0x0A	; 10
    123c:	98 9e       	mul	r9, r24
    123e:	20 0d       	add	r18, r0
    1240:	11 24       	eor	r1, r1
    1242:	92 2e       	mov	r9, r18
    1244:	11 c0       	rjmp	.+34     	; 0x1268 <vfprintf+0x10c>
    1246:	ea e0       	ldi	r30, 0x0A	; 10
    1248:	2e 9e       	mul	r2, r30
    124a:	20 0d       	add	r18, r0
    124c:	11 24       	eor	r1, r1
    124e:	22 2e       	mov	r2, r18
    1250:	f3 2d       	mov	r31, r3
    1252:	f0 62       	ori	r31, 0x20	; 32
    1254:	3f 2e       	mov	r3, r31
    1256:	08 c0       	rjmp	.+16     	; 0x1268 <vfprintf+0x10c>
    1258:	8c 36       	cpi	r24, 0x6C	; 108
    125a:	21 f4       	brne	.+8      	; 0x1264 <vfprintf+0x108>
    125c:	83 2d       	mov	r24, r3
    125e:	80 68       	ori	r24, 0x80	; 128
    1260:	38 2e       	mov	r3, r24
    1262:	02 c0       	rjmp	.+4      	; 0x1268 <vfprintf+0x10c>
    1264:	88 36       	cpi	r24, 0x68	; 104
    1266:	41 f4       	brne	.+16     	; 0x1278 <vfprintf+0x11c>
    1268:	f7 01       	movw	r30, r14
    126a:	93 fd       	sbrc	r25, 3
    126c:	85 91       	lpm	r24, Z+
    126e:	93 ff       	sbrs	r25, 3
    1270:	81 91       	ld	r24, Z+
    1272:	7f 01       	movw	r14, r30
    1274:	81 11       	cpse	r24, r1
    1276:	b3 cf       	rjmp	.-154    	; 0x11de <vfprintf+0x82>
    1278:	98 2f       	mov	r25, r24
    127a:	9f 7d       	andi	r25, 0xDF	; 223
    127c:	95 54       	subi	r25, 0x45	; 69
    127e:	93 30       	cpi	r25, 0x03	; 3
    1280:	28 f4       	brcc	.+10     	; 0x128c <vfprintf+0x130>
    1282:	0c 5f       	subi	r16, 0xFC	; 252
    1284:	1f 4f       	sbci	r17, 0xFF	; 255
    1286:	9f e3       	ldi	r25, 0x3F	; 63
    1288:	99 83       	std	Y+1, r25	; 0x01
    128a:	0d c0       	rjmp	.+26     	; 0x12a6 <vfprintf+0x14a>
    128c:	83 36       	cpi	r24, 0x63	; 99
    128e:	31 f0       	breq	.+12     	; 0x129c <vfprintf+0x140>
    1290:	83 37       	cpi	r24, 0x73	; 115
    1292:	71 f0       	breq	.+28     	; 0x12b0 <vfprintf+0x154>
    1294:	83 35       	cpi	r24, 0x53	; 83
    1296:	09 f0       	breq	.+2      	; 0x129a <vfprintf+0x13e>
    1298:	55 c0       	rjmp	.+170    	; 0x1344 <vfprintf+0x1e8>
    129a:	20 c0       	rjmp	.+64     	; 0x12dc <vfprintf+0x180>
    129c:	f8 01       	movw	r30, r16
    129e:	80 81       	ld	r24, Z
    12a0:	89 83       	std	Y+1, r24	; 0x01
    12a2:	0e 5f       	subi	r16, 0xFE	; 254
    12a4:	1f 4f       	sbci	r17, 0xFF	; 255
    12a6:	88 24       	eor	r8, r8
    12a8:	83 94       	inc	r8
    12aa:	91 2c       	mov	r9, r1
    12ac:	53 01       	movw	r10, r6
    12ae:	12 c0       	rjmp	.+36     	; 0x12d4 <vfprintf+0x178>
    12b0:	28 01       	movw	r4, r16
    12b2:	f2 e0       	ldi	r31, 0x02	; 2
    12b4:	4f 0e       	add	r4, r31
    12b6:	51 1c       	adc	r5, r1
    12b8:	f8 01       	movw	r30, r16
    12ba:	a0 80       	ld	r10, Z
    12bc:	b1 80       	ldd	r11, Z+1	; 0x01
    12be:	36 fe       	sbrs	r3, 6
    12c0:	03 c0       	rjmp	.+6      	; 0x12c8 <vfprintf+0x16c>
    12c2:	69 2d       	mov	r22, r9
    12c4:	70 e0       	ldi	r23, 0x00	; 0
    12c6:	02 c0       	rjmp	.+4      	; 0x12cc <vfprintf+0x170>
    12c8:	6f ef       	ldi	r22, 0xFF	; 255
    12ca:	7f ef       	ldi	r23, 0xFF	; 255
    12cc:	c5 01       	movw	r24, r10
    12ce:	4e d1       	rcall	.+668    	; 0x156c <strnlen>
    12d0:	4c 01       	movw	r8, r24
    12d2:	82 01       	movw	r16, r4
    12d4:	f3 2d       	mov	r31, r3
    12d6:	ff 77       	andi	r31, 0x7F	; 127
    12d8:	3f 2e       	mov	r3, r31
    12da:	15 c0       	rjmp	.+42     	; 0x1306 <vfprintf+0x1aa>
    12dc:	28 01       	movw	r4, r16
    12de:	22 e0       	ldi	r18, 0x02	; 2
    12e0:	42 0e       	add	r4, r18
    12e2:	51 1c       	adc	r5, r1
    12e4:	f8 01       	movw	r30, r16
    12e6:	a0 80       	ld	r10, Z
    12e8:	b1 80       	ldd	r11, Z+1	; 0x01
    12ea:	36 fe       	sbrs	r3, 6
    12ec:	03 c0       	rjmp	.+6      	; 0x12f4 <vfprintf+0x198>
    12ee:	69 2d       	mov	r22, r9
    12f0:	70 e0       	ldi	r23, 0x00	; 0
    12f2:	02 c0       	rjmp	.+4      	; 0x12f8 <vfprintf+0x19c>
    12f4:	6f ef       	ldi	r22, 0xFF	; 255
    12f6:	7f ef       	ldi	r23, 0xFF	; 255
    12f8:	c5 01       	movw	r24, r10
    12fa:	2d d1       	rcall	.+602    	; 0x1556 <strnlen_P>
    12fc:	4c 01       	movw	r8, r24
    12fe:	f3 2d       	mov	r31, r3
    1300:	f0 68       	ori	r31, 0x80	; 128
    1302:	3f 2e       	mov	r3, r31
    1304:	82 01       	movw	r16, r4
    1306:	33 fc       	sbrc	r3, 3
    1308:	19 c0       	rjmp	.+50     	; 0x133c <vfprintf+0x1e0>
    130a:	82 2d       	mov	r24, r2
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	88 16       	cp	r8, r24
    1310:	99 06       	cpc	r9, r25
    1312:	a0 f4       	brcc	.+40     	; 0x133c <vfprintf+0x1e0>
    1314:	b6 01       	movw	r22, r12
    1316:	80 e2       	ldi	r24, 0x20	; 32
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	33 d1       	rcall	.+614    	; 0x1582 <fputc>
    131c:	2a 94       	dec	r2
    131e:	f5 cf       	rjmp	.-22     	; 0x130a <vfprintf+0x1ae>
    1320:	f5 01       	movw	r30, r10
    1322:	37 fc       	sbrc	r3, 7
    1324:	85 91       	lpm	r24, Z+
    1326:	37 fe       	sbrs	r3, 7
    1328:	81 91       	ld	r24, Z+
    132a:	5f 01       	movw	r10, r30
    132c:	b6 01       	movw	r22, r12
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	28 d1       	rcall	.+592    	; 0x1582 <fputc>
    1332:	21 10       	cpse	r2, r1
    1334:	2a 94       	dec	r2
    1336:	21 e0       	ldi	r18, 0x01	; 1
    1338:	82 1a       	sub	r8, r18
    133a:	91 08       	sbc	r9, r1
    133c:	81 14       	cp	r8, r1
    133e:	91 04       	cpc	r9, r1
    1340:	79 f7       	brne	.-34     	; 0x1320 <vfprintf+0x1c4>
    1342:	e1 c0       	rjmp	.+450    	; 0x1506 <vfprintf+0x3aa>
    1344:	84 36       	cpi	r24, 0x64	; 100
    1346:	11 f0       	breq	.+4      	; 0x134c <vfprintf+0x1f0>
    1348:	89 36       	cpi	r24, 0x69	; 105
    134a:	39 f5       	brne	.+78     	; 0x139a <vfprintf+0x23e>
    134c:	f8 01       	movw	r30, r16
    134e:	37 fe       	sbrs	r3, 7
    1350:	07 c0       	rjmp	.+14     	; 0x1360 <vfprintf+0x204>
    1352:	60 81       	ld	r22, Z
    1354:	71 81       	ldd	r23, Z+1	; 0x01
    1356:	82 81       	ldd	r24, Z+2	; 0x02
    1358:	93 81       	ldd	r25, Z+3	; 0x03
    135a:	0c 5f       	subi	r16, 0xFC	; 252
    135c:	1f 4f       	sbci	r17, 0xFF	; 255
    135e:	08 c0       	rjmp	.+16     	; 0x1370 <vfprintf+0x214>
    1360:	60 81       	ld	r22, Z
    1362:	71 81       	ldd	r23, Z+1	; 0x01
    1364:	07 2e       	mov	r0, r23
    1366:	00 0c       	add	r0, r0
    1368:	88 0b       	sbc	r24, r24
    136a:	99 0b       	sbc	r25, r25
    136c:	0e 5f       	subi	r16, 0xFE	; 254
    136e:	1f 4f       	sbci	r17, 0xFF	; 255
    1370:	f3 2d       	mov	r31, r3
    1372:	ff 76       	andi	r31, 0x6F	; 111
    1374:	3f 2e       	mov	r3, r31
    1376:	97 ff       	sbrs	r25, 7
    1378:	09 c0       	rjmp	.+18     	; 0x138c <vfprintf+0x230>
    137a:	90 95       	com	r25
    137c:	80 95       	com	r24
    137e:	70 95       	com	r23
    1380:	61 95       	neg	r22
    1382:	7f 4f       	sbci	r23, 0xFF	; 255
    1384:	8f 4f       	sbci	r24, 0xFF	; 255
    1386:	9f 4f       	sbci	r25, 0xFF	; 255
    1388:	f0 68       	ori	r31, 0x80	; 128
    138a:	3f 2e       	mov	r3, r31
    138c:	2a e0       	ldi	r18, 0x0A	; 10
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	a3 01       	movw	r20, r6
    1392:	33 d1       	rcall	.+614    	; 0x15fa <__ultoa_invert>
    1394:	88 2e       	mov	r8, r24
    1396:	86 18       	sub	r8, r6
    1398:	44 c0       	rjmp	.+136    	; 0x1422 <vfprintf+0x2c6>
    139a:	85 37       	cpi	r24, 0x75	; 117
    139c:	31 f4       	brne	.+12     	; 0x13aa <vfprintf+0x24e>
    139e:	23 2d       	mov	r18, r3
    13a0:	2f 7e       	andi	r18, 0xEF	; 239
    13a2:	b2 2e       	mov	r11, r18
    13a4:	2a e0       	ldi	r18, 0x0A	; 10
    13a6:	30 e0       	ldi	r19, 0x00	; 0
    13a8:	25 c0       	rjmp	.+74     	; 0x13f4 <vfprintf+0x298>
    13aa:	93 2d       	mov	r25, r3
    13ac:	99 7f       	andi	r25, 0xF9	; 249
    13ae:	b9 2e       	mov	r11, r25
    13b0:	8f 36       	cpi	r24, 0x6F	; 111
    13b2:	c1 f0       	breq	.+48     	; 0x13e4 <vfprintf+0x288>
    13b4:	18 f4       	brcc	.+6      	; 0x13bc <vfprintf+0x260>
    13b6:	88 35       	cpi	r24, 0x58	; 88
    13b8:	79 f0       	breq	.+30     	; 0x13d8 <vfprintf+0x27c>
    13ba:	ae c0       	rjmp	.+348    	; 0x1518 <vfprintf+0x3bc>
    13bc:	80 37       	cpi	r24, 0x70	; 112
    13be:	19 f0       	breq	.+6      	; 0x13c6 <vfprintf+0x26a>
    13c0:	88 37       	cpi	r24, 0x78	; 120
    13c2:	21 f0       	breq	.+8      	; 0x13cc <vfprintf+0x270>
    13c4:	a9 c0       	rjmp	.+338    	; 0x1518 <vfprintf+0x3bc>
    13c6:	e9 2f       	mov	r30, r25
    13c8:	e0 61       	ori	r30, 0x10	; 16
    13ca:	be 2e       	mov	r11, r30
    13cc:	b4 fe       	sbrs	r11, 4
    13ce:	0d c0       	rjmp	.+26     	; 0x13ea <vfprintf+0x28e>
    13d0:	fb 2d       	mov	r31, r11
    13d2:	f4 60       	ori	r31, 0x04	; 4
    13d4:	bf 2e       	mov	r11, r31
    13d6:	09 c0       	rjmp	.+18     	; 0x13ea <vfprintf+0x28e>
    13d8:	34 fe       	sbrs	r3, 4
    13da:	0a c0       	rjmp	.+20     	; 0x13f0 <vfprintf+0x294>
    13dc:	29 2f       	mov	r18, r25
    13de:	26 60       	ori	r18, 0x06	; 6
    13e0:	b2 2e       	mov	r11, r18
    13e2:	06 c0       	rjmp	.+12     	; 0x13f0 <vfprintf+0x294>
    13e4:	28 e0       	ldi	r18, 0x08	; 8
    13e6:	30 e0       	ldi	r19, 0x00	; 0
    13e8:	05 c0       	rjmp	.+10     	; 0x13f4 <vfprintf+0x298>
    13ea:	20 e1       	ldi	r18, 0x10	; 16
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	02 c0       	rjmp	.+4      	; 0x13f4 <vfprintf+0x298>
    13f0:	20 e1       	ldi	r18, 0x10	; 16
    13f2:	32 e0       	ldi	r19, 0x02	; 2
    13f4:	f8 01       	movw	r30, r16
    13f6:	b7 fe       	sbrs	r11, 7
    13f8:	07 c0       	rjmp	.+14     	; 0x1408 <vfprintf+0x2ac>
    13fa:	60 81       	ld	r22, Z
    13fc:	71 81       	ldd	r23, Z+1	; 0x01
    13fe:	82 81       	ldd	r24, Z+2	; 0x02
    1400:	93 81       	ldd	r25, Z+3	; 0x03
    1402:	0c 5f       	subi	r16, 0xFC	; 252
    1404:	1f 4f       	sbci	r17, 0xFF	; 255
    1406:	06 c0       	rjmp	.+12     	; 0x1414 <vfprintf+0x2b8>
    1408:	60 81       	ld	r22, Z
    140a:	71 81       	ldd	r23, Z+1	; 0x01
    140c:	80 e0       	ldi	r24, 0x00	; 0
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	0e 5f       	subi	r16, 0xFE	; 254
    1412:	1f 4f       	sbci	r17, 0xFF	; 255
    1414:	a3 01       	movw	r20, r6
    1416:	f1 d0       	rcall	.+482    	; 0x15fa <__ultoa_invert>
    1418:	88 2e       	mov	r8, r24
    141a:	86 18       	sub	r8, r6
    141c:	fb 2d       	mov	r31, r11
    141e:	ff 77       	andi	r31, 0x7F	; 127
    1420:	3f 2e       	mov	r3, r31
    1422:	36 fe       	sbrs	r3, 6
    1424:	0d c0       	rjmp	.+26     	; 0x1440 <vfprintf+0x2e4>
    1426:	23 2d       	mov	r18, r3
    1428:	2e 7f       	andi	r18, 0xFE	; 254
    142a:	a2 2e       	mov	r10, r18
    142c:	89 14       	cp	r8, r9
    142e:	58 f4       	brcc	.+22     	; 0x1446 <vfprintf+0x2ea>
    1430:	34 fe       	sbrs	r3, 4
    1432:	0b c0       	rjmp	.+22     	; 0x144a <vfprintf+0x2ee>
    1434:	32 fc       	sbrc	r3, 2
    1436:	09 c0       	rjmp	.+18     	; 0x144a <vfprintf+0x2ee>
    1438:	83 2d       	mov	r24, r3
    143a:	8e 7e       	andi	r24, 0xEE	; 238
    143c:	a8 2e       	mov	r10, r24
    143e:	05 c0       	rjmp	.+10     	; 0x144a <vfprintf+0x2ee>
    1440:	b8 2c       	mov	r11, r8
    1442:	a3 2c       	mov	r10, r3
    1444:	03 c0       	rjmp	.+6      	; 0x144c <vfprintf+0x2f0>
    1446:	b8 2c       	mov	r11, r8
    1448:	01 c0       	rjmp	.+2      	; 0x144c <vfprintf+0x2f0>
    144a:	b9 2c       	mov	r11, r9
    144c:	a4 fe       	sbrs	r10, 4
    144e:	0f c0       	rjmp	.+30     	; 0x146e <vfprintf+0x312>
    1450:	fe 01       	movw	r30, r28
    1452:	e8 0d       	add	r30, r8
    1454:	f1 1d       	adc	r31, r1
    1456:	80 81       	ld	r24, Z
    1458:	80 33       	cpi	r24, 0x30	; 48
    145a:	21 f4       	brne	.+8      	; 0x1464 <vfprintf+0x308>
    145c:	9a 2d       	mov	r25, r10
    145e:	99 7e       	andi	r25, 0xE9	; 233
    1460:	a9 2e       	mov	r10, r25
    1462:	09 c0       	rjmp	.+18     	; 0x1476 <vfprintf+0x31a>
    1464:	a2 fe       	sbrs	r10, 2
    1466:	06 c0       	rjmp	.+12     	; 0x1474 <vfprintf+0x318>
    1468:	b3 94       	inc	r11
    146a:	b3 94       	inc	r11
    146c:	04 c0       	rjmp	.+8      	; 0x1476 <vfprintf+0x31a>
    146e:	8a 2d       	mov	r24, r10
    1470:	86 78       	andi	r24, 0x86	; 134
    1472:	09 f0       	breq	.+2      	; 0x1476 <vfprintf+0x31a>
    1474:	b3 94       	inc	r11
    1476:	a3 fc       	sbrc	r10, 3
    1478:	10 c0       	rjmp	.+32     	; 0x149a <vfprintf+0x33e>
    147a:	a0 fe       	sbrs	r10, 0
    147c:	06 c0       	rjmp	.+12     	; 0x148a <vfprintf+0x32e>
    147e:	b2 14       	cp	r11, r2
    1480:	80 f4       	brcc	.+32     	; 0x14a2 <vfprintf+0x346>
    1482:	28 0c       	add	r2, r8
    1484:	92 2c       	mov	r9, r2
    1486:	9b 18       	sub	r9, r11
    1488:	0d c0       	rjmp	.+26     	; 0x14a4 <vfprintf+0x348>
    148a:	b2 14       	cp	r11, r2
    148c:	58 f4       	brcc	.+22     	; 0x14a4 <vfprintf+0x348>
    148e:	b6 01       	movw	r22, r12
    1490:	80 e2       	ldi	r24, 0x20	; 32
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	76 d0       	rcall	.+236    	; 0x1582 <fputc>
    1496:	b3 94       	inc	r11
    1498:	f8 cf       	rjmp	.-16     	; 0x148a <vfprintf+0x32e>
    149a:	b2 14       	cp	r11, r2
    149c:	18 f4       	brcc	.+6      	; 0x14a4 <vfprintf+0x348>
    149e:	2b 18       	sub	r2, r11
    14a0:	02 c0       	rjmp	.+4      	; 0x14a6 <vfprintf+0x34a>
    14a2:	98 2c       	mov	r9, r8
    14a4:	21 2c       	mov	r2, r1
    14a6:	a4 fe       	sbrs	r10, 4
    14a8:	0f c0       	rjmp	.+30     	; 0x14c8 <vfprintf+0x36c>
    14aa:	b6 01       	movw	r22, r12
    14ac:	80 e3       	ldi	r24, 0x30	; 48
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	68 d0       	rcall	.+208    	; 0x1582 <fputc>
    14b2:	a2 fe       	sbrs	r10, 2
    14b4:	16 c0       	rjmp	.+44     	; 0x14e2 <vfprintf+0x386>
    14b6:	a1 fc       	sbrc	r10, 1
    14b8:	03 c0       	rjmp	.+6      	; 0x14c0 <vfprintf+0x364>
    14ba:	88 e7       	ldi	r24, 0x78	; 120
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	02 c0       	rjmp	.+4      	; 0x14c4 <vfprintf+0x368>
    14c0:	88 e5       	ldi	r24, 0x58	; 88
    14c2:	90 e0       	ldi	r25, 0x00	; 0
    14c4:	b6 01       	movw	r22, r12
    14c6:	0c c0       	rjmp	.+24     	; 0x14e0 <vfprintf+0x384>
    14c8:	8a 2d       	mov	r24, r10
    14ca:	86 78       	andi	r24, 0x86	; 134
    14cc:	51 f0       	breq	.+20     	; 0x14e2 <vfprintf+0x386>
    14ce:	a1 fe       	sbrs	r10, 1
    14d0:	02 c0       	rjmp	.+4      	; 0x14d6 <vfprintf+0x37a>
    14d2:	8b e2       	ldi	r24, 0x2B	; 43
    14d4:	01 c0       	rjmp	.+2      	; 0x14d8 <vfprintf+0x37c>
    14d6:	80 e2       	ldi	r24, 0x20	; 32
    14d8:	a7 fc       	sbrc	r10, 7
    14da:	8d e2       	ldi	r24, 0x2D	; 45
    14dc:	b6 01       	movw	r22, r12
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	50 d0       	rcall	.+160    	; 0x1582 <fputc>
    14e2:	89 14       	cp	r8, r9
    14e4:	30 f4       	brcc	.+12     	; 0x14f2 <vfprintf+0x396>
    14e6:	b6 01       	movw	r22, r12
    14e8:	80 e3       	ldi	r24, 0x30	; 48
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	4a d0       	rcall	.+148    	; 0x1582 <fputc>
    14ee:	9a 94       	dec	r9
    14f0:	f8 cf       	rjmp	.-16     	; 0x14e2 <vfprintf+0x386>
    14f2:	8a 94       	dec	r8
    14f4:	f3 01       	movw	r30, r6
    14f6:	e8 0d       	add	r30, r8
    14f8:	f1 1d       	adc	r31, r1
    14fa:	80 81       	ld	r24, Z
    14fc:	b6 01       	movw	r22, r12
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	40 d0       	rcall	.+128    	; 0x1582 <fputc>
    1502:	81 10       	cpse	r8, r1
    1504:	f6 cf       	rjmp	.-20     	; 0x14f2 <vfprintf+0x396>
    1506:	22 20       	and	r2, r2
    1508:	09 f4       	brne	.+2      	; 0x150c <vfprintf+0x3b0>
    150a:	4e ce       	rjmp	.-868    	; 0x11a8 <vfprintf+0x4c>
    150c:	b6 01       	movw	r22, r12
    150e:	80 e2       	ldi	r24, 0x20	; 32
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	37 d0       	rcall	.+110    	; 0x1582 <fputc>
    1514:	2a 94       	dec	r2
    1516:	f7 cf       	rjmp	.-18     	; 0x1506 <vfprintf+0x3aa>
    1518:	f6 01       	movw	r30, r12
    151a:	86 81       	ldd	r24, Z+6	; 0x06
    151c:	97 81       	ldd	r25, Z+7	; 0x07
    151e:	02 c0       	rjmp	.+4      	; 0x1524 <vfprintf+0x3c8>
    1520:	8f ef       	ldi	r24, 0xFF	; 255
    1522:	9f ef       	ldi	r25, 0xFF	; 255
    1524:	2b 96       	adiw	r28, 0x0b	; 11
    1526:	0f b6       	in	r0, 0x3f	; 63
    1528:	f8 94       	cli
    152a:	de bf       	out	0x3e, r29	; 62
    152c:	0f be       	out	0x3f, r0	; 63
    152e:	cd bf       	out	0x3d, r28	; 61
    1530:	df 91       	pop	r29
    1532:	cf 91       	pop	r28
    1534:	1f 91       	pop	r17
    1536:	0f 91       	pop	r16
    1538:	ff 90       	pop	r15
    153a:	ef 90       	pop	r14
    153c:	df 90       	pop	r13
    153e:	cf 90       	pop	r12
    1540:	bf 90       	pop	r11
    1542:	af 90       	pop	r10
    1544:	9f 90       	pop	r9
    1546:	8f 90       	pop	r8
    1548:	7f 90       	pop	r7
    154a:	6f 90       	pop	r6
    154c:	5f 90       	pop	r5
    154e:	4f 90       	pop	r4
    1550:	3f 90       	pop	r3
    1552:	2f 90       	pop	r2
    1554:	08 95       	ret

00001556 <strnlen_P>:
    1556:	fc 01       	movw	r30, r24
    1558:	05 90       	lpm	r0, Z+
    155a:	61 50       	subi	r22, 0x01	; 1
    155c:	70 40       	sbci	r23, 0x00	; 0
    155e:	01 10       	cpse	r0, r1
    1560:	d8 f7       	brcc	.-10     	; 0x1558 <strnlen_P+0x2>
    1562:	80 95       	com	r24
    1564:	90 95       	com	r25
    1566:	8e 0f       	add	r24, r30
    1568:	9f 1f       	adc	r25, r31
    156a:	08 95       	ret

0000156c <strnlen>:
    156c:	fc 01       	movw	r30, r24
    156e:	61 50       	subi	r22, 0x01	; 1
    1570:	70 40       	sbci	r23, 0x00	; 0
    1572:	01 90       	ld	r0, Z+
    1574:	01 10       	cpse	r0, r1
    1576:	d8 f7       	brcc	.-10     	; 0x156e <strnlen+0x2>
    1578:	80 95       	com	r24
    157a:	90 95       	com	r25
    157c:	8e 0f       	add	r24, r30
    157e:	9f 1f       	adc	r25, r31
    1580:	08 95       	ret

00001582 <fputc>:
    1582:	0f 93       	push	r16
    1584:	1f 93       	push	r17
    1586:	cf 93       	push	r28
    1588:	df 93       	push	r29
    158a:	fb 01       	movw	r30, r22
    158c:	23 81       	ldd	r18, Z+3	; 0x03
    158e:	21 fd       	sbrc	r18, 1
    1590:	03 c0       	rjmp	.+6      	; 0x1598 <fputc+0x16>
    1592:	8f ef       	ldi	r24, 0xFF	; 255
    1594:	9f ef       	ldi	r25, 0xFF	; 255
    1596:	2c c0       	rjmp	.+88     	; 0x15f0 <fputc+0x6e>
    1598:	22 ff       	sbrs	r18, 2
    159a:	16 c0       	rjmp	.+44     	; 0x15c8 <fputc+0x46>
    159c:	46 81       	ldd	r20, Z+6	; 0x06
    159e:	57 81       	ldd	r21, Z+7	; 0x07
    15a0:	24 81       	ldd	r18, Z+4	; 0x04
    15a2:	35 81       	ldd	r19, Z+5	; 0x05
    15a4:	42 17       	cp	r20, r18
    15a6:	53 07       	cpc	r21, r19
    15a8:	44 f4       	brge	.+16     	; 0x15ba <fputc+0x38>
    15aa:	a0 81       	ld	r26, Z
    15ac:	b1 81       	ldd	r27, Z+1	; 0x01
    15ae:	9d 01       	movw	r18, r26
    15b0:	2f 5f       	subi	r18, 0xFF	; 255
    15b2:	3f 4f       	sbci	r19, 0xFF	; 255
    15b4:	31 83       	std	Z+1, r19	; 0x01
    15b6:	20 83       	st	Z, r18
    15b8:	8c 93       	st	X, r24
    15ba:	26 81       	ldd	r18, Z+6	; 0x06
    15bc:	37 81       	ldd	r19, Z+7	; 0x07
    15be:	2f 5f       	subi	r18, 0xFF	; 255
    15c0:	3f 4f       	sbci	r19, 0xFF	; 255
    15c2:	37 83       	std	Z+7, r19	; 0x07
    15c4:	26 83       	std	Z+6, r18	; 0x06
    15c6:	14 c0       	rjmp	.+40     	; 0x15f0 <fputc+0x6e>
    15c8:	8b 01       	movw	r16, r22
    15ca:	ec 01       	movw	r28, r24
    15cc:	fb 01       	movw	r30, r22
    15ce:	00 84       	ldd	r0, Z+8	; 0x08
    15d0:	f1 85       	ldd	r31, Z+9	; 0x09
    15d2:	e0 2d       	mov	r30, r0
    15d4:	09 95       	icall
    15d6:	89 2b       	or	r24, r25
    15d8:	e1 f6       	brne	.-72     	; 0x1592 <fputc+0x10>
    15da:	d8 01       	movw	r26, r16
    15dc:	16 96       	adiw	r26, 0x06	; 6
    15de:	8d 91       	ld	r24, X+
    15e0:	9c 91       	ld	r25, X
    15e2:	17 97       	sbiw	r26, 0x07	; 7
    15e4:	01 96       	adiw	r24, 0x01	; 1
    15e6:	17 96       	adiw	r26, 0x07	; 7
    15e8:	9c 93       	st	X, r25
    15ea:	8e 93       	st	-X, r24
    15ec:	16 97       	sbiw	r26, 0x06	; 6
    15ee:	ce 01       	movw	r24, r28
    15f0:	df 91       	pop	r29
    15f2:	cf 91       	pop	r28
    15f4:	1f 91       	pop	r17
    15f6:	0f 91       	pop	r16
    15f8:	08 95       	ret

000015fa <__ultoa_invert>:
    15fa:	fa 01       	movw	r30, r20
    15fc:	aa 27       	eor	r26, r26
    15fe:	28 30       	cpi	r18, 0x08	; 8
    1600:	51 f1       	breq	.+84     	; 0x1656 <__ultoa_invert+0x5c>
    1602:	20 31       	cpi	r18, 0x10	; 16
    1604:	81 f1       	breq	.+96     	; 0x1666 <__ultoa_invert+0x6c>
    1606:	e8 94       	clt
    1608:	6f 93       	push	r22
    160a:	6e 7f       	andi	r22, 0xFE	; 254
    160c:	6e 5f       	subi	r22, 0xFE	; 254
    160e:	7f 4f       	sbci	r23, 0xFF	; 255
    1610:	8f 4f       	sbci	r24, 0xFF	; 255
    1612:	9f 4f       	sbci	r25, 0xFF	; 255
    1614:	af 4f       	sbci	r26, 0xFF	; 255
    1616:	b1 e0       	ldi	r27, 0x01	; 1
    1618:	3e d0       	rcall	.+124    	; 0x1696 <__ultoa_invert+0x9c>
    161a:	b4 e0       	ldi	r27, 0x04	; 4
    161c:	3c d0       	rcall	.+120    	; 0x1696 <__ultoa_invert+0x9c>
    161e:	67 0f       	add	r22, r23
    1620:	78 1f       	adc	r23, r24
    1622:	89 1f       	adc	r24, r25
    1624:	9a 1f       	adc	r25, r26
    1626:	a1 1d       	adc	r26, r1
    1628:	68 0f       	add	r22, r24
    162a:	79 1f       	adc	r23, r25
    162c:	8a 1f       	adc	r24, r26
    162e:	91 1d       	adc	r25, r1
    1630:	a1 1d       	adc	r26, r1
    1632:	6a 0f       	add	r22, r26
    1634:	71 1d       	adc	r23, r1
    1636:	81 1d       	adc	r24, r1
    1638:	91 1d       	adc	r25, r1
    163a:	a1 1d       	adc	r26, r1
    163c:	20 d0       	rcall	.+64     	; 0x167e <__ultoa_invert+0x84>
    163e:	09 f4       	brne	.+2      	; 0x1642 <__ultoa_invert+0x48>
    1640:	68 94       	set
    1642:	3f 91       	pop	r19
    1644:	2a e0       	ldi	r18, 0x0A	; 10
    1646:	26 9f       	mul	r18, r22
    1648:	11 24       	eor	r1, r1
    164a:	30 19       	sub	r19, r0
    164c:	30 5d       	subi	r19, 0xD0	; 208
    164e:	31 93       	st	Z+, r19
    1650:	de f6       	brtc	.-74     	; 0x1608 <__ultoa_invert+0xe>
    1652:	cf 01       	movw	r24, r30
    1654:	08 95       	ret
    1656:	46 2f       	mov	r20, r22
    1658:	47 70       	andi	r20, 0x07	; 7
    165a:	40 5d       	subi	r20, 0xD0	; 208
    165c:	41 93       	st	Z+, r20
    165e:	b3 e0       	ldi	r27, 0x03	; 3
    1660:	0f d0       	rcall	.+30     	; 0x1680 <__ultoa_invert+0x86>
    1662:	c9 f7       	brne	.-14     	; 0x1656 <__ultoa_invert+0x5c>
    1664:	f6 cf       	rjmp	.-20     	; 0x1652 <__ultoa_invert+0x58>
    1666:	46 2f       	mov	r20, r22
    1668:	4f 70       	andi	r20, 0x0F	; 15
    166a:	40 5d       	subi	r20, 0xD0	; 208
    166c:	4a 33       	cpi	r20, 0x3A	; 58
    166e:	18 f0       	brcs	.+6      	; 0x1676 <__ultoa_invert+0x7c>
    1670:	49 5d       	subi	r20, 0xD9	; 217
    1672:	31 fd       	sbrc	r19, 1
    1674:	40 52       	subi	r20, 0x20	; 32
    1676:	41 93       	st	Z+, r20
    1678:	02 d0       	rcall	.+4      	; 0x167e <__ultoa_invert+0x84>
    167a:	a9 f7       	brne	.-22     	; 0x1666 <__ultoa_invert+0x6c>
    167c:	ea cf       	rjmp	.-44     	; 0x1652 <__ultoa_invert+0x58>
    167e:	b4 e0       	ldi	r27, 0x04	; 4
    1680:	a6 95       	lsr	r26
    1682:	97 95       	ror	r25
    1684:	87 95       	ror	r24
    1686:	77 95       	ror	r23
    1688:	67 95       	ror	r22
    168a:	ba 95       	dec	r27
    168c:	c9 f7       	brne	.-14     	; 0x1680 <__ultoa_invert+0x86>
    168e:	00 97       	sbiw	r24, 0x00	; 0
    1690:	61 05       	cpc	r22, r1
    1692:	71 05       	cpc	r23, r1
    1694:	08 95       	ret
    1696:	9b 01       	movw	r18, r22
    1698:	ac 01       	movw	r20, r24
    169a:	0a 2e       	mov	r0, r26
    169c:	06 94       	lsr	r0
    169e:	57 95       	ror	r21
    16a0:	47 95       	ror	r20
    16a2:	37 95       	ror	r19
    16a4:	27 95       	ror	r18
    16a6:	ba 95       	dec	r27
    16a8:	c9 f7       	brne	.-14     	; 0x169c <__ultoa_invert+0xa2>
    16aa:	62 0f       	add	r22, r18
    16ac:	73 1f       	adc	r23, r19
    16ae:	84 1f       	adc	r24, r20
    16b0:	95 1f       	adc	r25, r21
    16b2:	a0 1d       	adc	r26, r0
    16b4:	08 95       	ret

000016b6 <_exit>:
    16b6:	f8 94       	cli

000016b8 <__stop_program>:
    16b8:	ff cf       	rjmp	.-2      	; 0x16b8 <__stop_program>
