read -sv run_verilog_mid/adder_32b_18_56_04bfc08a0536e0e3f699d1b1932df6e8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_56_04bfc08a0536e0e3f699d1b1932df6e8_yosys.v
