ARM GAS  C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sysclock.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemClock_Config,"ax",%progbits
  18              		.align	1
  19              		.weak	SystemClock_Config
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SystemClock_Config:
  27              	.LFB123:
  28              		.file 1 "../../core/platform/octa/src/sysclock.c"
   1:../../core/platform/octa/src/sysclock.c **** #include "sysclock.h"
   2:../../core/platform/octa/src/sysclock.c **** /**
   3:../../core/platform/octa/src/sysclock.c ****   * @brief System Clock Configuration
   4:../../core/platform/octa/src/sysclock.c ****   * @retval None
   5:../../core/platform/octa/src/sysclock.c ****   */
   6:../../core/platform/octa/src/sysclock.c **** __weak void SystemClock_Config(void)
   7:../../core/platform/octa/src/sysclock.c **** {
  29              		.loc 1 7 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 232
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 BBB0     		sub	sp, sp, #236
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 240
   8:../../core/platform/octa/src/sysclock.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  40              		.loc 1 8 3 view .LVU1
  41              		.loc 1 8 22 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 2AA8     		add	r0, sp, #168
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
   9:../../core/platform/octa/src/sysclock.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  47              		.loc 1 9 3 is_stmt 1 view .LVU3
  48              		.loc 1 9 22 is_stmt 0 view .LVU4
  49 000e 0021     		movs	r1, #0
ARM GAS  C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s 			page 2


  50 0010 2491     		str	r1, [sp, #144]
  51 0012 2591     		str	r1, [sp, #148]
  52 0014 2691     		str	r1, [sp, #152]
  53 0016 2791     		str	r1, [sp, #156]
  54 0018 2891     		str	r1, [sp, #160]
  10:../../core/platform/octa/src/sysclock.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  55              		.loc 1 10 3 is_stmt 1 view .LVU5
  56              		.loc 1 10 28 is_stmt 0 view .LVU6
  57 001a 8C22     		movs	r2, #140
  58 001c 01A8     		add	r0, sp, #4
  59 001e FFF7FEFF 		bl	memset
  60              	.LVL1:
  11:../../core/platform/octa/src/sysclock.c **** 
  12:../../core/platform/octa/src/sysclock.c ****   #ifdef LOW_POWER
  13:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
  61              		.loc 1 13 5 is_stmt 1 view .LVU7
  62              		.loc 1 13 38 is_stmt 0 view .LVU8
  63 0022 1823     		movs	r3, #24
  64 0024 2993     		str	r3, [sp, #164]
  14:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  65              		.loc 1 14 5 is_stmt 1 view .LVU9
  66              		.loc 1 14 32 is_stmt 0 view .LVU10
  67 0026 0123     		movs	r3, #1
  68 0028 2E93     		str	r3, [sp, #184]
  15:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  69              		.loc 1 15 5 is_stmt 1 view .LVU11
  70              		.loc 1 15 32 is_stmt 0 view .LVU12
  71 002a 2F93     		str	r3, [sp, #188]
  16:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.MSICalibrationValue = 0;
  72              		.loc 1 16 5 is_stmt 1 view .LVU13
  17:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
  73              		.loc 1 17 5 view .LVU14
  74              		.loc 1 17 37 is_stmt 0 view .LVU15
  75 002c 6022     		movs	r2, #96
  76 002e 3192     		str	r2, [sp, #196]
  18:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  77              		.loc 1 18 5 is_stmt 1 view .LVU16
  78              		.loc 1 18 36 is_stmt 0 view .LVU17
  79 0030 0222     		movs	r2, #2
  80 0032 3392     		str	r2, [sp, #204]
  19:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  81              		.loc 1 19 5 is_stmt 1 view .LVU18
  82              		.loc 1 19 37 is_stmt 0 view .LVU19
  83 0034 3493     		str	r3, [sp, #208]
  20:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
  84              		.loc 1 20 5 is_stmt 1 view .LVU20
  85              		.loc 1 20 32 is_stmt 0 view .LVU21
  86 0036 3593     		str	r3, [sp, #212]
  21:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLN = 18;
  87              		.loc 1 21 5 is_stmt 1 view .LVU22
  88              		.loc 1 21 32 is_stmt 0 view .LVU23
  89 0038 1223     		movs	r3, #18
  90 003a 3693     		str	r3, [sp, #216]
  22:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  91              		.loc 1 22 5 is_stmt 1 view .LVU24
  92              		.loc 1 22 32 is_stmt 0 view .LVU25
  93 003c 3792     		str	r2, [sp, #220]
ARM GAS  C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s 			page 3


  23:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  94              		.loc 1 23 5 is_stmt 1 view .LVU26
  95              		.loc 1 23 32 is_stmt 0 view .LVU27
  96 003e 3892     		str	r2, [sp, #224]
  24:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
  97              		.loc 1 24 5 is_stmt 1 view .LVU28
  98              		.loc 1 24 32 is_stmt 0 view .LVU29
  99 0040 0623     		movs	r3, #6
 100 0042 3993     		str	r3, [sp, #228]
  25:../../core/platform/octa/src/sysclock.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 101              		.loc 1 25 5 is_stmt 1 view .LVU30
 102              		.loc 1 25 9 is_stmt 0 view .LVU31
 103 0044 29A8     		add	r0, sp, #164
 104 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 105              	.LVL2:
 106              		.loc 1 25 8 view .LVU32
 107 004a 28BB     		cbnz	r0, .L7
 108              	.L2:
  26:../../core/platform/octa/src/sysclock.c ****     {
  27:../../core/platform/octa/src/sysclock.c ****       Error_Handler();
  28:../../core/platform/octa/src/sysclock.c ****     }
  29:../../core/platform/octa/src/sysclock.c ****     /**Initializes the CPU, AHB and APB busses clocks 
  30:../../core/platform/octa/src/sysclock.c ****     */
  31:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 109              		.loc 1 31 5 is_stmt 1 view .LVU33
 110              		.loc 1 31 33 is_stmt 0 view .LVU34
 111 004c 0F23     		movs	r3, #15
 112 004e 2493     		str	r3, [sp, #144]
  32:../../core/platform/octa/src/sysclock.c ****                                 |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  33:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 113              		.loc 1 33 5 is_stmt 1 view .LVU35
 114              		.loc 1 33 36 is_stmt 0 view .LVU36
 115 0050 0323     		movs	r3, #3
 116 0052 2593     		str	r3, [sp, #148]
  34:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 117              		.loc 1 34 5 is_stmt 1 view .LVU37
 118              		.loc 1 34 37 is_stmt 0 view .LVU38
 119 0054 8023     		movs	r3, #128
 120 0056 2693     		str	r3, [sp, #152]
  35:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 121              		.loc 1 35 5 is_stmt 1 view .LVU39
 122              		.loc 1 35 38 is_stmt 0 view .LVU40
 123 0058 4FF48063 		mov	r3, #1024
 124 005c 2793     		str	r3, [sp, #156]
  36:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 125              		.loc 1 36 5 is_stmt 1 view .LVU41
 126              		.loc 1 36 38 is_stmt 0 view .LVU42
 127 005e 0021     		movs	r1, #0
 128 0060 2891     		str	r1, [sp, #160]
  37:../../core/platform/octa/src/sysclock.c ****   #else
  38:../../core/platform/octa/src/sysclock.c ****     /**Initializes the CPU, AHB and APB busses clocks 
  39:../../core/platform/octa/src/sysclock.c ****     */
  40:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
  41:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  42:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  43:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.MSICalibrationValue = 0;
  44:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
ARM GAS  C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s 			page 4


  45:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  46:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  47:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLM = 5;
  48:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLN = 71;
  49:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  50:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  51:../../core/platform/octa/src/sysclock.c ****     RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
  52:../../core/platform/octa/src/sysclock.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  53:../../core/platform/octa/src/sysclock.c ****     {
  54:../../core/platform/octa/src/sysclock.c ****       Error_Handler();
  55:../../core/platform/octa/src/sysclock.c ****     }
  56:../../core/platform/octa/src/sysclock.c ****     /**Initializes the CPU, AHB and APB busses clocks 
  57:../../core/platform/octa/src/sysclock.c ****     */
  58:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  59:../../core/platform/octa/src/sysclock.c ****                                 |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  60:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  61:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
  62:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  63:../../core/platform/octa/src/sysclock.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  64:../../core/platform/octa/src/sysclock.c ****   #endif
  65:../../core/platform/octa/src/sysclock.c **** 
  66:../../core/platform/octa/src/sysclock.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 129              		.loc 1 66 3 is_stmt 1 view .LVU43
 130              		.loc 1 66 7 is_stmt 0 view .LVU44
 131 0062 24A8     		add	r0, sp, #144
 132 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 133              	.LVL3:
 134              		.loc 1 66 6 view .LVU45
 135 0068 C8B9     		cbnz	r0, .L8
 136              	.L3:
  67:../../core/platform/octa/src/sysclock.c ****   {
  68:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
  69:../../core/platform/octa/src/sysclock.c ****   }
  70:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 137              		.loc 1 70 3 is_stmt 1 view .LVU46
 138              		.loc 1 70 38 is_stmt 0 view .LVU47
 139 006a 114B     		ldr	r3, .L11
 140 006c 0193     		str	r3, [sp, #4]
  71:../../core/platform/octa/src/sysclock.c ****                               |RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_LPUART1
  72:../../core/platform/octa/src/sysclock.c ****                               |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
  73:../../core/platform/octa/src/sysclock.c ****                               |RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_I2C4;
  74:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 141              		.loc 1 74 3 is_stmt 1 view .LVU48
 142              		.loc 1 74 38 is_stmt 0 view .LVU49
 143 006e 0023     		movs	r3, #0
 144 0070 1093     		str	r3, [sp, #64]
  75:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 145              		.loc 1 75 3 is_stmt 1 view .LVU50
 146              		.loc 1 75 38 is_stmt 0 view .LVU51
 147 0072 1193     		str	r3, [sp, #68]
  76:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 148              		.loc 1 76 3 is_stmt 1 view .LVU52
 149              		.loc 1 76 37 is_stmt 0 view .LVU53
 150 0074 1393     		str	r3, [sp, #76]
  77:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 151              		.loc 1 77 3 is_stmt 1 view .LVU54
 152              		.loc 1 77 39 is_stmt 0 view .LVU55
ARM GAS  C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s 			page 5


 153 0076 1493     		str	r3, [sp, #80]
  78:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 154              		.loc 1 78 3 is_stmt 1 view .LVU56
 155              		.loc 1 78 36 is_stmt 0 view .LVU57
 156 0078 1593     		str	r3, [sp, #84]
  79:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 157              		.loc 1 79 3 is_stmt 1 view .LVU58
 158              		.loc 1 79 36 is_stmt 0 view .LVU59
 159 007a 1693     		str	r3, [sp, #88]
  80:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 160              		.loc 1 80 3 is_stmt 1 view .LVU60
 161              		.loc 1 80 36 is_stmt 0 view .LVU61
 162 007c 1793     		str	r3, [sp, #92]
  81:../../core/platform/octa/src/sysclock.c ****   PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 163              		.loc 1 81 3 is_stmt 1 view .LVU62
 164              		.loc 1 81 36 is_stmt 0 view .LVU63
 165 007e 1893     		str	r3, [sp, #96]
  82:../../core/platform/octa/src/sysclock.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 166              		.loc 1 82 3 is_stmt 1 view .LVU64
 167              		.loc 1 82 7 is_stmt 0 view .LVU65
 168 0080 01A8     		add	r0, sp, #4
 169 0082 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 170              	.LVL4:
 171              		.loc 1 82 6 view .LVU66
 172 0086 68B9     		cbnz	r0, .L9
 173              	.L4:
  83:../../core/platform/octa/src/sysclock.c ****   {
  84:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
  85:../../core/platform/octa/src/sysclock.c ****   }
  86:../../core/platform/octa/src/sysclock.c ****   /**Configure the main internal regulator output voltage 
  87:../../core/platform/octa/src/sysclock.c ****   */
  88:../../core/platform/octa/src/sysclock.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 174              		.loc 1 88 3 is_stmt 1 view .LVU67
 175              		.loc 1 88 7 is_stmt 0 view .LVU68
 176 0088 4FF40070 		mov	r0, #512
 177 008c FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 178              	.LVL5:
 179              		.loc 1 88 6 view .LVU69
 180 0090 58B9     		cbnz	r0, .L10
 181              	.L1:
  89:../../core/platform/octa/src/sysclock.c ****   {
  90:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
  91:../../core/platform/octa/src/sysclock.c ****   }
  92:../../core/platform/octa/src/sysclock.c **** }...
 182              		.loc 1 92 1 view .LVU70
 183 0092 3BB0     		add	sp, sp, #236
 184              	.LCFI2:
 185              		.cfi_remember_state
 186              		.cfi_def_cfa_offset 4
 187              		@ sp needed
 188 0094 5DF804FB 		ldr	pc, [sp], #4
 189              	.L7:
 190              	.LCFI3:
 191              		.cfi_restore_state
 192              	.LBB2:
  27:../../core/platform/octa/src/sysclock.c ****       Error_Handler();
 193              		.loc 1 27 7 is_stmt 1 view .LVU71
ARM GAS  C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s 			page 6


 194 0098 FFF7FEFF 		bl	Error_Handler
 195              	.LVL6:
 196 009c D6E7     		b	.L2
 197              	.L8:
 198              	.LBE2:
 199              	.LBB3:
  68:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
 200              		.loc 1 68 5 view .LVU72
 201 009e FFF7FEFF 		bl	Error_Handler
 202              	.LVL7:
 203 00a2 E2E7     		b	.L3
 204              	.L9:
 205              	.LBE3:
 206              	.LBB4:
  84:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
 207              		.loc 1 84 5 view .LVU73
 208 00a4 FFF7FEFF 		bl	Error_Handler
 209              	.LVL8:
 210 00a8 EEE7     		b	.L4
 211              	.L10:
 212              	.LBE4:
 213              	.LBB5:
  90:../../core/platform/octa/src/sysclock.c ****     Error_Handler();
 214              		.loc 1 90 5 view .LVU74
 215 00aa FFF7FEFF 		bl	Error_Handler
 216              	.LVL9:
 217              	.LBE5:
 218              		.loc 1 92 1 is_stmt 0 view .LVU75
 219 00ae F0E7     		b	.L1
 220              	.L12:
 221              		.align	2
 222              	.L11:
 223 00b0 F6011000 		.word	1049078
 224              		.cfi_endproc
 225              	.LFE123:
 227              		.text
 228              	.Letext0:
 229              		.file 2 "d:\\softwareunif\\toolchainkit\\8 2019-q3-update\\arm-none-eabi\\include\\machine\\_defau
 230              		.file 3 "d:\\softwareunif\\toolchainkit\\8 2019-q3-update\\arm-none-eabi\\include\\sys\\_stdint.h"
 231              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 232              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 233              		.file 6 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 234              		.file 7 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 235              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 236              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 237              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 238              		.file 11 "<built-in>"
ARM GAS  C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 sysclock.c
C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s:18     .text.SystemClock_Config:00000000 $t
C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s:26     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\WILKOM~1\AppData\Local\Temp\cclRKvBh.s:223    .text.SystemClock_Config:000000b0 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_ControlVoltageScaling
Error_Handler
