#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 24 05:47:14 2025
# Process ID: 8988
# Current directory: C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/edit_aes_128_ip_v1_0.runs/synth_1
# Command line: vivado.exe -log aes_128_ip_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source aes_128_ip_v1_0.tcl
# Log file: C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/edit_aes_128_ip_v1_0.runs/synth_1/aes_128_ip_v1_0.vds
# Journal file: C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/edit_aes_128_ip_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source aes_128_ip_v1_0.tcl -notrace
Command: synth_design -top aes_128_ip_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11760 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 389.168 ; gain = 97.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_128_ip_v1_0' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aes_128_ip_v1_0_S00_AXI' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:255]
INFO: [Synth 8-226] default block is never used [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:492]
INFO: [Synth 8-638] synthesizing module 'aes_128' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v:17]
INFO: [Synth 8-638] synthesizing module 'expand_key_128' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v:59]
INFO: [Synth 8-638] synthesizing module 'S4' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:32]
INFO: [Synth 8-638] synthesizing module 'S' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:59]
INFO: [Synth 8-256] done synthesizing module 'S' (1#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:59]
INFO: [Synth 8-256] done synthesizing module 'S4' (2#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:32]
INFO: [Synth 8-256] done synthesizing module 'expand_key_128' (3#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v:59]
INFO: [Synth 8-638] synthesizing module 'one_round' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/round.v:18]
INFO: [Synth 8-638] synthesizing module 'table_lookup' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:17]
INFO: [Synth 8-638] synthesizing module 'T' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:45]
INFO: [Synth 8-638] synthesizing module 'xS' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:326]
INFO: [Synth 8-256] done synthesizing module 'xS' (4#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:326]
INFO: [Synth 8-256] done synthesizing module 'T' (5#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:45]
INFO: [Synth 8-256] done synthesizing module 'table_lookup' (6#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:17]
INFO: [Synth 8-256] done synthesizing module 'one_round' (7#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/round.v:18]
INFO: [Synth 8-638] synthesizing module 'final_round' [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/round.v:50]
INFO: [Synth 8-256] done synthesizing module 'final_round' (8#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/round.v:50]
INFO: [Synth 8-256] done synthesizing module 'aes_128' (9#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v:17]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:246]
INFO: [Synth 8-256] done synthesizing module 'aes_128_ip_v1_0_S00_AXI' (10#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'aes_128_ip_v1_0' (11#1) [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0.v:4]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.000 ; gain = 148.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 441.000 ; gain = 148.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 441.000 ; gain = 148.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-6014] Unused sequential element out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 441.000 ; gain = 148.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 74    
	   5 Input     32 Bit         XORs := 36    
	   2 Input      8 Bit         XORs := 154   
+---Registers : 
	              128 Bit    Registers := 22    
	               32 Bit    Registers := 53    
	                8 Bit    Registers := 344   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 344   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  16 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module S 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module xS 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module final_round 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module aes_128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module aes_128_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  16 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_3/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_2/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_1/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element S4_0/S_0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t0/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t0/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t0/t1/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t1/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t0/t2/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t2/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t0/t3/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t3/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t0/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t0/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t1/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t1/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t2/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t2/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t3/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t3/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t2/t0/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t2/t0/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t2/t1/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t2/t1/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t2/t2/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t2/t2/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t2/t3/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t2/t3/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t3/t0/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t3/t0/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t3/t1/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t3/t1/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t3/t2/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t3/t2/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t3/t3/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t3/t3/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t0/t0/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t0/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t0/t1/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t1/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t0/t2/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t2/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t0/t3/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t0/t3/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t0/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t0/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t1/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t1/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t2/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t2/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t1/t3/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t1/t3/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t2/t0/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t2/t0/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t2/t1/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t2/t1/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
WARNING: [Synth 8-6014] Unused sequential element t2/t2/s0/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:66]
WARNING: [Synth 8-6014] Unused sequential element t2/t2/s4/out_reg was removed.  [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v:333]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design aes_128_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'aes_128_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'aes_128_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aes_128_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'aes_128_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'aes_128_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aes_128_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (aes_128_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module aes_128_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (aes_128_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module aes_128_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (aes_128_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module aes_128_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (aes_128_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module aes_128_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (aes_128_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module aes_128_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (aes_128_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module aes_128_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[127]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[126]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[125]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[124]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[123]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[122]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[121]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[120]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[119]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[118]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[117]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[116]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[115]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[114]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[113]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[112]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[111]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[110]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[109]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[108]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[107]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[106]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[105]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[104]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[103]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[102]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[101]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[100]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[99]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[98]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[97]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[96]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[95]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[94]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[93]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[92]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[91]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[90]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[89]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[88]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[87]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[86]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[85]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[84]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[83]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[82]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[81]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[80]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[79]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[78]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[77]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[76]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[75]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[74]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[73]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[72]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[71]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[70]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[69]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[68]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[67]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[66]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[65]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[64]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[63]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[62]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[61]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[60]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[59]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[58]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[57]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[56]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[55]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[54]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[53]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[52]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[51]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[50]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[49]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[48]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[47]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[46]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[45]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[44]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[43]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[42]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[41]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[40]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[39]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[38]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[37]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[36]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[35]) is unused and will be removed from module expand_key_128.
WARNING: [Synth 8-3332] Sequential element (out_1_reg[34]) is unused and will be removed from module expand_key_128.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 722.391 ; gain = 430.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 344, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|S              | out_reg          | 256x8         | Block RAM      | 
|xS             | out_reg          | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_2/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_1/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_0/out_reg | 256x8         | Block RAM      | 
|expand_key_128 | S4_0/S_3/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t3/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t0/t2/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t0/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t1/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t1/t3/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t0/s0/out_reg | 256x8         | Block RAM      | 
|one_round      | t3/t1/s4/out_reg | 256x8         | Block RAM      | 
|one_round      | t2/t3/s4/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_1/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_3/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_2/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_3/S_2/out_reg | 256x8         | Block RAM      | 
|final_round    | S4_4/S_0/out_reg | 256x8         | Block RAM      | 
+---------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 722.391 ; gain = 430.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a1/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_1/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t0/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t0/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t2/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t2/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t0/s0/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t0/s4/out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |    17|
|3     |LUT2     |  1601|
|4     |LUT3     |   449|
|5     |LUT4     |   324|
|6     |LUT6     |  1330|
|7     |MUXF7    |    64|
|8     |MUXF8    |    32|
|9     |RAMB18E1 |   172|
|10    |FDRE     |  4397|
|11    |FDSE     |     1|
|12    |IBUF     |    51|
|13    |OBUF     |    41|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------+------+
|      |Instance                       |Module                  |Cells |
+------+-------------------------------+------------------------+------+
|1     |top                            |                        |  8480|
|2     |  aes_128_ip_v1_0_S00_AXI_inst |aes_128_ip_v1_0_S00_AXI |  8387|
|3     |    aes_i                      |aes_128                 |  7676|
|4     |      a1                       |expand_key_128          |   580|
|5     |        S4_0                   |S4_303                  |   130|
|6     |          S_1                  |S_304                   |    65|
|7     |          S_3                  |S_305                   |    65|
|8     |      a10                      |expand_key_128_0        |   258|
|9     |        S4_0                   |S4_300                  |   130|
|10    |          S_1                  |S_301                   |    65|
|11    |          S_3                  |S_302                   |    65|
|12    |      a2                       |expand_key_128_1        |   483|
|13    |        S4_0                   |S4_297                  |   130|
|14    |          S_1                  |S_298                   |    65|
|15    |          S_3                  |S_299                   |    65|
|16    |      a3                       |expand_key_128_2        |   483|
|17    |        S4_0                   |S4_294                  |   130|
|18    |          S_1                  |S_295                   |    65|
|19    |          S_3                  |S_296                   |    65|
|20    |      a4                       |expand_key_128_3        |   483|
|21    |        S4_0                   |S4_291                  |   130|
|22    |          S_1                  |S_292                   |    65|
|23    |          S_3                  |S_293                   |    65|
|24    |      a5                       |expand_key_128_4        |   483|
|25    |        S4_0                   |S4_288                  |   130|
|26    |          S_1                  |S_289                   |    65|
|27    |          S_3                  |S_290                   |    65|
|28    |      a6                       |expand_key_128_5        |   483|
|29    |        S4_0                   |S4_285                  |   130|
|30    |          S_1                  |S_286                   |    65|
|31    |          S_3                  |S_287                   |    65|
|32    |      a7                       |expand_key_128_6        |   483|
|33    |        S4_0                   |S4_282                  |   130|
|34    |          S_1                  |S_283                   |    65|
|35    |          S_3                  |S_284                   |    65|
|36    |      a8                       |expand_key_128_7        |   486|
|37    |        S4_0                   |S4_279                  |   130|
|38    |          S_1                  |S_280                   |    65|
|39    |          S_3                  |S_281                   |    65|
|40    |      a9                       |expand_key_128_8        |   486|
|41    |        S4_0                   |S4_276                  |   130|
|42    |          S_1                  |S_277                   |    65|
|43    |          S_3                  |S_278                   |    65|
|44    |      r1                       |one_round               |   272|
|45    |        t0                     |table_lookup_248        |    36|
|46    |          t0                   |T_270                   |    18|
|47    |            s0__0              |S_274                   |     1|
|48    |            s4                 |xS_275                  |    17|
|49    |          t2                   |T_271                   |    18|
|50    |            s0__0              |S_272                   |     1|
|51    |            s4                 |xS_273                  |    17|
|52    |        t1                     |table_lookup_249        |    36|
|53    |          t0                   |T_264                   |    18|
|54    |            s0__0              |S_268                   |     1|
|55    |            s4                 |xS_269                  |    17|
|56    |          t2                   |T_265                   |    18|
|57    |            s0__0              |S_266                   |     1|
|58    |            s4                 |xS_267                  |    17|
|59    |        t2                     |table_lookup_250        |    36|
|60    |          t0                   |T_258                   |    18|
|61    |            s0__0              |S_262                   |     1|
|62    |            s4                 |xS_263                  |    17|
|63    |          t2                   |T_259                   |    18|
|64    |            s0__0              |S_260                   |     1|
|65    |            s4                 |xS_261                  |    17|
|66    |        t3                     |table_lookup_251        |    36|
|67    |          t0                   |T_252                   |    18|
|68    |            s0__0              |S_256                   |     1|
|69    |            s4                 |xS_257                  |    17|
|70    |          t2                   |T_253                   |    18|
|71    |            s0__0              |S_254                   |     1|
|72    |            s4                 |xS_255                  |    17|
|73    |      r2                       |one_round_9             |   272|
|74    |        t0                     |table_lookup_220        |    36|
|75    |          t0                   |T_242                   |    18|
|76    |            s0                 |S_246                   |     1|
|77    |            s4                 |xS_247                  |    17|
|78    |          t2                   |T_243                   |    18|
|79    |            s0                 |S_244                   |     1|
|80    |            s4                 |xS_245                  |    17|
|81    |        t1                     |table_lookup_221        |    36|
|82    |          t0                   |T_236                   |    18|
|83    |            s0                 |S_240                   |     1|
|84    |            s4                 |xS_241                  |    17|
|85    |          t2                   |T_237                   |    18|
|86    |            s0                 |S_238                   |     1|
|87    |            s4                 |xS_239                  |    17|
|88    |        t2                     |table_lookup_222        |    36|
|89    |          t0                   |T_230                   |    18|
|90    |            s0                 |S_234                   |     1|
|91    |            s4                 |xS_235                  |    17|
|92    |          t2                   |T_231                   |    18|
|93    |            s0                 |S_232                   |     1|
|94    |            s4                 |xS_233                  |    17|
|95    |        t3                     |table_lookup_223        |    36|
|96    |          t0                   |T_224                   |    18|
|97    |            s0                 |S_228                   |     1|
|98    |            s4                 |xS_229                  |    17|
|99    |          t2                   |T_225                   |    18|
|100   |            s0                 |S_226                   |     1|
|101   |            s4                 |xS_227                  |    17|
|102   |      r3                       |one_round_10            |   272|
|103   |        t0                     |table_lookup_192        |    36|
|104   |          t0                   |T_214                   |    18|
|105   |            s0                 |S_218                   |     1|
|106   |            s4                 |xS_219                  |    17|
|107   |          t2                   |T_215                   |    18|
|108   |            s0                 |S_216                   |     1|
|109   |            s4                 |xS_217                  |    17|
|110   |        t1                     |table_lookup_193        |    36|
|111   |          t0                   |T_208                   |    18|
|112   |            s0                 |S_212                   |     1|
|113   |            s4                 |xS_213                  |    17|
|114   |          t2                   |T_209                   |    18|
|115   |            s0                 |S_210                   |     1|
|116   |            s4                 |xS_211                  |    17|
|117   |        t2                     |table_lookup_194        |    36|
|118   |          t0                   |T_202                   |    18|
|119   |            s0                 |S_206                   |     1|
|120   |            s4                 |xS_207                  |    17|
|121   |          t2                   |T_203                   |    18|
|122   |            s0                 |S_204                   |     1|
|123   |            s4                 |xS_205                  |    17|
|124   |        t3                     |table_lookup_195        |    36|
|125   |          t0                   |T_196                   |    18|
|126   |            s0                 |S_200                   |     1|
|127   |            s4                 |xS_201                  |    17|
|128   |          t2                   |T_197                   |    18|
|129   |            s0                 |S_198                   |     1|
|130   |            s4                 |xS_199                  |    17|
|131   |      r4                       |one_round_11            |   272|
|132   |        t0                     |table_lookup_164        |    36|
|133   |          t0                   |T_186                   |    18|
|134   |            s0                 |S_190                   |     1|
|135   |            s4                 |xS_191                  |    17|
|136   |          t2                   |T_187                   |    18|
|137   |            s0                 |S_188                   |     1|
|138   |            s4                 |xS_189                  |    17|
|139   |        t1                     |table_lookup_165        |    36|
|140   |          t0                   |T_180                   |    18|
|141   |            s0                 |S_184                   |     1|
|142   |            s4                 |xS_185                  |    17|
|143   |          t2                   |T_181                   |    18|
|144   |            s0                 |S_182                   |     1|
|145   |            s4                 |xS_183                  |    17|
|146   |        t2                     |table_lookup_166        |    36|
|147   |          t0                   |T_174                   |    18|
|148   |            s0                 |S_178                   |     1|
|149   |            s4                 |xS_179                  |    17|
|150   |          t2                   |T_175                   |    18|
|151   |            s0                 |S_176                   |     1|
|152   |            s4                 |xS_177                  |    17|
|153   |        t3                     |table_lookup_167        |    36|
|154   |          t0                   |T_168                   |    18|
|155   |            s0                 |S_172                   |     1|
|156   |            s4                 |xS_173                  |    17|
|157   |          t2                   |T_169                   |    18|
|158   |            s0                 |S_170                   |     1|
|159   |            s4                 |xS_171                  |    17|
|160   |      r5                       |one_round_12            |   272|
|161   |        t0                     |table_lookup_136        |    36|
|162   |          t0                   |T_158                   |    18|
|163   |            s0                 |S_162                   |     1|
|164   |            s4                 |xS_163                  |    17|
|165   |          t2                   |T_159                   |    18|
|166   |            s0                 |S_160                   |     1|
|167   |            s4                 |xS_161                  |    17|
|168   |        t1                     |table_lookup_137        |    36|
|169   |          t0                   |T_152                   |    18|
|170   |            s0                 |S_156                   |     1|
|171   |            s4                 |xS_157                  |    17|
|172   |          t2                   |T_153                   |    18|
|173   |            s0                 |S_154                   |     1|
|174   |            s4                 |xS_155                  |    17|
|175   |        t2                     |table_lookup_138        |    36|
|176   |          t0                   |T_146                   |    18|
|177   |            s0                 |S_150                   |     1|
|178   |            s4                 |xS_151                  |    17|
|179   |          t2                   |T_147                   |    18|
|180   |            s0                 |S_148                   |     1|
|181   |            s4                 |xS_149                  |    17|
|182   |        t3                     |table_lookup_139        |    36|
|183   |          t0                   |T_140                   |    18|
|184   |            s0                 |S_144                   |     1|
|185   |            s4                 |xS_145                  |    17|
|186   |          t2                   |T_141                   |    18|
|187   |            s0                 |S_142                   |     1|
|188   |            s4                 |xS_143                  |    17|
|189   |      r6                       |one_round_13            |   272|
|190   |        t0                     |table_lookup_108        |    36|
|191   |          t0                   |T_130                   |    18|
|192   |            s0                 |S_134                   |     1|
|193   |            s4                 |xS_135                  |    17|
|194   |          t2                   |T_131                   |    18|
|195   |            s0                 |S_132                   |     1|
|196   |            s4                 |xS_133                  |    17|
|197   |        t1                     |table_lookup_109        |    36|
|198   |          t0                   |T_124                   |    18|
|199   |            s0                 |S_128                   |     1|
|200   |            s4                 |xS_129                  |    17|
|201   |          t2                   |T_125                   |    18|
|202   |            s0                 |S_126                   |     1|
|203   |            s4                 |xS_127                  |    17|
|204   |        t2                     |table_lookup_110        |    36|
|205   |          t0                   |T_118                   |    18|
|206   |            s0                 |S_122                   |     1|
|207   |            s4                 |xS_123                  |    17|
|208   |          t2                   |T_119                   |    18|
|209   |            s0                 |S_120                   |     1|
|210   |            s4                 |xS_121                  |    17|
|211   |        t3                     |table_lookup_111        |    36|
|212   |          t0                   |T_112                   |    18|
|213   |            s0                 |S_116                   |     1|
|214   |            s4                 |xS_117                  |    17|
|215   |          t2                   |T_113                   |    18|
|216   |            s0                 |S_114                   |     1|
|217   |            s4                 |xS_115                  |    17|
|218   |      r7                       |one_round_14            |   272|
|219   |        t0                     |table_lookup_80         |    36|
|220   |          t0                   |T_102                   |    18|
|221   |            s0                 |S_106                   |     1|
|222   |            s4                 |xS_107                  |    17|
|223   |          t2                   |T_103                   |    18|
|224   |            s0                 |S_104                   |     1|
|225   |            s4                 |xS_105                  |    17|
|226   |        t1                     |table_lookup_81         |    36|
|227   |          t0                   |T_96                    |    18|
|228   |            s0                 |S_100                   |     1|
|229   |            s4                 |xS_101                  |    17|
|230   |          t2                   |T_97                    |    18|
|231   |            s0                 |S_98                    |     1|
|232   |            s4                 |xS_99                   |    17|
|233   |        t2                     |table_lookup_82         |    36|
|234   |          t0                   |T_90                    |    18|
|235   |            s0                 |S_94                    |     1|
|236   |            s4                 |xS_95                   |    17|
|237   |          t2                   |T_91                    |    18|
|238   |            s0                 |S_92                    |     1|
|239   |            s4                 |xS_93                   |    17|
|240   |        t3                     |table_lookup_83         |    36|
|241   |          t0                   |T_84                    |    18|
|242   |            s0                 |S_88                    |     1|
|243   |            s4                 |xS_89                   |    17|
|244   |          t2                   |T_85                    |    18|
|245   |            s0                 |S_86                    |     1|
|246   |            s4                 |xS_87                   |    17|
|247   |      r8                       |one_round_15            |   272|
|248   |        t0                     |table_lookup_52         |    36|
|249   |          t0                   |T_74                    |    18|
|250   |            s0                 |S_78                    |     1|
|251   |            s4                 |xS_79                   |    17|
|252   |          t2                   |T_75                    |    18|
|253   |            s0                 |S_76                    |     1|
|254   |            s4                 |xS_77                   |    17|
|255   |        t1                     |table_lookup_53         |    36|
|256   |          t0                   |T_68                    |    18|
|257   |            s0                 |S_72                    |     1|
|258   |            s4                 |xS_73                   |    17|
|259   |          t2                   |T_69                    |    18|
|260   |            s0                 |S_70                    |     1|
|261   |            s4                 |xS_71                   |    17|
|262   |        t2                     |table_lookup_54         |    36|
|263   |          t0                   |T_62                    |    18|
|264   |            s0                 |S_66                    |     1|
|265   |            s4                 |xS_67                   |    17|
|266   |          t2                   |T_63                    |    18|
|267   |            s0                 |S_64                    |     1|
|268   |            s4                 |xS_65                   |    17|
|269   |        t3                     |table_lookup_55         |    36|
|270   |          t0                   |T_56                    |    18|
|271   |            s0                 |S_60                    |     1|
|272   |            s4                 |xS_61                   |    17|
|273   |          t2                   |T_57                    |    18|
|274   |            s0                 |S_58                    |     1|
|275   |            s4                 |xS_59                   |    17|
|276   |      r9                       |one_round_16            |   272|
|277   |        t0                     |table_lookup            |    36|
|278   |          t0                   |T_46                    |    18|
|279   |            s0                 |S_50                    |     1|
|280   |            s4                 |xS_51                   |    17|
|281   |          t2                   |T_47                    |    18|
|282   |            s0                 |S_48                    |     1|
|283   |            s4                 |xS_49                   |    17|
|284   |        t1                     |table_lookup_27         |    36|
|285   |          t0                   |T_40                    |    18|
|286   |            s0                 |S_44                    |     1|
|287   |            s4                 |xS_45                   |    17|
|288   |          t2                   |T_41                    |    18|
|289   |            s0                 |S_42                    |     1|
|290   |            s4                 |xS_43                   |    17|
|291   |        t2                     |table_lookup_28         |    36|
|292   |          t0                   |T_34                    |    18|
|293   |            s0                 |S_38                    |     1|
|294   |            s4                 |xS_39                   |    17|
|295   |          t2                   |T_35                    |    18|
|296   |            s0                 |S_36                    |     1|
|297   |            s4                 |xS_37                   |    17|
|298   |        t3                     |table_lookup_29         |    36|
|299   |          t0                   |T                       |    18|
|300   |            s0                 |S_32                    |     1|
|301   |            s4                 |xS_33                   |    17|
|302   |          t2                   |T_30                    |    18|
|303   |            s0                 |S_31                    |     1|
|304   |            s4                 |xS                      |    17|
|305   |      rf                       |final_round             |   136|
|306   |        S4_1                   |S4                      |     2|
|307   |          S_1                  |S_25                    |     1|
|308   |          S_3                  |S_26                    |     1|
|309   |        S4_2                   |S4_17                   |     2|
|310   |          S_1                  |S_23                    |     1|
|311   |          S_3                  |S_24                    |     1|
|312   |        S4_3                   |S4_18                   |     2|
|313   |          S_1                  |S_21                    |     1|
|314   |          S_3                  |S_22                    |     1|
|315   |        S4_4                   |S4_19                   |     2|
|316   |          S_1                  |S                       |     1|
|317   |          S_3                  |S_20                    |     1|
+------+-------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 726.383 ; gain = 434.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 497 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 726.383 ; gain = 434.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 726.383 ; gain = 434.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 798.859 ; gain = 518.773
INFO: [Common 17-1381] The checkpoint 'C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/edit_aes_128_ip_v1_0.runs/synth_1/aes_128_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aes_128_ip_v1_0_utilization_synth.rpt -pb aes_128_ip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 798.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 24 05:48:07 2025...
