Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Sep 17 22:40:40 2015
| Host         : zombie running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file OLED_ip_timing_summary_routed.rpt -rpx OLED_ip_timing_summary_routed.rpx
| Design       : OLED_ip
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.860        0.000                      0                  800        0.140        0.000                      0                  800        4.500        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.860        0.000                      0                  800        0.140        0.000                      0                  800        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Example/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.834ns (24.618%)  route 5.616ns (75.382%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.830     5.592    Example/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Example/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  Example/current_state_reg[8]/Q
                         net (fo=21, routed)          1.459     7.507    Example/current_state[8]
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.152     7.659 f  Example/current_state[88]_i_14/O
                         net (fo=5, routed)           0.875     8.535    Example/current_state[88]_i_14_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.348     8.883 r  Example/temp_spi_data[5]_i_21/O
                         net (fo=1, routed)           0.445     9.327    Example/temp_spi_data[5]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  Example/temp_spi_data[5]_i_15/O
                         net (fo=1, routed)           0.403     9.854    Example/temp_spi_data[5]_i_15_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.978 r  Example/temp_spi_data[5]_i_6/O
                         net (fo=2, routed)           0.447    10.425    Example/temp_spi_data[5]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  Example/after_state[88]_i_4/O
                         net (fo=3, routed)           0.609    11.158    Example/after_state[88]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    11.308 r  Example/current_state[57]_i_2/O
                         net (fo=7, routed)           0.846    12.154    Example/DELAY_COMP/current_state_reg[16]_1
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.356    12.510 r  Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.532    13.042    Example/DELAY_COMP_n_3
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.652    15.135    Example/CLK_IBUF_BUFG
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[16]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y12          FDSE (Setup_fdse_C_S)       -0.631    14.902    Example/current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Example/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.834ns (24.618%)  route 5.616ns (75.382%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.830     5.592    Example/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Example/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  Example/current_state_reg[8]/Q
                         net (fo=21, routed)          1.459     7.507    Example/current_state[8]
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.152     7.659 f  Example/current_state[88]_i_14/O
                         net (fo=5, routed)           0.875     8.535    Example/current_state[88]_i_14_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.348     8.883 r  Example/temp_spi_data[5]_i_21/O
                         net (fo=1, routed)           0.445     9.327    Example/temp_spi_data[5]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  Example/temp_spi_data[5]_i_15/O
                         net (fo=1, routed)           0.403     9.854    Example/temp_spi_data[5]_i_15_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.978 r  Example/temp_spi_data[5]_i_6/O
                         net (fo=2, routed)           0.447    10.425    Example/temp_spi_data[5]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  Example/after_state[88]_i_4/O
                         net (fo=3, routed)           0.609    11.158    Example/after_state[88]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    11.308 r  Example/current_state[57]_i_2/O
                         net (fo=7, routed)           0.846    12.154    Example/DELAY_COMP/current_state_reg[16]_1
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.356    12.510 r  Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.532    13.042    Example/DELAY_COMP_n_3
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.652    15.135    Example/CLK_IBUF_BUFG
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[34]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y12          FDSE (Setup_fdse_C_S)       -0.631    14.902    Example/current_state_reg[34]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Example/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[37]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.834ns (24.618%)  route 5.616ns (75.382%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.830     5.592    Example/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Example/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  Example/current_state_reg[8]/Q
                         net (fo=21, routed)          1.459     7.507    Example/current_state[8]
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.152     7.659 f  Example/current_state[88]_i_14/O
                         net (fo=5, routed)           0.875     8.535    Example/current_state[88]_i_14_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.348     8.883 r  Example/temp_spi_data[5]_i_21/O
                         net (fo=1, routed)           0.445     9.327    Example/temp_spi_data[5]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  Example/temp_spi_data[5]_i_15/O
                         net (fo=1, routed)           0.403     9.854    Example/temp_spi_data[5]_i_15_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.978 r  Example/temp_spi_data[5]_i_6/O
                         net (fo=2, routed)           0.447    10.425    Example/temp_spi_data[5]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  Example/after_state[88]_i_4/O
                         net (fo=3, routed)           0.609    11.158    Example/after_state[88]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    11.308 r  Example/current_state[57]_i_2/O
                         net (fo=7, routed)           0.846    12.154    Example/DELAY_COMP/current_state_reg[16]_1
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.356    12.510 r  Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.532    13.042    Example/DELAY_COMP_n_3
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[37]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.652    15.135    Example/CLK_IBUF_BUFG
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[37]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y12          FDSE (Setup_fdse_C_S)       -0.631    14.902    Example/current_state_reg[37]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Example/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.834ns (24.618%)  route 5.616ns (75.382%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.830     5.592    Example/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Example/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  Example/current_state_reg[8]/Q
                         net (fo=21, routed)          1.459     7.507    Example/current_state[8]
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.152     7.659 f  Example/current_state[88]_i_14/O
                         net (fo=5, routed)           0.875     8.535    Example/current_state[88]_i_14_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.348     8.883 r  Example/temp_spi_data[5]_i_21/O
                         net (fo=1, routed)           0.445     9.327    Example/temp_spi_data[5]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  Example/temp_spi_data[5]_i_15/O
                         net (fo=1, routed)           0.403     9.854    Example/temp_spi_data[5]_i_15_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.978 r  Example/temp_spi_data[5]_i_6/O
                         net (fo=2, routed)           0.447    10.425    Example/temp_spi_data[5]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  Example/after_state[88]_i_4/O
                         net (fo=3, routed)           0.609    11.158    Example/after_state[88]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    11.308 r  Example/current_state[57]_i_2/O
                         net (fo=7, routed)           0.846    12.154    Example/DELAY_COMP/current_state_reg[16]_1
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.356    12.510 r  Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.532    13.042    Example/DELAY_COMP_n_3
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.652    15.135    Example/CLK_IBUF_BUFG
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[40]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y12          FDSE (Setup_fdse_C_S)       -0.631    14.902    Example/current_state_reg[40]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Example/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.834ns (24.618%)  route 5.616ns (75.382%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.830     5.592    Example/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Example/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  Example/current_state_reg[8]/Q
                         net (fo=21, routed)          1.459     7.507    Example/current_state[8]
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.152     7.659 f  Example/current_state[88]_i_14/O
                         net (fo=5, routed)           0.875     8.535    Example/current_state[88]_i_14_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.348     8.883 r  Example/temp_spi_data[5]_i_21/O
                         net (fo=1, routed)           0.445     9.327    Example/temp_spi_data[5]_i_21_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  Example/temp_spi_data[5]_i_15/O
                         net (fo=1, routed)           0.403     9.854    Example/temp_spi_data[5]_i_15_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.978 r  Example/temp_spi_data[5]_i_6/O
                         net (fo=2, routed)           0.447    10.425    Example/temp_spi_data[5]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  Example/after_state[88]_i_4/O
                         net (fo=3, routed)           0.609    11.158    Example/after_state[88]_i_4_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    11.308 r  Example/current_state[57]_i_2/O
                         net (fo=7, routed)           0.846    12.154    Example/DELAY_COMP/current_state_reg[16]_1
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.356    12.510 r  Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.532    13.042    Example/DELAY_COMP_n_3
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.652    15.135    Example/CLK_IBUF_BUFG
    SLICE_X3Y12          FDSE                                         r  Example/current_state_reg[48]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y12          FDSE (Setup_fdse_C_S)       -0.631    14.902    Example/current_state_reg[48]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 Init/current_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 1.552ns (19.919%)  route 6.240ns (80.081%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.751     5.513    Init/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  Init/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.969 f  Init/current_state_reg[17]/Q
                         net (fo=120, routed)         1.684     7.654    Init/current_state_reg_n_0_[17]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  Init/after_state[94]_i_69/O
                         net (fo=1, routed)           0.433     8.211    Init/after_state[94]_i_69_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     8.335 f  Init/after_state[94]_i_50/O
                         net (fo=2, routed)           0.783     9.117    Init/after_state[94]_i_50_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.241 r  Init/after_state[94]_i_27/O
                         net (fo=2, routed)           0.809    10.050    Init/after_state[94]_i_27_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.150    10.200 r  Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.445    10.645    Init/temp_spi_data[7]_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.326    10.971 r  Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.450    11.421    Init/after_state[94]_i_8_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.599    12.145    Init/after_state[94]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.269 r  Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.037    13.305    Init/after_state[94]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Init/after_state_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.577    15.060    Init/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Init/after_state_reg[52]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    15.250    Init/after_state_reg[52]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 Init/current_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 1.552ns (19.919%)  route 6.240ns (80.081%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.751     5.513    Init/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  Init/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.969 f  Init/current_state_reg[17]/Q
                         net (fo=120, routed)         1.684     7.654    Init/current_state_reg_n_0_[17]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  Init/after_state[94]_i_69/O
                         net (fo=1, routed)           0.433     8.211    Init/after_state[94]_i_69_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     8.335 f  Init/after_state[94]_i_50/O
                         net (fo=2, routed)           0.783     9.117    Init/after_state[94]_i_50_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.241 r  Init/after_state[94]_i_27/O
                         net (fo=2, routed)           0.809    10.050    Init/after_state[94]_i_27_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.150    10.200 r  Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.445    10.645    Init/temp_spi_data[7]_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.326    10.971 r  Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.450    11.421    Init/after_state[94]_i_8_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.599    12.145    Init/after_state[94]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.269 r  Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.037    13.305    Init/after_state[94]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Init/after_state_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.577    15.060    Init/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Init/after_state_reg[67]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    15.250    Init/after_state_reg[67]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 Init/current_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 1.552ns (20.157%)  route 6.148ns (79.843%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.751     5.513    Init/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  Init/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.969 f  Init/current_state_reg[17]/Q
                         net (fo=120, routed)         1.684     7.654    Init/current_state_reg_n_0_[17]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  Init/after_state[94]_i_69/O
                         net (fo=1, routed)           0.433     8.211    Init/after_state[94]_i_69_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     8.335 f  Init/after_state[94]_i_50/O
                         net (fo=2, routed)           0.783     9.117    Init/after_state[94]_i_50_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.241 r  Init/after_state[94]_i_27/O
                         net (fo=2, routed)           0.809    10.050    Init/after_state[94]_i_27_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.150    10.200 r  Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.445    10.645    Init/temp_spi_data[7]_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.326    10.971 r  Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.450    11.421    Init/after_state[94]_i_8_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.599    12.145    Init/after_state[94]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.269 r  Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.944    13.213    Init/after_state[94]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  Init/after_state_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.576    15.059    Init/CLK_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  Init/after_state_reg[42]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.205    15.213    Init/after_state_reg[42]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 Init/current_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 1.552ns (20.191%)  route 6.135ns (79.809%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.751     5.513    Init/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  Init/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.969 f  Init/current_state_reg[17]/Q
                         net (fo=120, routed)         1.684     7.654    Init/current_state_reg_n_0_[17]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  Init/after_state[94]_i_69/O
                         net (fo=1, routed)           0.433     8.211    Init/after_state[94]_i_69_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     8.335 f  Init/after_state[94]_i_50/O
                         net (fo=2, routed)           0.783     9.117    Init/after_state[94]_i_50_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.241 r  Init/after_state[94]_i_27/O
                         net (fo=2, routed)           0.809    10.050    Init/after_state[94]_i_27_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.150    10.200 r  Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.445    10.645    Init/temp_spi_data[7]_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.326    10.971 r  Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.450    11.421    Init/after_state[94]_i_8_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.599    12.145    Init/after_state[94]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.269 r  Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.932    13.200    Init/after_state[94]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  Init/after_state_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.576    15.059    Init/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  Init/after_state_reg[34]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.213    Init/after_state_reg[34]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -13.200    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 Init/current_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 1.552ns (20.191%)  route 6.135ns (79.809%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.751     5.513    Init/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  Init/current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.969 f  Init/current_state_reg[17]/Q
                         net (fo=120, routed)         1.684     7.654    Init/current_state_reg_n_0_[17]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  Init/after_state[94]_i_69/O
                         net (fo=1, routed)           0.433     8.211    Init/after_state[94]_i_69_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     8.335 f  Init/after_state[94]_i_50/O
                         net (fo=2, routed)           0.783     9.117    Init/after_state[94]_i_50_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.241 r  Init/after_state[94]_i_27/O
                         net (fo=2, routed)           0.809    10.050    Init/after_state[94]_i_27_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.150    10.200 r  Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.445    10.645    Init/temp_spi_data[7]_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.326    10.971 r  Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.450    11.421    Init/after_state[94]_i_8_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.599    12.145    Init/after_state[94]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.269 r  Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.932    13.200    Init/after_state[94]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  Init/after_state_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.576    15.059    Init/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  Init/after_state_reg[86]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.213    Init/after_state_reg[86]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -13.200    
  -------------------------------------------------------------------
                         slack                                  2.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.584     1.531    Init/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  Init/temp_spi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  Init/temp_spi_data_reg[2]/Q
                         net (fo=1, routed)           0.087     1.759    Init/SPI_COMP/temp_spi_data_reg[7][2]
    SLICE_X14Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  Init/SPI_COMP/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Init/SPI_COMP/shift_register[2]_i_1_n_0
    SLICE_X14Y27         FDRE                                         r  Init/SPI_COMP/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.850     2.044    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  Init/SPI_COMP/shift_register_reg[2]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X14Y27         FDRE (Hold_fdre_C_D)         0.120     1.664    Init/SPI_COMP/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.500%)  route 0.231ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.589     1.536    Example/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.231     1.931    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.890     2.085    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.767    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/DELAY_COMP/current_state_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.584     1.531    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDSE (Prop_fdse_C_Q)         0.141     1.672 f  Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.121     1.793    Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.048     1.841 r  Example/DELAY_COMP/current_state[24]_i_1/O
                         net (fo=1, routed)           0.000     1.841    Example/DELAY_COMP/p_1_in[24]
    SLICE_X8Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.850     2.044    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X8Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[24]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X8Y27          FDSE (Hold_fdse_C_D)         0.131     1.675    Example/DELAY_COMP/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Example/after_char_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/after_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.654%)  route 0.123ns (39.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.621     1.568    Example/CLK_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  Example/after_char_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Example/after_char_state_reg[0]/Q
                         net (fo=8, routed)           0.123     1.831    Example/after_char_state_reg_n_0_[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.048     1.879 r  Example/after_state[24]_i_1/O
                         net (fo=1, routed)           0.000     1.879    Example/after_state[24]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  Example/after_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.890     2.084    Example/CLK_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  Example/after_state_reg[24]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.131     1.712    Example/after_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/DELAY_COMP/current_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.584     1.531    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.125     1.797    Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.048     1.845 r  Example/DELAY_COMP/current_state[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    Example/DELAY_COMP/p_1_in[26]
    SLICE_X8Y27          FDRE                                         r  Example/DELAY_COMP/current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.850     2.044    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  Example/DELAY_COMP/current_state_reg[26]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.131     1.675    Example/DELAY_COMP/current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/DELAY_COMP/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.584     1.531    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDSE (Prop_fdse_C_Q)         0.141     1.672 f  Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.121     1.793    Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.045     1.838 r  Example/DELAY_COMP/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    Example/DELAY_COMP/p_1_in[0]
    SLICE_X8Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.850     2.044    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X8Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[0]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X8Y27          FDSE (Hold_fdse_C_D)         0.120     1.664    Example/DELAY_COMP/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/DELAY_COMP/current_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.584     1.531    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.125     1.797    Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  Example/DELAY_COMP/current_state[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    Example/DELAY_COMP/p_1_in[19]
    SLICE_X8Y27          FDRE                                         r  Example/DELAY_COMP/current_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.850     2.044    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  Example/DELAY_COMP/current_state_reg[19]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.665    Example/DELAY_COMP/current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Example/after_state_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[43]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.619     1.566    Example/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Example/after_state_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Example/after_state_reg[43]/Q
                         net (fo=1, routed)           0.139     1.846    Example/after_state_reg_n_0_[43]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.047     1.893 r  Example/current_state[43]_i_1/O
                         net (fo=1, routed)           0.000     1.893    Example/current_state[43]_i_1_n_0
    SLICE_X6Y13          FDSE                                         r  Example/current_state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.887     2.081    Example/CLK_IBUF_BUFG
    SLICE_X6Y13          FDSE                                         r  Example/current_state_reg[43]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X6Y13          FDSE (Hold_fdse_C_D)         0.131     1.710    Example/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Example/after_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.619     1.566    Example/CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  Example/after_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  Example/after_state_reg[26]/Q
                         net (fo=1, routed)           0.082     1.812    Example/after_state_reg_n_0_[26]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  Example/current_state[26]_i_1/O
                         net (fo=1, routed)           0.000     1.857    Example/current_state[26]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  Example/current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.888     2.082    Example/CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Example/current_state_reg[26]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.670    Example/current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/falling_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.581     1.528    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X18Y26         FDRE                                         r  Init/SPI_COMP/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  Init/SPI_COMP/FSM_sequential_current_state_reg[2]/Q
                         net (fo=17, routed)          0.085     1.777    Init/SPI_COMP/FSM_sequential_current_state_reg_n_0_[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.822 r  Init/SPI_COMP/falling_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    Init/SPI_COMP/falling_i_1__0_n_0
    SLICE_X19Y26         FDRE                                         r  Init/SPI_COMP/falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.848     2.042    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  Init/SPI_COMP/falling_reg/C
                         clock pessimism             -0.501     1.541    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.091     1.632    Init/SPI_COMP/falling_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y22    Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y23   Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y23   Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y19    Example/current_state_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31   Init/current_state_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y30   Init/current_state_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y17    Example/after_page_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y17    Example/after_page_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    Example/after_page_state_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y15    Example/after_page_state_reg[45]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y14    Example/after_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13    Example/after_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13    Example/after_state_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41   Init/DELAY_COMP/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41   Init/DELAY_COMP/clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41   Init/DELAY_COMP/clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42   Init/DELAY_COMP/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42   Init/DELAY_COMP/clk_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42   Init/DELAY_COMP/clk_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42   Init/DELAY_COMP/clk_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y40   Init/DELAY_COMP/clk_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y40   Init/DELAY_COMP/clk_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y40   Init/DELAY_COMP/clk_counter_reg[7]/C



