# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do iir.do
# IIR_tb
# IIR_Filtr
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:38 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv 
# -- Compiling module IIR
# 
# Top level modules:
# 	IIR
# End time: 16:05:38 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:38 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:05:38 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:38 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Loading package STANDARD
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(1): near "timescale": tool directive not supported
# ** Warning: ../IIR_Filtr/PLL/PLL_0002.v(1): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(1): VHDL Compiler exiting
# End time: 16:05:38 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./iir.do line 10
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../$pass/PLL/PLL_0002.v"  "
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:05 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv 
# -- Compiling module IIR
# 
# Top level modules:
# 	IIR
# End time: 16:06:05 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:05 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:06:05 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:05 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Loading package STANDARD
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(1): near "/": syntax error
# End time: 16:06:05 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./iir.do line 10
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../$pass/PLL/PLL_0002.v"  "
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:28 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv 
# -- Compiling module IIR
# 
# Top level modules:
# 	IIR
# End time: 16:06:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:28 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:06:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Loading package STANDARD
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(2): near "module": syntax error
# End time: 16:06:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./iir.do line 10
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../$pass/PLL/PLL_0002.v"  "
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:07 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv 
# -- Compiling module IIR
# 
# Top level modules:
# 	IIR
# End time: 16:07:07 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:07 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:07:07 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:07 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Loading package STANDARD
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(1): near "timescale": tool directive not supported
# ** Warning: ../IIR_Filtr/PLL/PLL_0002.v(1): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(1): VHDL Compiler exiting
# End time: 16:07:07 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./iir.do line 10
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../$pass/PLL/PLL_0002.v"  "
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:59 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv 
# -- Compiling module IIR
# 
# Top level modules:
# 	IIR
# End time: 16:08:00 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:00 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:08:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:01 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Loading package STANDARD
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(1): near "timescale": tool directive not supported
# ** Warning: ../IIR_Filtr/PLL/PLL_0002.v(1): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../IIR_Filtr/PLL/PLL_0002.v(1): VHDL Compiler exiting
# End time: 16:08:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./iir.do line 10
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../$pass/PLL/PLL_0002.v"  "
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:46 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv 
# -- Compiling module IIR
# 
# Top level modules:
# 	IIR
# End time: 16:08:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:46 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:08:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:47 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 16:08:47 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:47 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 16:08:48 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:49 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:08:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:49 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:08:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:49 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 16:08:50 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:08:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:08:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 16:08:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:08:51 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:51 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:08:51 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:51 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 16:08:51 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 16:08:51 on Feb 20,2022
# ** Error: (vsim-3170) Could not find 'IIR_tb'.
#         Searched libraries:
#             D:/intelFPGA/18.1/IIR_Filtr/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./iir.do PAUSED at line 56
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:27 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 16:09:27 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:27 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:09:27 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:27 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 16:09:27 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:27 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 16:09:29 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:09:30 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:30 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:09:30 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:30 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 16:09:30 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:30 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:09:30 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:30 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:09:30 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:31 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 16:09:31 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:31 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:09:31 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:31 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:09:31 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:31 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 16:09:31 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 16:08:51 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.PLL
# Loading work.PLL_0002
# Loading work.altera_lnsim_functions
# Loading work.altera_pll
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading work.dps_extra_kick
# Loading work.dprio_init
# Loading work.altera_generic_pll_functions
# Loading work.generic_pll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3017) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp File: ../IIR_Filtr/PLL.v
# ** Warning: (vsim-3722) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Missing connection for port 'locked'.
# ** Warning: (vsim-3017) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp/pll_inst/altera_pll_i File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(33): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(49).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(32): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(31): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(30): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(27): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(26): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(25): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: Design size of 10888 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Adjusting output period from 98814.229249 to 101052.631579
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 10.12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 50526.315789
# Info: output_clock_low_period = 50526.315789
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(29)
#    Time: 1023 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 29
run
run
run
run
run
run
run
run
run
run
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:55 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 16:13:55 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:55 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:13:56 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:56 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 16:13:56 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:56 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 16:13:58 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:13:59 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:13:59 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 16:13:59 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:59 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:14:00 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:00 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:14:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:00 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 16:14:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:00 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:14:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:00 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:14:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:00 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 16:14:01 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:14:06 on Feb 20,2022, Elapsed time: 0:05:15
# Errors: 1, Warnings: 31
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 16:14:06 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.PLL
# Loading work.PLL_0002
# Loading work.altera_lnsim_functions
# Loading work.altera_pll
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading work.dps_extra_kick
# Loading work.dprio_init
# Loading work.altera_generic_pll_functions
# Loading work.generic_pll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3017) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp File: ../IIR_Filtr/PLL.v
# ** Warning: (vsim-3722) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Missing connection for port 'locked'.
# ** Warning: (vsim-3017) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp/pll_inst/altera_pll_i File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(33): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(49).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(32): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(31): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(30): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(27): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(26): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(25): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: Design size of 10888 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Adjusting output period from 98814.229249 to 101052.631579
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 10.12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 50526.315789
# Info: output_clock_low_period = 50526.315789
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 1023030 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# ** Warning: (vlog-2121) ../IIR_Filtr/IIR.sv(18): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 16:49:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:35 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 16:49:35 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:36 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 16:49:36 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:36 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 16:49:38 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:38 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:49:38 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:39 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:49:39 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:39 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 16:49:39 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:39 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:49:39 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:39 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:49:39 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:39 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 16:49:40 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:40 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:49:40 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:40 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 16:49:40 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:40 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 16:49:40 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:49:43 on Feb 20,2022, Elapsed time: 0:35:37
# Errors: 0, Warnings: 32
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 16:49:43 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.PLL
# Loading work.PLL_0002
# Loading work.altera_lnsim_functions
# Loading work.altera_pll
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading work.dps_extra_kick
# Loading work.dprio_init
# Loading work.altera_generic_pll_functions
# Loading work.generic_pll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3017) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp File: ../IIR_Filtr/PLL.v
# ** Warning: (vsim-3722) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Missing connection for port 'locked'.
# ** Warning: (vsim-3017) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp/pll_inst/altera_pll_i File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(33): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(49).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(32): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(31): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(30): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(27): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(26): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(25): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: Design size of 10888 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Adjusting output period from 98814.229249 to 101052.631579
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 10.12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 50526.315789
# Info: output_clock_low_period = 50526.315789
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 1023030 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:10 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 17:14:10 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:10 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 17:14:10 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:10 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 17:14:10 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:10 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:14:12 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:13 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:14:13 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:13 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:14:13 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 17:14:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:14:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:14:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 17:14:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:14:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:14:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 17:14:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:14:18 on Feb 20,2022, Elapsed time: 0:24:35
# Errors: 0, Warnings: 31
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 17:14:18 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.PLL
# Loading work.PLL_0002
# Loading work.altera_lnsim_functions
# Loading work.altera_pll
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading work.dps_extra_kick
# Loading work.dprio_init
# Loading work.altera_generic_pll_functions
# Loading work.generic_pll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3017) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp File: ../IIR_Filtr/PLL.v
# ** Warning: (vsim-3722) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Missing connection for port 'locked'.
# ** Warning: (vsim-3017) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp/pll_inst/altera_pll_i File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(35): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(34): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(33): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(49).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(32): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(31): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(28): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(41).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(27): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(26): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: Design size of 11259 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Adjusting output period from 98814.229249 to 101052.631579
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 10.12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 50526.315789
# Info: output_clock_low_period = 50526.315789
# Break key hit
# Simulation stop requested.
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:09 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 17:18:09 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:09 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 17:18:10 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:10 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 17:18:10 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:10 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:18:12 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:18:13 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:18:14 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 17:18:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:18:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:18:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 17:18:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:18:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:18:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 17:18:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:18 on Feb 20,2022, Elapsed time: 0:04:00
# Errors: 0, Warnings: 32
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 17:18:18 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.PLL
# Loading work.PLL_0002
# Loading work.altera_lnsim_functions
# Loading work.altera_pll
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading work.dps_extra_kick
# Loading work.dprio_init
# Loading work.altera_generic_pll_functions
# Loading work.generic_pll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3017) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp File: ../IIR_Filtr/PLL.v
# ** Warning: (vsim-3722) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Missing connection for port 'locked'.
# ** Warning: (vsim-3017) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp/pll_inst/altera_pll_i File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(35): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(34): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(33): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(49).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(32): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(31): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(28): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(41).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(27): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(26): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: Design size of 11259 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Adjusting output period from 98814.229249 to 101052.631579
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 10.12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 50526.315789
# Info: output_clock_low_period = 50526.315789
# Break key hit
# Break in Process line__45 at ../IIR_Filtr/FP_ADD/dspba_library.vhd line 45
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:30 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 17:22:30 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:30 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 17:22:30 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:30 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 17:22:31 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:31 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:22:33 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:22:33 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:22:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 17:22:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:22:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:22:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 17:22:35 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:35 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 17:22:35 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:35 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 17:22:35 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:35 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 17:22:35 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:22:47 on Feb 20,2022, Elapsed time: 0:04:29
# Errors: 0, Warnings: 32
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 17:22:47 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.PLL
# Loading work.PLL_0002
# Loading work.altera_lnsim_functions
# Loading work.altera_pll
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading work.dps_extra_kick
# Loading work.dprio_init
# Loading work.altera_generic_pll_functions
# Loading work.generic_pll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3017) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp File: ../IIR_Filtr/PLL.v
# ** Warning: (vsim-3722) ../IIR_Filtr/IIR.sv(13): [TFMPC] - Missing connection for port 'locked'.
# ** Warning: (vsim-3017) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/pll_samp/pll_inst/altera_pll_i File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) ../IIR_Filtr/PLL/PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(35): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(34): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(33): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(49).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(32): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(31): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(28): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(41).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(27): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(26): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: Design size of 11259 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Adjusting output period from 98814.229249 to 101052.631579
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = IIR_tb.dut.pll_samp.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 10.12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 50526.315789
# Info: output_clock_low_period = 50526.315789
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 1000230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:46 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 18:32:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:47 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 18:32:47 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:47 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 18:32:47 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:47 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:32:48 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:49 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:32:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:49 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 18:32:50 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 18:32:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:32:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 18:32:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:50 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 18:32:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:32:51 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 18:32:51 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 18:32:51 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:32:55 on Feb 20,2022, Elapsed time: 1:10:08
# Errors: 0, Warnings: 32
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 18:32:55 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(85).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(81).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(55): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(89).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(50): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 1000230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
# Break key hit
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:28 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 18:49:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:28 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 18:49:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:28 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 18:49:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:28 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:49:30 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:31 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:49:31 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:31 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 18:49:32 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:32 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 18:49:32 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:32 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:49:32 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:32 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 18:49:32 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:32 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 18:49:33 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:33 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 18:49:33 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:33 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 18:49:33 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:33 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 18:49:33 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:49:37 on Feb 20,2022, Elapsed time: 0:16:42
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 18:49:37 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(85).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(83).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(81).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(55): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(89).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(50): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# ** Error: ../IIR_Filtr/IIR.sv(98): (vlog-2110) Illegal reference to net "o_signal".
# ** Error: ../IIR_Filtr/IIR.sv(102): (vlog-2110) Illegal reference to net "o_signal".
# -- Compiling module IIR_tb
# End time: 18:54:43 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./iir.do line 7
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/*.sv"  "
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:04 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# ** Error: ../IIR_Filtr/IIR.sv(86): (vlog-2110) Illegal reference to net "o_signal".
# ** Error: ../IIR_Filtr/IIR.sv(92): (vlog-2110) Illegal reference to net "o_signal".
# -- Compiling module IIR_tb
# End time: 19:01:04 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./iir.do line 7
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/*.sv"  "
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:00 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 19:04:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:00 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 19:04:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:01 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 19:04:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:01 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 19:04:03 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:04:03 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:04:04 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 19:04:04 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:04:04 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:04:04 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 19:04:04 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:04:05 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:04:05 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 19:04:05 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:04:44 on Feb 20,2022, Elapsed time: 0:15:07
# Errors: 10, Warnings: 8
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 19:04:44 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(55): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(66).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(50): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:57 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 19:05:57 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:57 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 19:05:57 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:58 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 19:05:58 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:58 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 19:05:59 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:00 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:06:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:00 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:06:00 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 19:06:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:06:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:06:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 19:06:01 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:06:02 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:02 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:06:02 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:02 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 19:06:02 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:15 on Feb 20,2022, Elapsed time: 0:01:31
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 19:06:16 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(55): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(66).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(50): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:36 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 19:08:37 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:37 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 19:08:37 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:38 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 19:08:38 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:38 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 19:08:40 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:08:41 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:08:41 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 19:08:41 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:08:42 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:08:42 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 19:08:42 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 19:08:42 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 19:08:42 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:43 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 19:08:43 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:08:48 on Feb 20,2022, Elapsed time: 0:02:32
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 19:08:48 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(55): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(66).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(50): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:09 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 20:05:09 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:09 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 20:05:10 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:10 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 20:05:10 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:10 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 20:05:12 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:13 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:05:13 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:13 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:05:14 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 20:05:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:05:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:05:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:14 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 20:05:14 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:05:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:05:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:15 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 20:05:15 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:29 on Feb 20,2022, Elapsed time: 0:56:41
# Errors: 10, Warnings: 10
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 20:05:30 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(61): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(71).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(69).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(53): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 20:17:41 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:41 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 20:17:41 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 20:17:42 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:42 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 20:17:44 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:45 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:17:45 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:45 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:17:45 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:45 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 20:17:45 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:46 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:17:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:46 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:17:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:46 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 20:17:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:46 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:17:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:46 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:17:46 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:47 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 20:17:47 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:17:59 on Feb 20,2022, Elapsed time: 0:12:29
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 20:18:00 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(61): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(71).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(69).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(53): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:23 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 20:59:23 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:23 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 20:59:24 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:24 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 20:59:24 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:24 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 20:59:27 on Feb 20,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:59:27 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:59:27 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 20:59:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:59:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:59:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 20:59:29 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 20:59:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 20:59:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 20:59:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:59:42 on Feb 20,2022, Elapsed time: 0:41:42
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 20:59:42 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(61): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(71).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(69).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(53): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:29 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 21:03:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:29 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 21:03:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:30 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 21:03:30 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:30 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 21:03:32 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:33 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:03:33 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:33 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:03:33 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:33 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 21:03:34 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:03:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:03:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 21:03:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:34 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:03:34 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:35 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:03:35 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:35 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 21:03:35 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:03:53 on Feb 20,2022, Elapsed time: 0:04:11
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 21:03:54 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(61): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(71).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(69).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(53): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(25)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 25
# End time: 21:13:41 on Feb 20,2022, Elapsed time: 0:09:47
# Errors: 0, Warnings: 9
