Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Wed Sep 25 22:53:18 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
clk                                     |                     input
reset                                   |                     input
osc[0]                                  |                    output
osc[1]                                  |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk_c                                   |         clk_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
MOD1/i673_3_lut/A	->	MOD1/i673_3_lut/Z

++++ Loop2
MOD1/i667_3_lut/A	->	MOD1/i667_3_lut/Z

++++ Loop3
MOD1/i623_3_lut/A	->	MOD1/i623_3_lut/Z

++++ Loop4
MOD1/i619_3_lut/A	->	MOD1/i619_3_lut/Z

++++ Loop5
MOD1/i617_3_lut/A	->	MOD1/i617_3_lut/Z

++++ Loop6
MOD1/i963_3_lut/A	->	MOD1/i963_3_lut/Z

++++ Loop7
MOD1/i665_3_lut/A	->	MOD1/i665_3_lut/Z

++++ Loop8
MOD1/i671_3_lut/A	->	MOD1/i671_3_lut/Z

++++ Loop9
MOD1/i621_3_lut/A	->	MOD1/i621_3_lut/Z

++++ Loop10
MOD1/i957_3_lut/A	->	MOD1/i957_3_lut/Z

++++ Loop11
MOD1/i669_3_lut/A	->	MOD1/i669_3_lut/Z

++++ Loop12
MOD1/i946_3_lut/A	->	MOD1/i946_3_lut/Z

++++ Loop13
MOD1/i647_4_lut/A	->	MOD1/i647_4_lut/Z

++++ Loop14
MOD1/i641_4_lut/A	->	MOD1/i641_4_lut/Z

++++ Loop15
MOD1/i643_4_lut/A	->	MOD1/i643_4_lut/Z

++++ Loop16
MOD1/i645_4_lut/A	->	MOD1/i645_4_lut/Z

++++ Loop17
MOD1/i627_4_lut/A	->	MOD1/i627_4_lut/Z

++++ Loop18
MOD1/i629_4_lut/A	->	MOD1/i629_4_lut/Z

++++ Loop19
MOD1/i637_4_lut/A	->	MOD1/i637_4_lut/Z

++++ Loop20
MOD1/i635_3_lut/A	->	MOD1/i635_3_lut/Z

++++ Loop21
MOD1/i633_4_lut/A	->	MOD1/i633_4_lut/Z

++++ Loop22
MOD1/i615_4_lut/A	->	MOD1/i615_4_lut/Z

++++ Loop23
MOD1/i631_4_lut/A	->	MOD1/i631_4_lut/Z

++++ Loop24
MOD1/i639_4_lut/A	->	MOD1/i639_4_lut/Z

++++ Loop25
MOD1/i651_4_lut/A	->	MOD1/i651_4_lut/Z

++++ Loop26
MOD1/i655_4_lut/A	->	MOD1/i655_4_lut/Z

++++ Loop27
MOD1/i653_4_lut/A	->	MOD1/i653_4_lut/Z

++++ Loop28
MOD1/i661_4_lut/A	->	MOD1/i661_4_lut/Z

++++ Loop29
MOD1/i657_4_lut/A	->	MOD1/i657_4_lut/Z

++++ Loop30
MOD1/i659_4_lut/A	->	MOD1/i659_4_lut/Z

++++ Loop31
MOD1/i663_4_lut/A	->	MOD1/i663_4_lut/Z

++++ Loop32
MOD1/i649_4_lut/A	->	MOD1/i649_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.2  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



