# do adder_full.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:53 on May 02,2023
# vlog -work work adder_full.vo 
# -- Compiling module adder_full
# 
# Top level modules:
# 	adder_full
# End time: 09:34:53 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:53 on May 02,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module adder_full_vlg_vec_tst
# 
# Top level modules:
# 	adder_full_vlg_vec_tst
# End time: 09:34:53 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.adder_full_vlg_vec_tst 
# Start time: 09:34:57 on May 02,2023
# Loading work.adder_full_vlg_vec_tst
# Loading work.adder_full
# after#23
# ** Note: $stop    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /adder_full_vlg_vec_tst
# Break in Module adder_full_vlg_vec_tst at Waveform.vwf.vt line 51
# Stopped at Waveform.vwf.vt line 51
# End time: 09:34:57 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
