**Verilog implementation of a 3‑bit population counter**

The circuit simply adds the three input bits.  
Because the maximum value that can be produced is 3 (decimal) – which fits in two bits – the result is a 2‑bit vector.

```verilog
// ------------------------------------------------------------
// 3‑bit Population Count
// ------------------------------------------------------------
//  in  : 3‑bit input vector (each bit is either 0 or 1)
//  out : 2‑bit output vector holding the number of 1‑bits in 'in'
//
//  The module is purely combinational – no clock is required.
//
// ------------------------------------------------------------
module TopModule (
    input  wire [2:0] in,   // 3‑bit input vector
    output wire [1:0] out   // 2‑bit population count
);

    // Simple combinational sum of the three bits
    assign out = in[0] + in[1] + in[2];

endmodule
```

### Why this works

* **`assign`** makes the expression continuously evaluated, so the output changes immediately when any input bit changes (combinational logic).
* Adding three 1‑bit numbers gives a result that can be 0, 1, 2, or 3 – all of which fit in 2 bits (`[1:0]`).
* No state or clock is needed, so the module can be used anywhere a combinational pop‑count is required.

Feel free to instantiate `TopModule` in a testbench or larger design as needed.