Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 23 17:37:52 2024
| Host         : LAPTOP-KN9N3SBV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: UDIN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CU/DBEN/q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CU/DBEN/q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU/DBMIN/q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU/DBMIN/q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU/DBSEC/q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU/DBSEC/q3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CU/DBSTOP/q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CU/DBSTOP/q3_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CU/TFFEN/temp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/CU/CM10/COUNT_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/CU/CM10/COUNT_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/CU/CM10/COUNT_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: EU/CU/CS10/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS10/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS10/COUNT_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS10/COUNT_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: EU/FD1/TEMP_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/SSD/refresh_counter_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/SSD/refresh_counter_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.858        0.000                      0                   98        0.133        0.000                      0                   98        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.858        0.000                      0                   98        0.133        0.000                      0                   98        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.691ns (50.719%)  route 1.643ns (49.281%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.821     8.489    EU/FD1/clear
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515    14.856    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[0]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDRE (Setup_fdre_C_R)       -0.773    14.347    EU/FD1/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.691ns (50.719%)  route 1.643ns (49.281%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.821     8.489    EU/FD1/clear
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515    14.856    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[1]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDRE (Setup_fdre_C_R)       -0.773    14.347    EU/FD1/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.691ns (50.719%)  route 1.643ns (49.281%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.821     8.489    EU/FD1/clear
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515    14.856    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[2]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDRE (Setup_fdre_C_R)       -0.773    14.347    EU/FD1/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.691ns (50.719%)  route 1.643ns (49.281%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.821     8.489    EU/FD1/clear
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515    14.856    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDRE (Setup_fdre_C_R)       -0.773    14.347    EU/FD1/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.691ns (52.159%)  route 1.551ns (47.841%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.728     8.397    EU/FD1/clear
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDRE (Setup_fdre_C_R)       -0.773    14.321    EU/FD1/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.691ns (52.159%)  route 1.551ns (47.841%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.728     8.397    EU/FD1/clear
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDRE (Setup_fdre_C_R)       -0.773    14.321    EU/FD1/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.691ns (52.159%)  route 1.551ns (47.841%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.728     8.397    EU/FD1/clear
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDRE (Setup_fdre_C_R)       -0.773    14.321    EU/FD1/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.691ns (52.159%)  route 1.551ns (47.841%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.728     8.397    EU/FD1/clear
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  EU/FD1/COUNT_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDRE (Setup_fdre_C_R)       -0.773    14.321    EU/FD1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.691ns (52.959%)  route 1.502ns (47.041%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.679     8.348    EU/FD1/clear
    SLICE_X60Y13         FDRE                                         r  EU/FD1/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.513    14.854    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  EU/FD1/COUNT_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y13         FDRE (Setup_fdre_C_R)       -0.773    14.320    EU/FD1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.691ns (52.959%)  route 1.502ns (47.041%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.634     5.155    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.823     6.496    EU/FD1/COUNT_reg[3]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.620 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.620    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    EU/FD1/geqOp_carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    EU/FD1/geqOp_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    EU/FD1/geqOp_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.669 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.679     8.348    EU/FD1/clear
    SLICE_X60Y13         FDRE                                         r  EU/FD1/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.513    14.854    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  EU/FD1/COUNT_reg[11]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y13         FDRE (Setup_fdre_C_R)       -0.773    14.320    EU/FD1/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CU/DBSTOP/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBSTOP/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    CU/DBSTOP/CLK_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  CU/DBSTOP/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CU/DBSTOP/q1_reg/Q
                         net (fo=2, routed)           0.067     1.678    CU/DBSTOP/q2_reg_0
    SLICE_X59Y18         FDRE                                         r  CU/DBSTOP/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    CU/DBSTOP/CLK_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  CU/DBSTOP/q2_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.075     1.545    CU/DBSTOP/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CU/DBSEC/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBSEC/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.468    CU/DBSEC/CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  CU/DBSEC/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CU/DBSEC/q2_reg/Q
                         net (fo=5, routed)           0.112     1.721    CU/DBSEC/q2
    SLICE_X61Y20         FDRE                                         r  CU/DBSEC/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     1.980    CU/DBSEC/CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  CU/DBSEC/q3_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.066     1.548    CU/DBSEC/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CU/DBMIN/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBMIN/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.469    CU/DBMIN/CLK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  CU/DBMIN/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CU/DBMIN/q2_reg/Q
                         net (fo=5, routed)           0.124     1.734    CU/DBMIN/q2
    SLICE_X61Y20         FDRE                                         r  CU/DBMIN/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     1.980    CU/DBMIN/CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  CU/DBMIN/q3_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.075     1.557    CU/DBMIN/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CU/DBMIN/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBMIN/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.471    CU/DBMIN/CLK_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  CU/DBMIN/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CU/DBMIN/q1_reg/Q
                         net (fo=1, routed)           0.159     1.771    CU/DBMIN/q1_reg_n_0
    SLICE_X61Y19         FDRE                                         r  CU/DBMIN/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     1.981    CU/DBMIN/CLK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  CU/DBMIN/q2_reg/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.070     1.553    CU/DBMIN/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CU/DBSTOP/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBSTOP/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.968%)  route 0.114ns (47.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    CU/DBSTOP/CLK_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  CU/DBSTOP/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  CU/DBSTOP/q2_reg/Q
                         net (fo=2, routed)           0.114     1.712    CU/DBSTOP/q2_0
    SLICE_X60Y18         FDRE                                         r  CU/DBSTOP/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    CU/DBSTOP/CLK_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  CU/DBSTOP/q3_reg/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)        -0.002     1.482    CU/DBSTOP/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CU/DBSEC/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBSEC/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.058%)  route 0.172ns (54.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.471    CU/DBSEC/CLK_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  CU/DBSEC/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CU/DBSEC/q1_reg/Q
                         net (fo=1, routed)           0.172     1.784    CU/DBSEC/q1_reg_n_0
    SLICE_X59Y20         FDRE                                         r  CU/DBSEC/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     1.980    CU/DBSEC/CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  CU/DBSEC/q2_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.070     1.552    CU/DBSEC/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CU/DBEN/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBSTOP/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.231ns (64.755%)  route 0.126ns (35.245%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  CU/DBEN/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CU/DBEN/count_reg[1]/Q
                         net (fo=2, routed)           0.063     1.674    CU/DBEN/DBSTOP/count_reg[1]
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  CU/DBEN/q1_i_3/O
                         net (fo=2, routed)           0.063     1.782    CU/DBEN/q1_i_3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  CU/DBEN/q1_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    CU/DBSTOP/q1_reg_0
    SLICE_X59Y18         FDRE                                         r  CU/DBSTOP/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    CU/DBSTOP/CLK_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  CU/DBSTOP/q1_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     1.574    CU/DBSTOP/q1_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 EU/SSD/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/SSD/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.592     1.475    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  EU/SSD/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  EU/SSD/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.754    EU/SSD/refresh_counter_reg_n_0_[2]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  EU/SSD/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    EU/SSD/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y12         FDRE                                         r  EU/SSD/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     1.989    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  EU/SSD/refresh_counter_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    EU/SSD/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 EU/SSD/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/SSD/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  EU/SSD/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  EU/SSD/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.753    EU/SSD/refresh_counter_reg_n_0_[10]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  EU/SSD/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    EU/SSD/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y14         FDRE                                         r  EU/SSD/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.861     1.988    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  EU/SSD/refresh_counter_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.608    EU/SSD/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 EU/SSD/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/SSD/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  EU/SSD/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  EU/SSD/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.753    EU/SSD/refresh_counter_reg_n_0_[6]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  EU/SSD/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    EU/SSD/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y13         FDRE                                         r  EU/SSD/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.861     1.988    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  EU/SSD/refresh_counter_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    EU/SSD/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   CU/DBEN/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   CU/DBEN/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   CU/DBEN/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   CU/DBEN/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   CU/DBEN/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   CU/DBEN/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   CU/DBEN/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   CU/DBEN/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   CU/DBEN/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   CU/DBEN/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   CU/DBEN/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   CU/DBEN/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   CU/DBEN/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   CU/DBEN/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   CU/DBEN/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   CU/DBEN/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   CU/DBEN/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   CU/DBMIN/q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   CU/DBMIN/q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   CU/DBEN/q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   CU/DBEN/q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   CU/DBEN/q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   CU/DBEN/q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   CU/DBMIN/q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   CU/DBSEC/q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   EU/FD1/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   EU/FD1/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   EU/FD1/COUNT_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   EU/FD1/COUNT_reg[17]/C



