$date
	Fri Apr 12 15:13:19 2024
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 3adc52524e0251b5 $end


$scope module tb_InstMemory $end
$var reg 6 ! address [5:0] $end
$var reg 1 " clk $end
$var wire 64 # readData [63:0] $end

$scope module instMemory $end
$var wire 5 $ address [0:4] $end
$var wire 1 % clk $end
$var reg 64 & readData [0:63] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0"
0%
b000000 !
b00000 $
b0000000000000000000000000000000000000000001000000000000010010011 &
b0000000000000000000000000000000000000000001000000000000010010011 #
$end
#5
1"
1%
#10
b000001 !
b00001 $
0"
0%
#15
1"
1%
b0000000000000000000000000000000000000000000100001000000100110011 &
b0000000000000000000000000000000000000000000100001000000100110011 #
#20
b000010 !
b00010 $
0"
0%
#25
1"
1%
b0000000000000000000000000000000000000000001000001000010001100011 &
b0000000000000000000000000000000000000000001000001000010001100011 #
#30
b000011 !
b00011 $
0"
0%
#35
1"
1%
b0000000000000000000000000000000001000000000100010000000100110011 &
b0000000000000000000000000000000001000000000100010000000100110011 #
#40
b000100 !
b00100 $
0"
0%
#45
1"
1%
b0000000000000000000000000000000000000000001000000011000000100011 &
b0000000000000000000000000000000000000000001000000011000000100011 #
#50
b000101 !
b00101 $
0"
0%
#55
1"
1%
b0000000000000000000000000000000000000000000000000011000110000011 &
b0000000000000000000000000000000000000000000000000011000110000011 #
#60
b000110 !
b00110 $
0"
0%
#65
1"
1%
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx &
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx #
#70
b000111 !
b00111 $
0"
0%
#75
1"
1%
#80
b000000 !
b00000 $
