/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
<<<<<<< HEAD
(* src = "dmem_ALU.sv:1.1-49.10" *)
module dmem_ALU(MemToReg, ALU_source, opcode, funct3, funct7, reg1, reg2, immediate, data_bus_i, clk, data_good, rst, read_address, write_address, result, branch, data_read, data_write, data_adr_o, data_bus_o, data_cpu_o
);
  (* src = "dmem_ALU.sv:3.17-3.27" *)
  input ALU_source;
  wire ALU_source;
  (* src = "dmem_ALU.sv:2.17-2.25" *)
  input MemToReg;
  wire MemToReg;
  (* hdlname = "alu_grab ALU_source" *)
  (* src = "dmem_ALU.sv:106.17-106.27" *)
  wire \alu_grab.ALU_source ;
  (* hdlname = "alu_grab branch" *)
  (* src = "dmem_ALU.sv:112.18-112.24" *)
  wire \alu_grab.branch ;
  (* hdlname = "alu_grab funct3" *)
  (* src = "dmem_ALU.sv:108.23-108.29" *)
  wire [2:0] \alu_grab.funct3 ;
  (* hdlname = "alu_grab funct7" *)
  (* src = "dmem_ALU.sv:109.23-109.29" *)
  wire [6:0] \alu_grab.funct7 ;
  (* hdlname = "alu_grab immediate" *)
  (* src = "dmem_ALU.sv:110.36-110.45" *)
  wire [31:0] \alu_grab.immediate ;
  (* hdlname = "alu_grab opcode" *)
  (* src = "dmem_ALU.sv:107.23-107.29" *)
  wire [6:0] \alu_grab.opcode ;
  (* hdlname = "alu_grab read_address" *)
  (* src = "dmem_ALU.sv:111.25-111.37" *)
  wire [31:0] \alu_grab.read_address ;
  (* hdlname = "alu_grab reg1" *)
  (* src = "dmem_ALU.sv:110.24-110.28" *)
  wire [31:0] \alu_grab.reg1 ;
  (* hdlname = "alu_grab reg2" *)
  (* src = "dmem_ALU.sv:110.30-110.34" *)
  wire [31:0] \alu_grab.reg2 ;
  (* hdlname = "alu_grab result" *)
  (* src = "dmem_ALU.sv:111.54-111.60" *)
  wire [31:0] \alu_grab.result ;
  (* hdlname = "alu_grab write_address" *)
  (* src = "dmem_ALU.sv:111.39-111.52" *)
  wire [31:0] \alu_grab.write_address ;
  (* src = "dmem_ALU.sv:11.18-11.24" *)
  output branch;
  wire branch;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_CARRY_I0_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_I3;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* src = "dmem_ALU.sv:9.17-9.20" *)
  input clk;
  wire clk;
  (* src = "dmem_ALU.sv:13.25-13.35" *)
  output [31:0] data_adr_o;
  wire [31:0] data_adr_o;
  (* src = "dmem_ALU.sv:8.24-8.34" *)
  input [31:0] data_bus_i;
  wire [31:0] data_bus_i;
  (* src = "dmem_ALU.sv:13.37-13.47" *)
  output [31:0] data_bus_o;
  wire [31:0] data_bus_o;
  (* src = "dmem_ALU.sv:13.49-13.59" *)
  output [31:0] data_cpu_o;
  wire [31:0] data_cpu_o;
  (* src = "dmem_ALU.sv:9.22-9.31" *)
  input data_good;
  wire data_good;
  (* src = "dmem_ALU.sv:12.18-12.27" *)
  output data_read;
  wire data_read;
  (* src = "dmem_ALU.sv:12.29-12.39" *)
  output data_write;
  wire data_write;
  (* src = "dmem_ALU.sv:5.23-5.29" *)
  input [2:0] funct3;
  wire [2:0] funct3;
  (* src = "dmem_ALU.sv:6.23-6.29" *)
  input [6:0] funct7;
  wire [6:0] funct7;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire funct7_SB_LUT4_I0_O_SB_LUT4_O_I3;
  (* src = "dmem_ALU.sv:7.36-7.45" *)
  input [31:0] immediate;
  wire [31:0] immediate;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immediate_SB_LUT4_I1_1_O;
=======
(* src = "control_reg.sv:1.1-42.10" *)
module control_reg(instruction, opcode, funct7, funct3, rs1, rs2, rd, immediate, ALU_source, memToReg, load_pc, reg_write, clk, rst, writeEnable, reg1, reg2);
  (* src = "control_reg.sv:10.18-10.28" *)
  output ALU_source;
  wire ALU_source;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ALU_source_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* src = "control_reg.sv:15.17-15.20" *)
  input clk;
  wire clk;
  (* hdlname = "controlUnit ALU_source" *)
  (* src = "control_reg.sv:84.18-84.28" *)
  wire \controlUnit.ALU_source ;
  (* hdlname = "controlUnit funct3" *)
  (* src = "control_reg.sv:81.24-81.30" *)
  wire [2:0] \controlUnit.funct3 ;
  (* hdlname = "controlUnit funct7" *)
  (* src = "control_reg.sv:80.32-80.38" *)
  wire [6:0] \controlUnit.funct7 ;
  (* hdlname = "controlUnit imm_32" *)
  (* src = "control_reg.sv:83.25-83.31" *)
  wire [31:0] \controlUnit.imm_32 ;
  (* hdlname = "controlUnit instruction" *)
  (* src = "control_reg.sv:79.24-79.35" *)
  wire [31:0] \controlUnit.instruction ;
  (* hdlname = "controlUnit load_pc" *)
  (* src = "control_reg.sv:86.18-86.25" *)
  wire \controlUnit.load_pc ;
  (* hdlname = "controlUnit memToReg" *)
  (* src = "control_reg.sv:85.18-85.26" *)
  wire \controlUnit.memToReg ;
  (* hdlname = "controlUnit opcode" *)
  (* src = "control_reg.sv:80.24-80.30" *)
  wire [6:0] \controlUnit.opcode ;
  (* hdlname = "controlUnit rd" *)
  (* src = "control_reg.sv:82.34-82.36" *)
  wire [4:0] \controlUnit.rd ;
  (* hdlname = "controlUnit rs1" *)
  (* src = "control_reg.sv:82.24-82.27" *)
  wire [4:0] \controlUnit.rs1 ;
  (* hdlname = "controlUnit rs2" *)
  (* src = "control_reg.sv:82.29-82.32" *)
  wire [4:0] \controlUnit.rs2 ;
  (* src = "control_reg.sv:7.24-7.30" *)
  output [2:0] funct3;
  wire [2:0] funct3;
  (* src = "control_reg.sv:6.32-6.38" *)
  output [6:0] funct7;
  wire [6:0] funct7;
  (* src = "control_reg.sv:9.25-9.34" *)
  output [31:0] immediate;
  wire [31:0] immediate;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_10_I3;
>>>>>>> 39b0b79 (control reg)
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
<<<<<<< HEAD
  wire [2:0] immediate_SB_LUT4_I1_O;
  (* hdlname = "init clk" *)
  (* src = "dmem_ALU.sv:53.17-53.20" *)
  wire \init.clk ;
  (* hdlname = "init data_adr_o" *)
  (* src = "dmem_ALU.sv:55.25-55.35" *)
  wire [31:0] \init.data_adr_o ;
  (* hdlname = "init data_bus_i" *)
  (* src = "dmem_ALU.sv:52.59-52.69" *)
  wire [31:0] \init.data_bus_i ;
  (* hdlname = "init data_bus_o" *)
  (* src = "dmem_ALU.sv:55.37-55.47" *)
  wire [31:0] \init.data_bus_o ;
  (* hdlname = "init data_cpu_i" *)
  (* src = "dmem_ALU.sv:52.71-52.81" *)
  wire [31:0] \init.data_cpu_i ;
  (* hdlname = "init data_cpu_o" *)
  (* src = "dmem_ALU.sv:55.49-55.59" *)
  wire [31:0] \init.data_cpu_o ;
  (* hdlname = "init data_good" *)
  (* src = "dmem_ALU.sv:53.22-53.31" *)
  wire \init.data_good ;
  (* hdlname = "init data_read" *)
  (* src = "dmem_ALU.sv:54.18-54.27" *)
  wire \init.data_read ;
  (* hdlname = "init data_read_adr_i" *)
  (* src = "dmem_ALU.sv:52.24-52.39" *)
  wire [31:0] \init.data_read_adr_i ;
  (* hdlname = "init data_write" *)
  (* src = "dmem_ALU.sv:54.29-54.39" *)
  wire \init.data_write ;
  (* hdlname = "init data_write_adr_i" *)
  (* src = "dmem_ALU.sv:52.41-52.57" *)
  wire [31:0] \init.data_write_adr_i ;
  (* hdlname = "init next_read" *)
  (* src = "dmem_ALU.sv:58.11-58.20" *)
  wire \init.next_read ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \init.next_read_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* hdlname = "init next_write" *)
  (* src = "dmem_ALU.sv:58.22-58.32" *)
  wire \init.next_write ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \init.next_write_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* hdlname = "init rst" *)
  (* src = "dmem_ALU.sv:53.33-53.36" *)
  wire \init.rst ;
  (* hdlname = "init stored_data_adr" *)
  (* src = "dmem_ALU.sv:59.55-59.70" *)
  wire [31:0] \init.stored_data_adr ;
  (* hdlname = "init stored_read_data" *)
  (* src = "dmem_ALU.sv:59.18-59.34" *)
  wire [31:0] \init.stored_read_data ;
  (* hdlname = "init stored_write_data" *)
  (* src = "dmem_ALU.sv:59.36-59.53" *)
  wire [31:0] \init.stored_write_data ;
  (* src = "dmem_ALU.sv:4.23-4.29" *)
  input [6:0] opcode;
  wire [6:0] opcode;
  (* src = "dmem_ALU.sv:10.25-10.37" *)
  output [31:0] read_address;
  wire [31:0] read_address;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_10_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_11_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_13_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_14_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_15_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_16_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_17_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_18_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3;
  wire read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_21_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_22_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_25_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_27_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_2_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_30_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] read_address_SB_LUT4_O_31_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_8_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire read_address_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* src = "dmem_ALU.sv:7.24-7.28" *)
  input [31:0] reg1;
  wire [31:0] reg1;
  (* src = "dmem_ALU.sv:7.30-7.34" *)
  input [31:0] reg2;
  wire [31:0] reg2;
  (* src = "dmem_ALU.sv:10.54-10.60" *)
  output [31:0] result;
  wire [31:0] result;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_10_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_10_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_11_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_11_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_11_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_12_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_12_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_15_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_15_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_15_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_16_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_16_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_16_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_17_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_17_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_19_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_19_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_19_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_20_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_22_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_23_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_25_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_25_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_25_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_27_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_29_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_30_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_4_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_4_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_8_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_8_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_8_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* src = "dmem_ALU.sv:9.33-9.36" *)
  input rst;
  wire rst;
  (* src = "dmem_ALU.sv:10.39-10.52" *)
  output [31:0] write_address;
  wire [31:0] write_address;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) branch_SB_LUT4_O (
    .I0(1'h0),
    .I1(opcode[6]),
    .I2(branch_SB_LUT4_O_I2[1]),
    .I3(branch_SB_LUT4_O_I2[2]),
    .O(branch)
=======
  wire [2:0] immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immediate_SB_LUT4_O_11_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immediate_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_8_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immediate_SB_LUT4_O_I3;
  (* src = "control_reg.sv:4.24-4.35" *)
  input [31:0] instruction;
  wire [31:0] instruction;
  (* src = "control_reg.sv:10.40-10.47" *)
  output load_pc;
  wire load_pc;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] load_pc_SB_LUT4_O_I2;
  (* src = "control_reg.sv:10.30-10.38" *)
  output memToReg;
  wire memToReg;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memToReg_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* src = "control_reg.sv:6.24-6.30" *)
  output [6:0] opcode;
  wire [6:0] opcode;
  (* src = "control_reg.sv:8.34-8.36" *)
  output [4:0] rd;
  wire [4:0] rd;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] rd_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* src = "control_reg.sv:16.25-16.29" *)
  output [31:0] reg1;
  wire [31:0] reg1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_31_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  wire [1023:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* src = "control_reg.sv:16.31-16.35" *)
  output [31:0] reg2;
  wire [31:0] reg2;
  (* src = "control_reg.sv:14.24-14.33" *)
  input [31:0] reg_write;
  wire [31:0] reg_write;
  (* hdlname = "regfile clk" *)
  (* src = "control_reg.sv:47.17-47.20" *)
  wire \regfile.clk ;
  (* hdlname = "regfile rd" *)
  (* src = "control_reg.sv:46.23-46.25" *)
  wire [4:0] \regfile.rd ;
  (* hdlname = "regfile reg1" *)
  (* src = "control_reg.sv:48.25-48.29" *)
  wire [31:0] \regfile.reg1 ;
  (* hdlname = "regfile reg2" *)
  (* src = "control_reg.sv:48.31-48.35" *)
  wire [31:0] \regfile.reg2 ;
  (* hdlname = "regfile reg_write" *)
  (* src = "control_reg.sv:45.24-45.33" *)
  wire [31:0] \regfile.reg_write ;
  (* hdlname = "regfile rs1" *)
  (* src = "control_reg.sv:46.27-46.30" *)
  wire [4:0] \regfile.rs1 ;
  (* hdlname = "regfile rs2" *)
  (* src = "control_reg.sv:46.32-46.35" *)
  wire [4:0] \regfile.rs2 ;
  (* hdlname = "regfile rst" *)
  (* src = "control_reg.sv:47.22-47.25" *)
  wire \regfile.rst ;
  (* hdlname = "regfile write" *)
  (* src = "control_reg.sv:47.27-47.32" *)
  wire \regfile.write ;
  (* src = "control_reg.sv:8.24-8.27" *)
  output [4:0] rs1;
  wire [4:0] rs1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] rs1_SB_LUT4_O_I3;
  (* src = "control_reg.sv:8.29-8.32" *)
  output [4:0] rs2;
  wire [4:0] rs2;
  (* src = "control_reg.sv:15.22-15.25" *)
  input rst;
  wire rst;
  (* src = "control_reg.sv:15.27-15.38" *)
  input writeEnable;
  wire writeEnable;
  (* defaultvalue = 1'h1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire writeEnable_SB_LUT4_I2_O;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) ALU_source_SB_LUT4_O (
    .I0(1'h0),
    .I1(ALU_source_SB_LUT4_O_I1[1]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(ALU_source)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ALU_source_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[6]),
    .I3(ALU_source_SB_LUT4_O_I1[1]),
    .O(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h0c00)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(opcode[5]),
    .I2(opcode[4]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(branch_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2223)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(opcode[3]),
    .I1(opcode[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(branch_SB_LUT4_O_I2[2])
=======
    .LUT_INIT(16'hf000)
  ) ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[12]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h0110)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
=======
    .LUT_INIT(16'h135f)
  ) ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(instruction[21]),
    .I1(instruction[8]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3]),
    .O(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) ALU_source_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[5]),
    .I2(instruction[4]),
    .I3(memToReg_SB_LUT4_O_I3[3]),
    .O(ALU_source_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) funct3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[14]),
    .I3(rs1_SB_LUT4_O_I3[1]),
    .O(funct3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) funct3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[13]),
    .I3(rs1_SB_LUT4_O_I3[1]),
    .O(funct3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) funct3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[12]),
    .I3(rs1_SB_LUT4_O_I3[1]),
    .O(funct3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[31]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(funct7[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[30]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(funct7[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[29]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(funct7[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[28]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(funct7[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[27]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(funct7[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[26]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(funct7[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[25]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(funct7[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) immediate_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[20]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_I3[2]),
    .O(immediate[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) immediate_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[21]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_1_I3[2]),
    .O(immediate[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) immediate_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(instruction[30]),
    .I2(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_10_I3[2]),
    .O(immediate[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) immediate_SB_LUT4_O_10_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[7]),
    .I2(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3]),
    .I3(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I3[2]),
    .O(immediate_SB_LUT4_O_10_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(load_pc_SB_LUT4_O_I2[2]),
    .I3(memToReg_SB_LUT4_O_I3[3]),
    .O(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h0220)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
=======
    .LUT_INIT(16'h153f)
  ) immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(instruction[22]),
    .I1(instruction[20]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8ff)
  ) immediate_SB_LUT4_O_11 (
    .I0(instruction[31]),
    .I1(ALU_source_SB_LUT4_O_I1[1]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_11_I3[3]),
    .O(immediate[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) immediate_SB_LUT4_O_11_I3_SB_LUT4_O (
    .I0(instruction[23]),
    .I1(instruction[12]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate_SB_LUT4_O_11_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) immediate_SB_LUT4_O_12 (
    .I0(instruction[24]),
    .I1(instruction[13]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) immediate_SB_LUT4_O_13 (
    .I0(instruction[25]),
    .I1(instruction[14]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) immediate_SB_LUT4_O_14 (
    .I0(instruction[26]),
    .I1(instruction[15]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) immediate_SB_LUT4_O_15 (
    .I0(instruction[27]),
    .I1(instruction[16]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) immediate_SB_LUT4_O_16 (
    .I0(instruction[28]),
    .I1(instruction[17]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) immediate_SB_LUT4_O_17 (
    .I0(instruction[29]),
    .I1(instruction[18]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) immediate_SB_LUT4_O_18 (
    .I0(instruction[30]),
    .I1(instruction[19]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate[18])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h0f00)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3])
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_19_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_18_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_17_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_16_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_15_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_13_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_12_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_11_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_10_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_9_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_8_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_7_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_6_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_5_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_4_I0[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(immediate_SB_LUT4_I1_2_O[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(immediate_SB_LUT4_I1_1_O[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(1'h1),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(immediate_SB_LUT4_I1_O[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[0]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[4]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[5]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[6]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[7]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[8]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[9]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[10]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[11]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[12]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[13]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[14]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[15]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[16]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[17]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[18]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[19]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[20]),
    .I2(reg2[20]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[20]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[21]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[22]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_CARRY_I0 (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_CARRY_I0_CO),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[23])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_CARRY_I0_CO_SB_CARRY_CI (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_CARRY_I0_CO),
    .CO(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I1(reg1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[23]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3),
    .O(read_address_SB_LUT4_O_16_I2[3])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3),
    .I0(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I1(reg1[22])
=======
    .LUT_INIT(16'h00f0)
  ) immediate_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[31]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(immediate[19])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hb020)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(reg1[23]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0])
=======
    .LUT_INIT(16'h1300)
  ) immediate_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(instruction[8]),
    .I1(immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I2(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]),
    .O(immediate_SB_LUT4_O_1_I3[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[23]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[2])
=======
    .LUT_INIT(16'hf000)
  ) immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[22]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .O(immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h8421)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(reg1[27]),
    .I1(reg1[18]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_18_I1[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[3])
=======
    .LUT_INIT(16'h135f)
  ) immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(instruction[13]),
    .I1(instruction[9]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3]),
    .O(immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[23]),
    .I2(reg2[23]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[23]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[24]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[25]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[26]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[27]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
=======
    .LUT_INIT(16'hc0ff)
  ) immediate_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(instruction[22]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_2_I3[2]),
    .O(immediate[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h8421)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I2 (
    .I0(reg1[28]),
    .I1(reg1[19]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I3(result_SB_LUT4_O_19_I1[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[28]),
    .I2(reg2[28]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[28]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
=======
    .LUT_INIT(16'h1300)
  ) immediate_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(instruction[9]),
    .I1(immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]),
    .I2(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]),
    .O(immediate_SB_LUT4_O_2_I3[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[29]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
=======
    .LUT_INIT(16'hf000)
  ) immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[14]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(instruction[23]),
    .I1(instruction[10]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3]),
    .O(immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[29]),
    .I2(reg2[29]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[29]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[30]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .I2(reg1[31]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_I3),
    .O(read_address_SB_LUT4_O_7_I2[3])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_I3),
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I1(reg1[30])
=======
    .LUT_INIT(16'hc0ff)
  ) immediate_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(instruction[23]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_3_I3[2]),
    .O(immediate[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h8421)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I2 (
    .I0(reg1[31]),
    .I1(reg1[21]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .O(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O[0])
=======
    .LUT_INIT(16'h1300)
  ) immediate_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(instruction[10]),
    .I1(immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]),
    .I2(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3]),
    .O(immediate_SB_LUT4_O_3_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[15]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(instruction[24]),
    .I1(instruction[11]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3]),
    .O(immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) immediate_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_O_4_I2[0]),
    .I3(immediate_SB_LUT4_O_4_I2[1]),
    .O(immediate[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) immediate_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(instruction[24]),
    .I1(instruction[16]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(immediate_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) immediate_SB_LUT4_O_4_I2_SB_LUT4_O_1 (
    .I0(instruction[25]),
    .I1(instruction[11]),
    .I2(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(immediate_SB_LUT4_O_4_I2[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[31]),
    .I2(reg2[31]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[31]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1)
=======
    .LUT_INIT(16'h0cff)
  ) immediate_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(instruction[25]),
    .I2(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(immediate[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) immediate_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(instruction[26]),
    .I2(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_6_I3[2]),
    .O(immediate[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) immediate_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(instruction[27]),
    .I1(instruction[18]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(immediate_SB_LUT4_O_6_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f15)
  ) immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(instruction[26]),
    .I1(instruction[17]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .O(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3]),
    .O(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) immediate_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(instruction[27]),
    .I2(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_7_I3[2]),
    .O(immediate[7])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h8000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0])
=======
    .LUT_INIT(16'h3f15)
  ) immediate_SB_LUT4_O_7_I3_SB_LUT4_O (
    .I0(instruction[28]),
    .I1(instruction[19]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(immediate_SB_LUT4_O_7_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) immediate_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(instruction[28]),
    .I2(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_8_I3[2]),
    .O(immediate[8])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h9000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(reg1[13]),
    .I1(result_SB_LUT4_O_13_I0[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0])
=======
    .LUT_INIT(16'h3f15)
  ) immediate_SB_LUT4_O_8_I3_SB_LUT4_O (
    .I0(instruction[29]),
    .I1(instruction[20]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(immediate_SB_LUT4_O_8_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) immediate_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(instruction[29]),
    .I2(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_9_I3[2]),
    .O(immediate[9])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h9000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(reg1[2]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1])
=======
    .LUT_INIT(16'h3f15)
  ) immediate_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(instruction[30]),
    .I1(instruction[21]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I3(immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(immediate_SB_LUT4_O_9_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) immediate_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(instruction[7]),
    .I1(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(immediate_SB_LUT4_O_I3[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
<<<<<<< HEAD
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O[0]),
    .I2(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O[1]),
    .I3(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(opcode[6]),
    .I2(opcode[3]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(opcode[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1 (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[14]),
    .I2(reg2[14]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_13_I2[2]),
    .I3(read_address_SB_LUT4_O_13_I2[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(reg2[26]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(opcode[1]),
    .I3(opcode[0]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q (
    .C(clk),
    .D(\init.stored_data_adr [31]),
    .Q(data_adr_o[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_1 (
    .C(clk),
    .D(\init.stored_data_adr [30]),
    .Q(data_adr_o[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_10 (
    .C(clk),
    .D(\init.stored_data_adr [21]),
    .Q(data_adr_o[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_11 (
    .C(clk),
    .D(\init.stored_data_adr [20]),
    .Q(data_adr_o[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_12 (
    .C(clk),
    .D(\init.stored_data_adr [19]),
    .Q(data_adr_o[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_13 (
    .C(clk),
    .D(\init.stored_data_adr [18]),
    .Q(data_adr_o[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_14 (
    .C(clk),
    .D(\init.stored_data_adr [17]),
    .Q(data_adr_o[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_15 (
    .C(clk),
    .D(\init.stored_data_adr [16]),
    .Q(data_adr_o[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_16 (
    .C(clk),
    .D(\init.stored_data_adr [15]),
    .Q(data_adr_o[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_17 (
    .C(clk),
    .D(\init.stored_data_adr [14]),
    .Q(data_adr_o[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_18 (
    .C(clk),
    .D(\init.stored_data_adr [13]),
    .Q(data_adr_o[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_19 (
    .C(clk),
    .D(\init.stored_data_adr [12]),
    .Q(data_adr_o[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_2 (
    .C(clk),
    .D(\init.stored_data_adr [29]),
    .Q(data_adr_o[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_20 (
    .C(clk),
    .D(\init.stored_data_adr [11]),
    .Q(data_adr_o[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_21 (
    .C(clk),
    .D(\init.stored_data_adr [10]),
    .Q(data_adr_o[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_22 (
    .C(clk),
    .D(\init.stored_data_adr [9]),
    .Q(data_adr_o[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_23 (
    .C(clk),
    .D(\init.stored_data_adr [8]),
    .Q(data_adr_o[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_24 (
    .C(clk),
    .D(\init.stored_data_adr [7]),
    .Q(data_adr_o[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_25 (
    .C(clk),
    .D(\init.stored_data_adr [6]),
    .Q(data_adr_o[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_26 (
    .C(clk),
    .D(\init.stored_data_adr [5]),
    .Q(data_adr_o[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_27 (
    .C(clk),
    .D(\init.stored_data_adr [4]),
    .Q(data_adr_o[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_28 (
    .C(clk),
    .D(\init.stored_data_adr [3]),
    .Q(data_adr_o[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_29 (
    .C(clk),
    .D(\init.stored_data_adr [2]),
    .Q(data_adr_o[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_3 (
    .C(clk),
    .D(\init.stored_data_adr [28]),
    .Q(data_adr_o[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_30 (
    .C(clk),
    .D(\init.stored_data_adr [1]),
    .Q(data_adr_o[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_31 (
    .C(clk),
    .D(\init.stored_data_adr [0]),
    .Q(data_adr_o[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_4 (
    .C(clk),
    .D(\init.stored_data_adr [27]),
    .Q(data_adr_o[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_5 (
    .C(clk),
    .D(\init.stored_data_adr [26]),
    .Q(data_adr_o[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_6 (
    .C(clk),
    .D(\init.stored_data_adr [25]),
    .Q(data_adr_o[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_7 (
    .C(clk),
    .D(\init.stored_data_adr [24]),
    .Q(data_adr_o[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_8 (
    .C(clk),
    .D(\init.stored_data_adr [23]),
    .Q(data_adr_o[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_9 (
    .C(clk),
    .D(\init.stored_data_adr [22]),
    .Q(data_adr_o[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q (
    .C(clk),
    .D(\init.stored_write_data [31]),
    .Q(data_bus_o[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_1 (
    .C(clk),
    .D(\init.stored_write_data [30]),
    .Q(data_bus_o[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_10 (
    .C(clk),
    .D(\init.stored_write_data [21]),
    .Q(data_bus_o[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_11 (
    .C(clk),
    .D(\init.stored_write_data [20]),
    .Q(data_bus_o[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_12 (
    .C(clk),
    .D(\init.stored_write_data [19]),
    .Q(data_bus_o[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_13 (
    .C(clk),
    .D(\init.stored_write_data [18]),
    .Q(data_bus_o[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_14 (
    .C(clk),
    .D(\init.stored_write_data [17]),
    .Q(data_bus_o[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_15 (
    .C(clk),
    .D(\init.stored_write_data [16]),
    .Q(data_bus_o[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_16 (
    .C(clk),
    .D(\init.stored_write_data [15]),
    .Q(data_bus_o[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_17 (
    .C(clk),
    .D(\init.stored_write_data [14]),
    .Q(data_bus_o[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_18 (
    .C(clk),
    .D(\init.stored_write_data [13]),
    .Q(data_bus_o[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_19 (
    .C(clk),
    .D(\init.stored_write_data [12]),
    .Q(data_bus_o[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_2 (
    .C(clk),
    .D(\init.stored_write_data [29]),
    .Q(data_bus_o[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_20 (
    .C(clk),
    .D(\init.stored_write_data [11]),
    .Q(data_bus_o[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_21 (
    .C(clk),
    .D(\init.stored_write_data [10]),
    .Q(data_bus_o[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_22 (
    .C(clk),
    .D(\init.stored_write_data [9]),
    .Q(data_bus_o[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_23 (
    .C(clk),
    .D(\init.stored_write_data [8]),
    .Q(data_bus_o[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_24 (
    .C(clk),
    .D(\init.stored_write_data [7]),
    .Q(data_bus_o[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_25 (
    .C(clk),
    .D(\init.stored_write_data [6]),
    .Q(data_bus_o[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_26 (
    .C(clk),
    .D(\init.stored_write_data [5]),
    .Q(data_bus_o[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_27 (
    .C(clk),
    .D(\init.stored_write_data [4]),
    .Q(data_bus_o[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_28 (
    .C(clk),
    .D(\init.stored_write_data [3]),
    .Q(data_bus_o[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_29 (
    .C(clk),
    .D(\init.stored_write_data [2]),
    .Q(data_bus_o[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_3 (
    .C(clk),
    .D(\init.stored_write_data [28]),
    .Q(data_bus_o[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_30 (
    .C(clk),
    .D(\init.stored_write_data [1]),
    .Q(data_bus_o[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_31 (
    .C(clk),
    .D(\init.stored_write_data [0]),
    .Q(data_bus_o[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_4 (
    .C(clk),
    .D(\init.stored_write_data [27]),
    .Q(data_bus_o[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_5 (
    .C(clk),
    .D(\init.stored_write_data [26]),
    .Q(data_bus_o[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_6 (
    .C(clk),
    .D(\init.stored_write_data [25]),
    .Q(data_bus_o[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_7 (
    .C(clk),
    .D(\init.stored_write_data [24]),
    .Q(data_bus_o[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_8 (
    .C(clk),
    .D(\init.stored_write_data [23]),
    .Q(data_bus_o[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_9 (
    .C(clk),
    .D(\init.stored_write_data [22]),
    .Q(data_bus_o[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q (
    .C(clk),
    .D(\init.stored_read_data [31]),
    .Q(data_cpu_o[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_1 (
    .C(clk),
    .D(\init.stored_read_data [30]),
    .Q(data_cpu_o[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_10 (
    .C(clk),
    .D(\init.stored_read_data [21]),
    .Q(data_cpu_o[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_11 (
    .C(clk),
    .D(\init.stored_read_data [20]),
    .Q(data_cpu_o[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_12 (
    .C(clk),
    .D(\init.stored_read_data [19]),
    .Q(data_cpu_o[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_13 (
    .C(clk),
    .D(\init.stored_read_data [18]),
    .Q(data_cpu_o[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_14 (
    .C(clk),
    .D(\init.stored_read_data [17]),
    .Q(data_cpu_o[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_15 (
    .C(clk),
    .D(\init.stored_read_data [16]),
    .Q(data_cpu_o[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_16 (
    .C(clk),
    .D(\init.stored_read_data [15]),
    .Q(data_cpu_o[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_17 (
    .C(clk),
    .D(\init.stored_read_data [14]),
    .Q(data_cpu_o[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_18 (
    .C(clk),
    .D(\init.stored_read_data [13]),
    .Q(data_cpu_o[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_19 (
    .C(clk),
    .D(\init.stored_read_data [12]),
    .Q(data_cpu_o[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_2 (
    .C(clk),
    .D(\init.stored_read_data [29]),
    .Q(data_cpu_o[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_20 (
    .C(clk),
    .D(\init.stored_read_data [11]),
    .Q(data_cpu_o[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_21 (
    .C(clk),
    .D(\init.stored_read_data [10]),
    .Q(data_cpu_o[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_22 (
    .C(clk),
    .D(\init.stored_read_data [9]),
    .Q(data_cpu_o[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_23 (
    .C(clk),
    .D(\init.stored_read_data [8]),
    .Q(data_cpu_o[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_24 (
    .C(clk),
    .D(\init.stored_read_data [7]),
    .Q(data_cpu_o[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_25 (
    .C(clk),
    .D(\init.stored_read_data [6]),
    .Q(data_cpu_o[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_26 (
    .C(clk),
    .D(\init.stored_read_data [5]),
    .Q(data_cpu_o[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_27 (
    .C(clk),
    .D(\init.stored_read_data [4]),
    .Q(data_cpu_o[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_28 (
    .C(clk),
    .D(\init.stored_read_data [3]),
    .Q(data_cpu_o[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_29 (
    .C(clk),
    .D(\init.stored_read_data [2]),
    .Q(data_cpu_o[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_3 (
    .C(clk),
    .D(\init.stored_read_data [28]),
    .Q(data_cpu_o[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_30 (
    .C(clk),
    .D(\init.stored_read_data [1]),
    .Q(data_cpu_o[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_31 (
    .C(clk),
    .D(\init.stored_read_data [0]),
    .Q(data_cpu_o[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_4 (
    .C(clk),
    .D(\init.stored_read_data [27]),
    .Q(data_cpu_o[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_5 (
    .C(clk),
    .D(\init.stored_read_data [26]),
    .Q(data_cpu_o[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_6 (
    .C(clk),
    .D(\init.stored_read_data [25]),
    .Q(data_cpu_o[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_7 (
    .C(clk),
    .D(\init.stored_read_data [24]),
    .Q(data_cpu_o[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_8 (
    .C(clk),
    .D(\init.stored_read_data [23]),
    .Q(data_cpu_o[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_9 (
    .C(clk),
    .D(\init.stored_read_data [22]),
    .Q(data_cpu_o[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_read_SB_DFFR_Q (
    .C(clk),
    .D(\init.next_read ),
    .Q(data_read),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_write_SB_DFFR_Q (
    .C(clk),
    .D(\init.next_write ),
    .Q(data_write),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) funct3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) funct3_SB_LUT4_I1_1 (
    .I0(reg1[26]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(funct3[2]),
    .I3(funct3[1]),
    .O(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2])
=======
  ) load_pc_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[2]),
    .I2(load_pc_SB_LUT4_O_I2[2]),
    .I3(load_pc_SB_LUT4_O_I2[3]),
    .O(load_pc)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h0400)
  ) funct7_SB_LUT4_I0 (
    .I0(funct7[6]),
    .I1(funct7[5]),
    .I2(funct7[4]),
    .I3(funct7_SB_LUT4_I0_1_O[3]),
    .O(funct7_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) funct7_SB_LUT4_I0_1 (
    .I0(funct7[3]),
    .I1(funct7[2]),
    .I2(funct7[1]),
    .I3(funct7[0]),
    .O(funct7_SB_LUT4_I0_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I2(reg1[27]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_I3),
    .O(funct7_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .O(funct7_SB_LUT4_I0_O[2])
=======
    .LUT_INIT(16'h000f)
  ) load_pc_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[6]),
    .I3(instruction[5]),
    .O(load_pc_SB_LUT4_O_I2[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h330f)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[27]),
    .I2(reg2[27]),
    .I3(ALU_source),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .CO(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .I0(reg1[26]),
    .I1(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]),
    .O(funct7_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2 (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1])
=======
    .LUT_INIT(16'h00c0)
  ) load_pc_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[6]),
    .I2(instruction[5]),
    .I3(instruction[4]),
    .O(load_pc_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) load_pc_SB_LUT4_O_I2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(instruction[3]),
    .I2(instruction[1]),
    .I3(instruction[0]),
    .O(load_pc_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memToReg_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[4]),
    .I2(load_pc_SB_LUT4_O_I2[1]),
    .I3(memToReg_SB_LUT4_O_I3[3]),
    .O(memToReg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c00)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(instruction[6]),
    .I1(instruction[5]),
    .I2(instruction[4]),
    .I3(memToReg_SB_LUT4_O_I3[3]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[3]),
    .I3(memToReg_SB_LUT4_O_I3[3]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3 (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[3]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[1]),
    .I3(instruction[0]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2[2]),
    .I3(load_pc_SB_LUT4_O_I2[2]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[6]),
    .I2(instruction[5]),
    .I3(instruction[4]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he400)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(instruction[2]),
    .I1(load_pc_SB_LUT4_O_I2[1]),
    .I2(load_pc_SB_LUT4_O_I2[2]),
    .I3(load_pc_SB_LUT4_O_I2[3]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(instruction[1]),
    .I3(instruction[0]),
    .O(memToReg_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rd_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[11]),
    .I3(rd_SB_LUT4_O_I3[1]),
    .O(rd[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rd_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[10]),
    .I3(rd_SB_LUT4_O_I3[1]),
    .O(rd[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) rd_SB_LUT4_O_2 (
    .I0(instruction[9]),
    .I1(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(rd[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) rd_SB_LUT4_O_3 (
    .I0(instruction[8]),
    .I1(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(rd[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) rd_SB_LUT4_O_4 (
    .I0(instruction[7]),
    .I1(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(rd[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[10]),
    .I3(rd_SB_LUT4_O_I3[1]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[11]),
    .I3(rd_SB_LUT4_O_I3[1]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1 (
    .CI(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO),
    .CO(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1 (
    .CI(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3),
    .CO(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO),
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO (
    .CI(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .CO(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3),
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
<<<<<<< HEAD
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h00b7)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O (
    .I0(reg1[26]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[1])
=======
    .LUT_INIT(16'h5755)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(instruction[7]),
    .I1(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5755)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(instruction[9]),
    .I1(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2])
  );
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .CO(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:0.0-0.0|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h3000)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[3])
=======
    .LUT_INIT(16'h0003)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
<<<<<<< HEAD
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(opcode[5]),
    .I2(opcode[4]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(funct3[2]),
    .I3(funct3[0]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY funct7_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .CO(funct7_SB_LUT4_I0_O_SB_LUT4_O_I3),
    .I0(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3]),
    .I1(reg1[26])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[703]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(immediate[0]),
    .I2(reg2[0]),
    .I3(ALU_source),
    .O(immediate_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(immediate[1]),
    .I2(reg2[1]),
    .I3(ALU_source),
    .O(immediate_SB_LUT4_I1_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) immediate_SB_LUT4_I1_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(reg1[1]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(immediate_SB_LUT4_I1_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(immediate[2]),
    .I2(reg2[2]),
    .I3(ALU_source),
    .O(immediate_SB_LUT4_I1_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc4f7)
  ) immediate_SB_LUT4_I1_2_O_SB_LUT4_O (
    .I0(reg1[0]),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(immediate_SB_LUT4_I1_O[2]),
    .I3(immediate_SB_LUT4_I1_1_O[3]),
    .O(immediate_SB_LUT4_I1_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1_3 (
    .I0(1'h0),
    .I1(immediate[26]),
    .I2(reg2[26]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1555)
  ) \init.next_read_SB_LUT4_O  (
    .I0(data_good),
    .I1(\init.next_read_SB_LUT4_O_I1 [0]),
    .I2(\init.next_read_SB_LUT4_O_I1 [1]),
    .I3(\init.next_read_SB_LUT4_O_I1 [2]),
    .O(\init.next_read )
=======
    .LUT_INIT(16'h3000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[447]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
<<<<<<< HEAD
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\init.next_read_SB_LUT4_O_I1 [0]),
    .I2(\init.next_read_SB_LUT4_O_I1 [1]),
    .I3(\init.next_read_SB_LUT4_O_I1 [2]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(read_address[29]),
    .I1(read_address[31]),
    .I2(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\init.next_read_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3]),
    .O(\init.next_read_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(read_address[6]),
    .I1(read_address[7]),
    .I2(read_address[8]),
    .I3(read_address[0]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(read_address[3]),
    .I1(read_address[1]),
    .I2(read_address[2]),
    .I3(read_address[5]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(read_address[17]),
    .I1(read_address[18]),
    .I2(read_address[21]),
    .I3(read_address[24]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(read_address[4]),
    .I1(read_address[22]),
    .I2(read_address[23]),
    .I3(read_address[26]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [0]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [1]),
    .O(\init.next_read_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(read_address[9]),
    .I1(read_address[13]),
    .I2(read_address[14]),
    .I3(read_address[16]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(read_address[10]),
    .I1(read_address[11]),
    .I2(read_address[12]),
    .I3(read_address[27]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(read_address[15]),
    .I1(read_address[20]),
    .I2(read_address[25]),
    .I3(read_address[28]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(read_address[19]),
    .I3(read_address[30]),
    .O(\init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1555)
  ) \init.next_write_SB_LUT4_O  (
    .I0(data_good),
    .I1(\init.next_write_SB_LUT4_O_I1 [1]),
    .I2(\init.next_write_SB_LUT4_O_I1 [2]),
    .I3(\init.next_write_SB_LUT4_O_I1 [3]),
    .O(\init.next_write )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .O(\init.next_write_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1]),
    .I2(write_address[29]),
    .I3(write_address[31]),
    .O(\init.next_write_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address[1]),
    .I3(write_address[0]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(write_address[9]),
    .I1(write_address[4]),
    .I2(write_address[6]),
    .I3(write_address[11]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [3]),
    .O(\init.next_write_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(write_address[16]),
    .I1(write_address[17]),
    .I2(write_address[21]),
    .I3(write_address[22]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(write_address[8]),
    .I1(write_address[12]),
    .I2(write_address[15]),
    .I3(write_address[25]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(write_address[10]),
    .I1(write_address[13]),
    .I2(write_address[14]),
    .I3(write_address[27]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(write_address[18]),
    .I1(write_address[19]),
    .I2(write_address[28]),
    .I3(write_address[30]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(write_address[3]),
    .I1(write_address[2]),
    .I2(write_address[20]),
    .I3(write_address[23]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(write_address[5]),
    .I1(write_address[7]),
    .I2(write_address[24]),
    .I3(write_address[26]),
    .O(\init.next_write_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O  (
    .I0(read_address[3]),
    .I1(write_address[3]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_1  (
    .I0(read_address[5]),
    .I1(write_address[5]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_10  (
    .I0(read_address[15]),
    .I1(write_address[15]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_11  (
    .I0(read_address[17]),
    .I1(write_address[17]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_12  (
    .I0(read_address[18]),
    .I1(write_address[18]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_13  (
    .I0(read_address[20]),
    .I1(write_address[20]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_14  (
    .I0(read_address[21]),
    .I1(write_address[21]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_15  (
    .I0(read_address[22]),
    .I1(write_address[22]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_16  (
    .I0(read_address[23]),
    .I1(write_address[23]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_17  (
    .I0(read_address[24]),
    .I1(write_address[24]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_18  (
    .I0(read_address[25]),
    .I1(write_address[25]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_19  (
    .I0(read_address[26]),
    .I1(write_address[26]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_2  (
    .I0(read_address[7]),
    .I1(write_address[7]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_20  (
    .I0(read_address[27]),
    .I1(write_address[27]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_21  (
    .I0(read_address[28]),
    .I1(write_address[28]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[6]),
    .I3(write_address[6]),
    .O(\init.stored_data_adr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[4]),
    .I3(write_address[4]),
    .O(\init.stored_data_adr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[31]),
    .I3(write_address[31]),
    .O(\init.stored_data_adr [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[30]),
    .I3(write_address[30]),
    .O(\init.stored_data_adr [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[2]),
    .I3(write_address[2]),
    .O(\init.stored_data_adr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[29]),
    .I3(write_address[29]),
    .O(\init.stored_data_adr [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[1]),
    .I3(write_address[1]),
    .O(\init.stored_data_adr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[19]),
    .I3(write_address[19]),
    .O(\init.stored_data_adr [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_3  (
    .I0(read_address[8]),
    .I1(write_address[8]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[16]),
    .I3(write_address[16]),
    .O(\init.stored_data_adr [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) \init.stored_data_adr_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(data_good),
    .I2(read_address[0]),
    .I3(write_address[0]),
    .O(\init.stored_data_adr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_4  (
    .I0(read_address[9]),
    .I1(write_address[9]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_5  (
    .I0(read_address[10]),
    .I1(write_address[10]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_6  (
    .I0(read_address[11]),
    .I1(write_address[11]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_7  (
    .I0(read_address[12]),
    .I1(write_address[12]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_8  (
    .I0(read_address[13]),
    .I1(write_address[13]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heca0)
  ) \init.stored_data_adr_SB_LUT4_O_9  (
    .I0(read_address[14]),
    .I1(write_address[14]),
    .I2(\init.next_read ),
    .I3(\init.next_write ),
    .O(\init.stored_data_adr [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[9]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[8]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[29]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[28]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[27]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[26]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[25]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[24]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[23]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[22]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[21]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[20]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[7]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[1]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[19]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[18]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[17]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[16]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[15]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[14]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[13]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[12]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[11]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[6]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[10]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[0]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[5]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[4]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[3]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[31]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[30]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \init.stored_read_data_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(data_good),
    .I2(data_bus_i[2]),
    .I3(\init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\init.stored_read_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[9]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[8]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[29]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[28]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[27]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[26]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[25]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[24]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[23]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[22]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[21]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[20]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[7]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[1]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[19]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[18]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[17]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[16]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[15]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[14]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[13]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[12]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[11]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[6]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[10]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[0]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[5]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[4]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[3]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[31]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[30]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \init.stored_write_data_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result[2]),
    .I3(\init.next_write ),
    .O(\init.stored_write_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_1_I1[1]),
    .I2(read_address_SB_LUT4_O_1_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_10 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_10_I2[2]),
    .I3(read_address_SB_LUT4_O_10_I2[3]),
    .O(read_address[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_10_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[29]),
    .I3(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_10_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_10_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[29]),
    .I2(reg2[29]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .I0(reg1[28]),
    .I1(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_11 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_11_I2[2]),
    .I3(read_address_SB_LUT4_O_11_I2[3]),
    .O(read_address[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_11_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[28]),
    .I3(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_11_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_11_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[28]),
    .I2(reg2[28]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3),
    .I0(reg1[27]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(funct7_SB_LUT4_I0_O_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I1(reg1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_12 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(funct7_SB_LUT4_I0_O[2]),
    .I3(funct7_SB_LUT4_I0_O[3]),
    .O(read_address[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_13 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_13_I2[2]),
    .I3(read_address_SB_LUT4_O_13_I2[3]),
    .O(read_address[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_13_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3]),
    .I2(reg1[26]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_13_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_13_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[26]),
    .I2(reg2[26]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .I0(reg1[25]),
    .I1(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I1(reg1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_14 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_14_I2[2]),
    .I3(read_address_SB_LUT4_O_14_I2[3]),
    .O(read_address[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_14_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1[25]),
    .I3(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_14_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_14_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[25]),
    .I2(reg2[25]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .I0(reg1[24]),
    .I1(read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_15 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_15_I2[2]),
    .I3(read_address_SB_LUT4_O_15_I2[3]),
    .O(read_address[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_15_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(reg1[24]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_CARRY_I0_CO),
    .O(read_address_SB_LUT4_O_15_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_15_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[24]),
    .I2(reg2[24]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .I0(reg1[23]),
    .I1(read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_16 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_16_I2[2]),
    .I3(read_address_SB_LUT4_O_16_I2[3]),
    .O(read_address[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_16_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]),
    .I3(read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_16_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[23]),
    .I2(reg2[23]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .I0(reg1[22]),
    .I1(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_17 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_17_I2[2]),
    .I3(read_address_SB_LUT4_O_17_I2[3]),
    .O(read_address[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_17_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1[22]),
    .I3(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_17_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_17_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[22]),
    .I2(reg2[22]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .I0(reg1[21]),
    .I1(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I1(reg1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_18 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_18_I2[2]),
    .I3(read_address_SB_LUT4_O_18_I2[3]),
    .O(read_address[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_18_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1[21]),
    .I3(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_18_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_18_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[21]),
    .I2(reg2[21]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .I0(reg1[20]),
    .I1(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_19 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_19_I2[2]),
    .I3(read_address_SB_LUT4_O_19_I2[3]),
    .O(read_address[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_19_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[20]),
    .I3(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_19_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_19_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[20]),
    .I2(reg2[20]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .I0(reg1[19]),
    .I1(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_19_I1[1]),
    .I1(reg1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_8_I0[1]),
    .I2(reg1[8]),
    .I3(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[8]),
    .I2(reg2[8]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3),
    .I0(reg1[7]),
    .I1(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_7_I0[1]),
    .I1(reg1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_2_I1[1]),
    .I2(read_address_SB_LUT4_O_2_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) read_address_SB_LUT4_O_20 (
    .I0(read_address_SB_LUT4_O_20_I0[0]),
    .I1(read_address_SB_LUT4_O_20_I0[1]),
    .I2(funct7_SB_LUT4_I0_O[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(reg1[1]),
    .I3(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_20_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[1]),
    .I2(reg2[1]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(1'h1),
    .CO(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .I0(reg1[0]),
    .I1(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[0]),
    .I2(reg2[0]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(1'h0),
    .CO(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .I0(immediate_SB_LUT4_I1_O[2]),
    .I1(reg1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_21 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_21_I2[2]),
    .I3(read_address_SB_LUT4_O_21_I2[3]),
    .O(read_address[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_21_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_19_I1[1]),
    .I2(reg1[19]),
    .I3(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_21_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_21_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[19]),
    .I2(reg2[19]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3),
    .I0(reg1[18]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_18_I1[1]),
    .I1(reg1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_22 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_22_I2[2]),
    .I3(read_address_SB_LUT4_O_22_I2[3]),
    .O(read_address[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_22_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I1[1]),
    .I2(reg1[18]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_22_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_22_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[18]),
    .I2(reg2[18]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .CO(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .I0(reg1[17]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .O(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[17]),
    .I2(reg2[17]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_17_I1[1]),
    .I1(reg1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_17_I1[1]),
    .I2(reg1[17]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_23 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(read_address[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_24 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_24_I2[2]),
    .I3(read_address_SB_LUT4_O_24_I2[3]),
    .O(read_address[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_24_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_16_I1[1]),
    .I2(reg1[16]),
    .I3(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_24_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_24_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[16]),
    .I2(reg2[16]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3_SB_CARRY_CI (
    .CI(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .I0(reg1[16]),
    .I1(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .I0(reg1[15]),
    .I1(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_16_I1[1]),
    .I1(reg1[16])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_15_I1[1]),
    .I1(reg1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_25 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_25_I2[2]),
    .I3(read_address_SB_LUT4_O_25_I2[3]),
    .O(read_address[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_25_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_15_I1[1]),
    .I2(reg1[15]),
    .I3(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_25_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_25_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[15]),
    .I2(reg2[15]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .I0(reg1[14]),
    .I1(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I1(reg1[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_26 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_26_I2[2]),
    .I3(read_address_SB_LUT4_O_26_I2[3]),
    .O(read_address[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I2(reg1[14]),
    .I3(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_26_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_26_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[14]),
    .I2(reg2[14]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .I0(reg1[13]),
    .I1(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_13_I0[1]),
    .I1(reg1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_27 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_27_I2[2]),
    .I3(read_address_SB_LUT4_O_27_I2[3]),
    .O(read_address[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_27_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_13_I0[1]),
    .I2(reg1[13]),
    .I3(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_27_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_27_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[13]),
    .I2(reg2[13]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .I0(reg1[12]),
    .I1(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_12_I0[1]),
    .I1(reg1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_28 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_28_I2[2]),
    .I3(read_address_SB_LUT4_O_28_I2[3]),
    .O(read_address[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_28_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_12_I0[1]),
    .I2(reg1[12]),
    .I3(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_28_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_28_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[12]),
    .I2(reg2[12]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .I0(reg1[11]),
    .I1(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_11_I0[1]),
    .I1(reg1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_29 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_29_I2[2]),
    .I3(read_address_SB_LUT4_O_29_I2[3]),
    .O(read_address[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_29_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_11_I0[1]),
    .I2(reg1[11]),
    .I3(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_29_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_29_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[11]),
    .I2(reg2[11]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .I0(reg1[10]),
    .I1(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_10_I0[1]),
    .I1(reg1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_7_I0[1]),
    .I2(reg1[7]),
    .I3(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[7]),
    .I2(reg2[7]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3),
    .I0(reg1[6]),
    .I1(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_2_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_6_I0[1]),
    .I1(reg1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O_3 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_3_I1[1]),
    .I2(read_address_SB_LUT4_O_3_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_30 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_30_I2[2]),
    .I3(read_address_SB_LUT4_O_30_I2[3]),
    .O(read_address[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_30_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_10_I0[1]),
    .I2(reg1[10]),
    .I3(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_30_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_30_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[10]),
    .I2(reg2[10]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .I0(reg1[9]),
    .I1(read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_9_I0[1]),
    .I1(reg1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) read_address_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(read_address_SB_LUT4_O_31_I2[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0900)
  ) read_address_SB_LUT4_O_31_I2_SB_LUT4_I2 (
    .I0(reg1[7]),
    .I1(result_SB_LUT4_O_7_I0[1]),
    .I2(read_address_SB_LUT4_O_31_I2[0]),
    .I3(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_I3[3]),
    .O(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(reg1[26]),
    .I1(reg1[24]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(reg1[30]),
    .I1(reg1[12]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_12_I0[1]),
    .O(read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_31_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_O[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]),
    .I3(1'h1),
    .O(read_address_SB_LUT4_O_31_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_6_I0[1]),
    .I2(reg1[6]),
    .I3(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[6]),
    .I2(reg2[6]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .I0(reg1[5]),
    .I1(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_5_I1[1]),
    .I1(reg1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O_4 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_4_I1[1]),
    .I2(read_address_SB_LUT4_O_4_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_5_I1[1]),
    .I2(reg1[5]),
    .I3(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_4_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[5]),
    .I2(reg2[5]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .I0(reg1[4]),
    .I1(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_4_I0[3]),
    .I1(reg1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O_5 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_5_I1[1]),
    .I2(read_address_SB_LUT4_O_5_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_4_I0[3]),
    .I2(reg1[4]),
    .I3(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_5_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_5_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[4]),
    .I2(reg2[4]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .I0(reg1[3]),
    .I1(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(reg1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O_6 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_6_I1[1]),
    .I2(read_address_SB_LUT4_O_6_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(reg1[3]),
    .I3(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_6_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[3]),
    .I2(reg2[3]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .I0(reg1[2]),
    .I1(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .I0(immediate_SB_LUT4_I1_2_O[0]),
    .I1(reg1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_7 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_7_I2[2]),
    .I3(read_address_SB_LUT4_O_7_I2[3]),
    .O(read_address[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]),
    .I3(read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_7_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[31]),
    .I2(reg2[31]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3),
    .I0(reg1[30]),
    .I1(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) read_address_SB_LUT4_O_8 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(read_address_SB_LUT4_O_8_I2[2]),
    .I3(read_address_SB_LUT4_O_8_I2[3]),
    .O(read_address[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_8_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I2(reg1[30]),
    .I3(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_8_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_8_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[30]),
    .I2(reg2[30]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3),
    .I0(reg1[29]),
    .I1(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) read_address_SB_LUT4_O_9 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_9_I1[1]),
    .I2(read_address_SB_LUT4_O_9_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .O(read_address[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(reg1[2]),
    .I3(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_9_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[2]),
    .I2(reg2[2]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .I0(reg1[1]),
    .I1(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .I0(immediate_SB_LUT4_I1_1_O[1]),
    .I1(reg1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_9_I0[1]),
    .I2(reg1[9]),
    .I3(read_address_SB_LUT4_O_I1_SB_LUT4_O_I3),
    .O(read_address_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) read_address_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3),
    .O(read_address_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[9]),
    .I2(reg2[9]),
    .I3(ALU_source),
    .O(read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3),
    .CO(read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3),
    .I0(reg1[8]),
    .I1(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY read_address_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(read_address_SB_LUT4_O_1_I1_SB_LUT4_O_I3),
    .CO(read_address_SB_LUT4_O_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_8_I0[1]),
    .I1(reg1[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O (
    .I0(immediate_SB_LUT4_I1_O[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_I3[3]),
    .O(result[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecee)
  ) result_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_10 (
    .I0(result_SB_LUT4_O_10_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_10_I3[3]),
    .O(result[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_10_I0_SB_LUT4_I3 (
    .I0(reg1[14]),
    .I1(reg1[10]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I3(result_SB_LUT4_O_10_I0[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_10_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[10]),
    .I2(reg2[10]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_10_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_10_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_10_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_11 (
    .I0(result_SB_LUT4_O_11_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_11_I3[3]),
    .O(result[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) result_SB_LUT4_O_11_I0_SB_LUT4_I1 (
    .I0(reg1[11]),
    .I1(result_SB_LUT4_O_11_I0[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_11_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[11]),
    .I2(reg2[11]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_11_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_11_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I1(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h51f3)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(reg2[23]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_16_I2[2]),
    .I3(read_address_SB_LUT4_O_16_I2[3]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_12 (
    .I0(result_SB_LUT4_O_12_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_12_I3[3]),
    .O(result[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_12_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[12]),
    .I2(reg2[12]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_12_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_12_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_12_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_13 (
    .I0(result_SB_LUT4_O_13_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_13_I3[3]),
    .O(result[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_13_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[13]),
    .I2(reg2[13]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_13_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_13_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]),
    .O(result[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_15_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_15_I3[2]),
    .O(result[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[15]),
    .I2(reg2[15]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_15_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_15_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_15_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_15_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) result_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_15_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(funct7_SB_LUT4_I0_O[2]),
    .I3(funct7_SB_LUT4_I0_O[3]),
    .O(result_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_16_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_16_I3[2]),
    .O(result[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_I2 (
    .I0(reg1[16]),
    .I1(reg1[15]),
    .I2(result_SB_LUT4_O_16_I1[1]),
    .I3(result_SB_LUT4_O_15_I1[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[16]),
    .I2(reg2[16]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_16_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_16_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_11_I2[2]),
    .I3(read_address_SB_LUT4_O_11_I2[3]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(reg2[28]),
    .I1(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfa48)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[28]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_17_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_17_I3[2]),
    .O(result[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_I2 (
    .I0(reg1[17]),
    .I1(reg1[3]),
    .I2(result_SB_LUT4_O_17_I1[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[17]),
    .I2(reg2[17]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_17_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_17_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_10_I2[2]),
    .I3(read_address_SB_LUT4_O_10_I2[3]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg2[29]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_18_I3[2]),
    .O(result[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[18]),
    .I2(reg2[18]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_18_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_18_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_8_I2[2]),
    .I3(read_address_SB_LUT4_O_8_I2[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg2[14]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_26_I2[2]),
    .I2(read_address_SB_LUT4_O_26_I2[3]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[14]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[14]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(immediate_SB_LUT4_I1_2_O[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[3]),
    .I2(reg2[3]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_4_I0[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_2_O[0]),
    .I3(immediate_SB_LUT4_I1_2_O[1]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(reg2[30]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfa48)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(reg1[30]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[30]),
    .I2(reg2[30]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_19_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_19_I3[2]),
    .O(result[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_19_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[19]),
    .I2(reg2[19]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_19_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa8a)
  ) result_SB_LUT4_O_19_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I1(result_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_19_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_19_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg2[31]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]),
    .I3(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2]),
    .O(result_SB_LUT4_O_19_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_7_I2[2]),
    .I3(read_address_SB_LUT4_O_7_I2[3]),
    .O(result_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_2 (
    .I0(immediate_SB_LUT4_I1_2_O[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_2_I3[3]),
    .O(result[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_20_I3[1]),
    .O(result[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_20_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_20_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_21_I2[1]),
    .I3(result_SB_LUT4_O_21_I2[2]),
    .O(result[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_21_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg2[8]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[8]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_8_I0[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(reg1[8]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_8_I0[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_1_I1[1]),
    .I2(read_address_SB_LUT4_O_1_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0051)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_15_I2[2]),
    .I3(read_address_SB_LUT4_O_15_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[24]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[24]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[24]),
    .I2(reg2[24]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[24]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_2_O[0]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_1_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_4_I0[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(reg1[30]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(reg1[28]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(reg1[26]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_4_I0[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3700)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I1(read_address_SB_LUT4_O_31_I2[0]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(reg2[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b0f)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[0]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(reg1[22]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(reg1[20]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I3[1]),
    .O(result[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_22_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_23_I3[1]),
    .O(result[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_23_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg2[22]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[22]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(reg1[22]),
    .I1(reg1[9]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_9_I0[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[22]),
    .I2(reg2[22]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[22]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_17_I2[2]),
    .I3(read_address_SB_LUT4_O_17_I2[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(reg1[13]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(reg1[11]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(reg1[17]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(reg1[15]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(reg1[29]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(reg1[25]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(reg1[23]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(reg1[27]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_4_I0[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(reg1[21]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(reg1[19]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8adf)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(reg1[6]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_6_I0[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h51f3)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(reg2[6]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1[20]),
    .I1(reg1[8]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I3(result_SB_LUT4_O_8_I0[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[6]),
    .I3(result_SB_LUT4_O_6_I0[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_3_I1[1]),
    .I2(read_address_SB_LUT4_O_3_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(reg1[18]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(reg1[16]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(reg1[14]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(reg1[12]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(reg1[10]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(reg1[8]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h13df)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(reg1[1]),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(immediate_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]),
    .I3(immediate_SB_LUT4_I1_1_O[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(reg1[9]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(reg1[7]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(reg1[5]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(reg1[3]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I2_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg1[20]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[20]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_2_O[0]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(reg1[16]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_16_I1[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[16]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_16_I1[1]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[191]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[959]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
<<<<<<< HEAD
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[0]),
    .I2(immediate_SB_LUT4_I1_1_O[1]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(reg1[2]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(reg1[6]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(reg1[4]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_24_I2[1]),
    .I3(result_SB_LUT4_O_24_I2[2]),
    .O(result[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_24_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[21]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[21]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[21]),
    .I2(reg2[21]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[21]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg2[5]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[5]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_5_I1[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(reg1[5]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_5_I1[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_4_I1[1]),
    .I2(read_address_SB_LUT4_O_4_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(reg2[9]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[9]),
    .I1(result_SB_LUT4_O_9_I0[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[9]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_9_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg2[25]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[25]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(reg1[25]),
    .I1(reg1[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(immediate_SB_LUT4_I1_1_O[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[25]),
    .I2(reg2[25]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[25]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_14_I2[2]),
    .I3(read_address_SB_LUT4_O_14_I2[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8adf)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(reg1[17]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(reg1[15]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(reg1[13]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(reg1[11]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(reg1[7]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(reg1[5]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(reg1[1]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(reg1[3]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(reg1[9]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg1[29]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[29]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_1_O[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_27_I2[2]),
    .I2(read_address_SB_LUT4_O_27_I2[3]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(reg2[13]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[13]),
    .I1(result_SB_LUT4_O_13_I0[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[13]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_13_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_18_I2[2]),
    .I3(read_address_SB_LUT4_O_18_I2[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(reg1[22]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(reg1[20]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(reg1[18]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(reg1[16]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(reg1[30]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(reg1[28]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(reg1[26]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(reg1[24]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(reg1[21]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(reg1[19]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_25 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I1(result_SB_LUT4_O_25_I1[1]),
    .I2(result_SB_LUT4_O_25_I1[2]),
    .I3(result_SB_LUT4_O_25_I1[3]),
    .O(result[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_25_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[3]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_25_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3[3]),
    .O(result_SB_LUT4_O_25_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(reg2[4]),
    .I1(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[4]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_4_I0[3]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_5_I1[1]),
    .I2(read_address_SB_LUT4_O_5_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[4]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_4_I0[3]),
    .O(result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_26_I2[1]),
    .I3(result_SB_LUT4_O_26_I2[2]),
    .O(result[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_6_I1[1]),
    .I2(read_address_SB_LUT4_O_6_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_26_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_26_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg2[19]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(result_SB_LUT4_O_19_I1[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_19_I1[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_21_I2[2]),
    .I3(read_address_SB_LUT4_O_21_I2[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_2_O[0]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(reg1[11]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_11_I0[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[11]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_11_I0[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(reg2[27]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfa48)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(reg1[27]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[27]),
    .I2(reg2[27]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8adf)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(immediate_SB_LUT4_I1_2_O[0]),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(reg1[29]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(reg1[27]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_2_O[0]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(reg1[25]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(reg1[23]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
<<<<<<< HEAD
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(immediate_SB_LUT4_I1_1_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[799]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1[0])
=======
    .LUT_INIT(16'h0800)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2 (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[671]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[543]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4 (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[415]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5 (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[287]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6 (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[159]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[927]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[639]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
<<<<<<< HEAD
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[383]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[127]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[895]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
<<<<<<< HEAD
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[575]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[319]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[51]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[831]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[767]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[511]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[255]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1023]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(reg1[15]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_15_I1[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[15]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_15_I1[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3])
=======
    .LUT_INIT(16'h5755)
  ) rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(instruction[8]),
    .I1(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
<<<<<<< HEAD
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2])
=======
  ) rd_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]),
    .I1(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(rd_SB_LUT4_O_I3[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hfa48)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg1[31]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0])
=======
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_I1[2]),
    .I3(reg1_SB_LUT4_O_I1[3]),
    .O(reg1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1[2]),
    .I3(reg1_SB_LUT4_O_1_I1[3]),
    .O(reg1[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_10 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_10_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1[2]),
    .I3(reg1_SB_LUT4_O_10_I1[3]),
    .O(reg1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_10_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_10_I1[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
=======
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[31]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
=======
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_I2[2])
=======
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[3]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1[3]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[3]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[7]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[7]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_7_I0[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[7]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_7_I0[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_2_I1[1]),
    .I2(read_address_SB_LUT4_O_2_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_29_I2[2]),
    .I2(read_address_SB_LUT4_O_29_I2[3]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(reg2[11]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
=======
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[669]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[701]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[541]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[573]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
<<<<<<< HEAD
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
=======
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
<<<<<<< HEAD
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
=======
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[733]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[765]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[605]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[637]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_10_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_27_I3[1]),
    .O(result[2])
=======
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[925]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[957]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[989]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1021]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[797]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[829]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[861]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[893]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[221]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[253]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[93]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[125]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[157]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[189]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[29]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[61]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_11 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_11_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1[2]),
    .I3(reg1_SB_LUT4_O_11_I1[3]),
    .O(reg1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_11_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_11_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[668]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[700]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[540]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[572]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[732]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[764]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[604]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[636]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_11_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[924]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[956]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[988]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1020]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[796]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[828]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[860]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[892]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[220]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[252]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[92]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[124]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[156]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[188]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[60]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[28]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_12 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_12_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1[2]),
    .I3(reg1_SB_LUT4_O_12_I1[3]),
    .O(reg1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_12_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_12_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[667]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[699]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[539]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[571]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[731]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[763]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[603]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[635]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_12_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[923]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[955]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[987]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1019]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[795]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[827]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[859]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[891]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[219]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[251]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[91]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[123]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[155]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[187]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[27]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[59]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_13 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_13_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1[2]),
    .I3(reg1_SB_LUT4_O_13_I1[3]),
    .O(reg1[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_13_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_13_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[666]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[698]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[538]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[570]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[730]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[762]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[602]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[634]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_13_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[922]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[954]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[986]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1018]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[794]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[826]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[858]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[890]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[218]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[250]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[90]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[122]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[154]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[186]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[26]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[58]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_14 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_14_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1[2]),
    .I3(reg1_SB_LUT4_O_14_I1[3]),
    .O(reg1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_14_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_14_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[665]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[697]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[537]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[569]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[729]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[761]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[601]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[633]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_14_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[921]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[953]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[985]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1017]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[793]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[825]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[857]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[889]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[217]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[249]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[89]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[121]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[153]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[185]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[25]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[57]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_15 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_15_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1[2]),
    .I3(reg1_SB_LUT4_O_15_I1[3]),
    .O(reg1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_15_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_15_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[664]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[696]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[536]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[568]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[728]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[760]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[600]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[632]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_15_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[920]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[952]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[984]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1016]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[792]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[824]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[856]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[888]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[216]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[248]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[88]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[120]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[152]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[184]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[24]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[56]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_16 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_16_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1[2]),
    .I3(reg1_SB_LUT4_O_16_I1[3]),
    .O(reg1[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_16_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_16_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[663]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[695]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[535]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[567]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[727]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[759]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[599]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[631]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_16_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[919]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[951]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[983]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1015]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[791]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[823]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[855]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[887]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[215]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[247]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[87]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[119]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[151]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[183]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[23]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[55]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_17 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_17_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1[2]),
    .I3(reg1_SB_LUT4_O_17_I1[3]),
    .O(reg1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_17_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_17_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[662]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[694]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[534]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[566]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[726]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[758]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[598]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[630]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_17_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[918]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[950]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[982]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1014]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[790]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[822]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[854]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[886]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[214]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[246]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[86]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[118]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[150]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[182]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[22]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[54]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_18 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_18_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1[2]),
    .I3(reg1_SB_LUT4_O_18_I1[3]),
    .O(reg1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_18_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_18_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[661]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[693]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[533]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[565]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[725]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[757]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[597]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[629]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_18_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[917]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[949]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[981]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1013]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[789]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[821]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[853]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[885]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[213]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[245]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[85]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[117]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[149]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[181]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[21]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[53]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_19 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_19_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1[2]),
    .I3(reg1_SB_LUT4_O_19_I1[3]),
    .O(reg1[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_19_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_19_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[660]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[692]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[532]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[564]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[724]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[756]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[596]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[628]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_19_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[916]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[948]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[980]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1012]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[788]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[820]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[852]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[884]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[212]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[244]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[84]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[116]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[148]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[180]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[20]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[52]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[648]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[680]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[520]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[552]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[712]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[744]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[584]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[616]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[904]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[936]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[968]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1000]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[776]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[808]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[840]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[872]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
<<<<<<< HEAD
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_27_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1[1]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg2[18]),
    .I1(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[18]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_18_I1[1]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[18]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_18_I1[1]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_22_I2[2]),
    .I3(read_address_SB_LUT4_O_22_I2[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_30_I2[2]),
    .I2(read_address_SB_LUT4_O_30_I2[3]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(reg2[10]),
    .I1(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(reg1[10]),
    .I1(result_SB_LUT4_O_10_I0[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[10]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_10_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(reg1[24]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(reg2[2]),
    .I1(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[2]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(immediate_SB_LUT4_I1_2_O[0]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_9_I1[1]),
    .I2(read_address_SB_LUT4_O_9_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[2]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(immediate_SB_LUT4_I1_2_O[0]),
    .O(result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) result_SB_LUT4_O_28 (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_28_I2[1]),
    .I3(result_SB_LUT4_O_28_I3[3]),
    .O(result[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_28_I2[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O[1])
=======
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[200]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[232]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[104]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[72]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[17]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(reg1[17]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_17_I1[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0])
=======
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h30c0)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_17_I1[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1])
=======
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[136]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[168]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[40]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[8]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2])
=======
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_2 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_2_I1[3]),
    .O(reg1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8caf)
  ) reg1_SB_LUT4_O_20 (
    .I0(reg1_SB_LUT4_O_20_I0[0]),
    .I1(reg1_SB_LUT4_O_20_I0[1]),
    .I2(reg1_SB_LUT4_O_20_I0[2]),
    .I3(reg1_SB_LUT4_O_20_I0[3]),
    .O(reg1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5410)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5700)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(rs1[2]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[2]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[3]),
    .O(reg1_SB_LUT4_O_20_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[705]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[705])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[737]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[737])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[577]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[609]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[513]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[545]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[641]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[641])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[673]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[673])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3033)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[1]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[2]),
    .O(reg1_SB_LUT4_O_20_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888a)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3])
=======
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[321]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[353]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[257]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[289]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[449]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[481]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[385]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[417]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h02aa)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3 (
    .I0(rs1[4]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2[2]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2[3]),
    .O(reg1_SB_LUT4_O_20_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h222a)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[961]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[993]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[897]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[929]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[833]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[865]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[769]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[801]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
=======
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
=======
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(reg1[10]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
=======
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[193]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[225]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[129]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[161]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5030)
  ) reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[97]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[65]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[33]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_21 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_21_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1[2]),
    .I3(reg1_SB_LUT4_O_21_I1[3]),
    .O(reg1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_21_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_21_I1[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(reg1[8]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
=======
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(reg1[6]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
=======
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(reg1[4]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
=======
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[659]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[691]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[531]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[563]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
=======
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate_SB_LUT4_I1_1_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
=======
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[723]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[755]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[595]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[627]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_21_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(reg1[14]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
=======
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[915]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[947]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[979]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1011]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(reg1[12]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
=======
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[787]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[819]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[851]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[883]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[211]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[243]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[83]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[115]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[147]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[179]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[19]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_22 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_22_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1[2]),
    .I3(reg1_SB_LUT4_O_22_I1[3]),
    .O(reg1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_22_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_22_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[658]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[690]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[530]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[562]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[722]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[754]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[594]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[626]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_22_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[914]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[946]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[978]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1010]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[786]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[818]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[850]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[882]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[210]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[242]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[82]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[114]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[146]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[178]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[18]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[50]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_23 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_23_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1[2]),
    .I3(reg1_SB_LUT4_O_23_I1[3]),
    .O(reg1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_23_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_23_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[657]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[689]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[529]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[561]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[721]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[753]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[593]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[625]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_23_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[913]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[945]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[977]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1009]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[785]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[817]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[849]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[881]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[209]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[241]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[81]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[113]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[145]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[177]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[17]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[49]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_24 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_24_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1[2]),
    .I3(reg1_SB_LUT4_O_24_I1[3]),
    .O(reg1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_24_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_24_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[656]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[688]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[528]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[560]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[720]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[752]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[592]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[624]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_24_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[912]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[944]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[976]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1008]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[784]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[816]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[848]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[880]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[208]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[240]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[80]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[112]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[144]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[176]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[16]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[48]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_25 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_25_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1[2]),
    .I3(reg1_SB_LUT4_O_25_I1[3]),
    .O(reg1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_25_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_25_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[655]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[687]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[527]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[559]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[719]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[751]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[591]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[623]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_25_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[911]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[943]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[975]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1007]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[783]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[815]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[847]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[879]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[207]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[239]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[79]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[111]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[143]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[175]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[15]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[47]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_26 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_26_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1[2]),
    .I3(reg1_SB_LUT4_O_26_I1[3]),
    .O(reg1[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_26_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_26_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[654]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[686]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[526]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[558]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[718]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[750]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[590]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[622]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_26_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[910]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[942]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[974]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1006]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[782]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[814]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[846]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[878]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
<<<<<<< HEAD
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_28_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_28_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(immediate_SB_LUT4_I1_2_O[0]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg2[1]),
    .I1(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb020)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[1]),
    .I1(funct3[0]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(immediate_SB_LUT4_I1_1_O[1]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b7)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(reg1[1]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(immediate_SB_LUT4_I1_1_O[1]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(read_address_SB_LUT4_O_20_I0[0]),
    .I1(read_address_SB_LUT4_O_20_I0[1]),
    .I2(funct7_SB_LUT4_I0_O[0]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immediate_SB_LUT4_I1_1_O[1]),
    .I3(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(reg1[2]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(reg1[0]),
    .I3(immediate_SB_LUT4_I1_O[2]),
    .O(result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_29_I3[1]),
    .O(result[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) result_SB_LUT4_O_29_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_29_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecee)
  ) result_SB_LUT4_O_3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I1(result_SB_LUT4_O_3_I1[1]),
    .I2(result_SB_LUT4_O_3_I1[2]),
    .I3(result_SB_LUT4_O_3_I1[3]),
    .O(result[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I3[1]),
    .O(result[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) result_SB_LUT4_O_30_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_30_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3[1]),
    .O(result[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_31_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(result_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_25_I2[2]),
    .I3(read_address_SB_LUT4_O_25_I2[3]),
    .O(result_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_3_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]),
    .I2(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]),
    .O(result_SB_LUT4_O_3_I1[3])
=======
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
<<<<<<< HEAD
  ) result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1])
=======
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[206]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[238]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[110]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[78]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[142]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[174]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[14]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[46]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2])
=======
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_27 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_27_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1[2]),
    .I3(reg1_SB_LUT4_O_27_I1[3]),
    .O(reg1[13])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h040c)
  ) result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(reg2[15]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3])
=======
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_27_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_4 (
    .I0(result_SB_LUT4_O_4_I0[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_4_I3[3]),
    .O(result[16])
=======
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_27_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[653]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[685]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[525]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[557]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[717]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[749]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[589]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[621]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_27_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[909]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[941]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[973]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1005]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[781]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[813]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[845]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[877]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[205]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[237]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[109]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[77]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[141]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[173]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[13]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[45]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_28 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_28_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1[2]),
    .I3(reg1_SB_LUT4_O_28_I1[3]),
    .O(reg1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_28_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[652]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[684]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[524]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[556]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[716]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[748]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[588]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[620]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_28_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[908]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[940]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[972]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1004]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[780]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[812]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[844]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[876]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[204]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[236]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[108]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[76]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[140]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[172]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[12]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[44]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_29 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_29_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1[2]),
    .I3(reg1_SB_LUT4_O_29_I1[3]),
    .O(reg1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_29_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_29_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[651]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[683]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[523]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[555]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[715]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[747]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[587]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[619]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_29_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[907]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[939]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[971]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1003]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[779]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[811]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[843]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[875]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[203]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[235]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[107]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[75]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
<<<<<<< HEAD
  ) result_SB_LUT4_O_4_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[4]),
    .I2(reg2[4]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_4_I0[3])
=======
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[139]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[171]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[43]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[11]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_4_I3[3])
=======
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_2_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h040c)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(reg2[16]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1])
=======
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[647]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[679]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[519]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[551]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[711]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[743]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[583]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[615]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[903]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[935]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[967]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[999]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[775]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[807]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[839]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[871]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[199]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[231]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[103]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[71]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[135]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[167]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[7]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[39]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_3 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_3_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1[2]),
    .I3(reg1_SB_LUT4_O_3_I1[3]),
    .O(reg1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_30 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_30_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1[2]),
    .I3(reg1_SB_LUT4_O_30_I1[3]),
    .O(reg1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_30_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_30_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[650]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[682]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[522]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[554]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[714]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[746]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[586]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[618]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_30_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[906]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[938]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[970]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1002]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[778]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[810]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[842]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[874]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[202]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[234]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[106]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[74]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[138]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[170]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[42]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[10]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8caf)
  ) reg1_SB_LUT4_O_31 (
    .I0(reg1_SB_LUT4_O_31_I0[0]),
    .I1(reg1_SB_LUT4_O_31_I0[1]),
    .I2(reg1_SB_LUT4_O_31_I0[2]),
    .I3(reg1_SB_LUT4_O_31_I0[3]),
    .O(reg1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5410)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_31_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5700)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1 (
    .I0(rs1[2]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1[2]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1[3]),
    .O(reg1_SB_LUT4_O_31_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[704]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[704])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[736]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[736])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[576]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[608]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[512]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[544]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[640]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[640])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[672]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[672])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3033)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2[1]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2[2]),
    .O(reg1_SB_LUT4_O_31_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888a)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[320]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[352]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[256]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[288]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[448]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[480]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[384]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[416]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h02aa)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3 (
    .I0(rs1[4]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2[2]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2[3]),
    .O(reg1_SB_LUT4_O_31_I0[3])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2])
=======
    .LUT_INIT(16'h000f)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2[2])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_24_I2[2]),
    .I3(read_address_SB_LUT4_O_24_I2[3]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3])
=======
    .LUT_INIT(16'h222a)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[960]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[992]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[896]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[928]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[832]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[864]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[768]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[800]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_5_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_5_I3[2]),
    .O(result[17])
=======
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_5_I1_SB_LUT4_I2 (
    .I0(reg1[5]),
    .I1(reg1[4]),
    .I2(result_SB_LUT4_O_5_I1[1]),
    .I3(result_SB_LUT4_O_4_I0[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1])
=======
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[192]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[224]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[128]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[160]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5030)
  ) reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[96]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[64]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[32]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[646]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[678]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[518]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[550]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[710]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[742]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[582]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[614]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_3_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[902]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[934]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[966]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[998]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[774]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[806]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[838]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[870]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[198]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[230]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[102]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[70]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[134]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[166]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[6]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[38]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_4 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_4_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1[2]),
    .I3(reg1_SB_LUT4_O_4_I1[3]),
    .O(reg1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_4_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[645]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[677]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[517]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[549]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[709]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[741]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[581]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[613]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_4_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[901]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[933]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[965]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[997]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[773]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[805]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[837]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[869]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[197]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[229]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[101]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[69]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[133]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[165]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[5]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[37]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_5 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_5_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1[2]),
    .I3(reg1_SB_LUT4_O_5_I1[3]),
    .O(reg1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_5_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_5_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[644]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[676]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[516]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[548]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[708]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[740]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[580]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[612]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_5_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[900]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[932]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[964]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[996]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[772]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[804]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[836]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[868]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[196]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[228]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[100]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[68]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[132]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[164]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[4]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[36]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8caf)
  ) reg1_SB_LUT4_O_6 (
    .I0(reg1_SB_LUT4_O_6_I0[0]),
    .I1(reg1_SB_LUT4_O_6_I0[1]),
    .I2(reg1_SB_LUT4_O_6_I0[2]),
    .I3(reg1_SB_LUT4_O_6_I0[3]),
    .O(reg1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5410)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_6_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5700)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1 (
    .I0(rs1[2]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[2]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[3]),
    .O(reg1_SB_LUT4_O_6_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[707]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .R(rst)
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
<<<<<<< HEAD
  ) result_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[5]),
    .I2(reg2[5]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_5_I1[1])
=======
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[707])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[739]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[739])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[579]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[611]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[515]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[547]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[643]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[643])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[675]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[675])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3033)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[1]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[2]),
    .O(reg1_SB_LUT4_O_6_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888a)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[323]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[355]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[259]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[291]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[451]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[483]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[387]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[419]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h02aa)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3 (
    .I0(rs1[4]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2[2]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2[3]),
    .O(reg1_SB_LUT4_O_6_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h222a)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[963]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[995]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[899]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[931]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[835]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[867]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[771]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[803]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[195]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[227]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[131]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[163]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5030)
  ) reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[99]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[67]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[35]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_7 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_7_I1[1]),
    .I2(reg1_SB_LUT4_O_7_I1[2]),
    .I3(reg1_SB_LUT4_O_7_I1[3]),
    .O(reg1[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_7_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_7_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[1]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[735]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[607]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_7_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[991]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[1]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[863]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[1]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[1]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[223]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[95]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[31]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[63]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) reg1_SB_LUT4_O_8 (
    .I0(rs1[3]),
    .I1(reg1_SB_LUT4_O_8_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1[2]),
    .I3(reg1_SB_LUT4_O_8_I1[3]),
    .O(reg1[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_8_I1[1])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
<<<<<<< HEAD
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I1(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_5_I3[2])
=======
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_8_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[670]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[702]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[542]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[574]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[734]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[766]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[606]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[638]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_8_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[926]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[958]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[990]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1022]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[798]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[830]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[862]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[894]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[222]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[254]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[94]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[126]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[158]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[190]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[62]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[30]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8caf)
  ) reg1_SB_LUT4_O_9 (
    .I0(reg1_SB_LUT4_O_9_I0[0]),
    .I1(reg1_SB_LUT4_O_9_I0[1]),
    .I2(reg1_SB_LUT4_O_9_I0[2]),
    .I3(reg1_SB_LUT4_O_9_I0[3]),
    .O(reg1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5410)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_9_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5700)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1 (
    .I0(rs1[2]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[3]),
    .O(reg1_SB_LUT4_O_9_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[706]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[706])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[738]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[738])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[578]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[610]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[514]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[546]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[642]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[642])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[74])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[76])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[202])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_100 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[946])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1000 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1006])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1001 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1005])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1002 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1004])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1003 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1003])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1004 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1002])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1005 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1001])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1006 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1000])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1007 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_101 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[945])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_102 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[944])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_103 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[943])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_104 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[942])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_105 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[941])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_106 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[940])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_107 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[93])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_108 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[939])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_109 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[938])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[204])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_110 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[937])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_111 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[936])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_112 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[935])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_113 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[934])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_114 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[933])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[932])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_116 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[931])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_117 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[930])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_118 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[92])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_119 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[929])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[208])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_120 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[928])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_121 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[927])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_122 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[926])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_123 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[925])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_124 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[924])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_125 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[923])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_126 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[922])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_127 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[921])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_128 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[920])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_129 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[919])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[212])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_130 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[918])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_131 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[917])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_132 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[916])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_133 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[915])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_134 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[914])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_135 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[913])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_136 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[912])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_137 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[911])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_138 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[910])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_139 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[90])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[219])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_140 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[909])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_141 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[908])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_142 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[907])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_143 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[906])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_144 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[905])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_145 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[904])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_146 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[903])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_147 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[902])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_148 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[901])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_149 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[900])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[266])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[89])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[899])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[898])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[897])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[896])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_156 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[895])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[894])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[893])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[892])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[266]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[268])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[891])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[890])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[88])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[889])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[888])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[887])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[886])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_167 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[885])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[884])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[883])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[268]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[272])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[882])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[881])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[880])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[87])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[879])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_175 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[878])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_176 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[877])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[876])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[875])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[874])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[272]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[276])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[873])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[872])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[871])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[870])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[86])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_185 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[869])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_186 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[868])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_187 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[867])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[866])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_189 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[865])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[276]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[283])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_190 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[864])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_191 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[863])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[862])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_193 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[861])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[860])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[85])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[859])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[858])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[857])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_199 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[856])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[283]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[80])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[330])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_200 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[855])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_201 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[854])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_202 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[853])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_203 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[852])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_204 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[851])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_205 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[850])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_206 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[849])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_207 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[848])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_208 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[847])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_209 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[846])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[330]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[332])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_210 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[845])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_211 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[844])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_212 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[843])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_213 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[842])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_214 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[841])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_215 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[840])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_216 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[83])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_217 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[839])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_218 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[838])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_219 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[837])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[332]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[336])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_220 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[836])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_221 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[835])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_222 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[834])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_223 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[833])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_224 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[832])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_225 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[831])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_226 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[830])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_227 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[82])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_228 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[829])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_229 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[828])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[336]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[340])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_230 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[827])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_231 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[826])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_232 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[825])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_233 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[824])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_234 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[823])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_235 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[822])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_236 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[821])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_237 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[820])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_238 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[81])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_239 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[819])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[340]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[347])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_240 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[818])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_241 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[817])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_242 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[816])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_243 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[815])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_244 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[814])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_245 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[813])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_246 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[812])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_247 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[811])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_248 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[810])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_249 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[809])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[347]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_I3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[351]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[394])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_250 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[808])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_251 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[807])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_252 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[806])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_253 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[805])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_254 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[804])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_255 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[803])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_256 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[802])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_257 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[801])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_258 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[800])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_259 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[394]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[396])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_260 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[79])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_261 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[799])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_262 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[798])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_263 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[797])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_264 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[796])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_265 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[795])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_266 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[794])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_267 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[793])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_268 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[792])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_269 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[791])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[396]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[400])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_270 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[790])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_271 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[78])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_272 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[789])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_273 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[788])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_274 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[787])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_275 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[786])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_276 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[785])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_277 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[784])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_278 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[783])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_279 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[782])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[400]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[404])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_280 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[781])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_281 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[780])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_282 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[77])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_283 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[779])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_284 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[778])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_285 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[777])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_286 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[776])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_287 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[775])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_288 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[774])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_289 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[773])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[404]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[411])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_290 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[772])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_291 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[771])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_292 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[770])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_293 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[769])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_294 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[768])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_295 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[767])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_296 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[766])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_297 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[765])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_298 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[764])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_299 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[763])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[411]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[84])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[458])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_300 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[762])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_301 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[761])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_302 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[760])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_303 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[75])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_304 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[759])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_305 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[758])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_306 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[757])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_307 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[756])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_308 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[755])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_309 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[754])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[458]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[460])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_310 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[753])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_311 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[752])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_312 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[751])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_313 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[750])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_314 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[749])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_315 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[748])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_316 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[747])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_317 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[746])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_318 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[745])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_319 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[744])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[460]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_32 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[464])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_320 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[743])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_321 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[742])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_322 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[741])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_323 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[740])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_324 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[73])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_325 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[735])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_326 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[734])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_327 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[733])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_328 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[732])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_329 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[731])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[468])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_330 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[730])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_331 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[72])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_332 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[729])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_333 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[728])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_334 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[727])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_335 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[726])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_336 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[725])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_337 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[724])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_338 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[723])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_339 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[722])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[468]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[475])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_340 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[721])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_341 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[720])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_342 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[71])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_343 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[719])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_344 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[718])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_345 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[717])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_346 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[716])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_347 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[715])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_348 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[714])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_349 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[713])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[475]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_I3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[464]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3_SB_LUT4_O (
    .I0(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_35 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[522])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_350 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[712])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_351 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[711])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_352 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[710])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_353 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[70])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_354 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[709])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_355 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[708])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_356 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[703])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_357 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[702])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_358 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[701])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_359 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[700])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_36 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[524])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_360 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_361 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[69])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_362 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[699])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_363 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[698])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_364 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[697])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_365 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[696])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_366 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[695])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_367 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[694])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_368 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[693])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_369 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[692])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_37 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[528])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_370 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[691])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_371 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[690])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_372 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[68])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_373 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[689])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_374 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[688])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_375 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[687])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_376 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[686])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_377 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[685])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_378 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[684])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_379 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[683])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_38 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[532])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_380 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[682])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_381 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[681])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_382 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[680])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_383 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[67])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_384 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[679])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_385 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[678])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_386 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[677])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_387 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[676])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_388 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[671])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_389 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[670])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[539])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_390 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[66])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_391 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[669])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_392 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[668])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_393 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[667])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_394 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[666])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_395 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[665])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_396 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[664])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_397 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[663])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_398 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[662])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_399 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[661])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[91])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_400 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[660])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_401 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[65])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_402 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[659])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_403 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[658])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_404 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[657])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_405 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[656])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_406 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[655])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_407 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[654])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_408 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[653])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_409 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[652])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[99])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_410 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[651])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_411 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[650])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_412 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[64])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_413 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[649])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_414 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[648])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_415 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[647])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_416 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[646])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_417 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[645])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_418 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[644])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_419 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[63])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[999])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_420 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[639])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_421 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[638])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_422 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[637])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_423 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[636])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_424 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[635])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_425 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[634])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_426 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[633])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_427 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[632])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_428 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[631])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_429 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[630])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[998])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_430 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[62])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_431 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[629])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_432 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[628])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_433 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[627])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_434 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[626])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_435 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[625])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_436 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[624])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_437 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[623])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_438 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[622])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_439 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[621])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[997])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_440 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[620])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_441 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[61])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_442 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[619])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_443 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[618])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_444 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[617])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_445 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[616])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_446 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[615])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_447 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[614])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_448 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[613])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_449 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[612])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[996])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_450 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[611])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_451 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[610])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_452 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_453 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[609])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_454 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[608])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_455 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[607])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_456 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[606])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_457 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[605])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_458 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[604])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_459 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[603])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[995])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_460 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[602])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_461 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[601])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_462 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[600])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_463 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_464 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[59])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_465 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[599])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_466 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[598])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_467 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[597])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_468 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[596])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_469 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[595])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[994])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_470 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[594])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_471 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[593])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_472 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[592])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_473 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[591])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_474 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[590])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_475 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_476 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[589])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_477 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[588])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_478 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[587])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_479 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[586])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[993])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_480 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[585])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_481 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[584])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_482 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[583])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_483 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[582])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_484 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[581])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_485 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[580])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_486 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[57])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_487 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[579])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_488 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[578])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_489 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[577])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[992])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_490 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[576])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_491 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[575])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_492 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[574])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_493 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[573])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_494 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[572])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_495 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[571])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_496 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[570])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_497 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_498 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[569])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_499 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[568])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[138])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[991])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_500 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[567])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_501 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[566])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_502 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[565])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_503 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[564])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_504 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[563])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_505 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[562])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_506 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[561])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_507 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[560])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_508 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[55])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_509 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[559])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[990])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_510 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[558])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_511 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[557])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_512 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[556])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_513 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[555])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_514 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[554])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_515 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[553])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_516 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[552])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_517 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[551])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_518 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[550])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_519 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[54])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_52 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[98])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_520 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[549])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_521 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[548])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_522 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[547])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_523 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[546])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_524 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[545])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_525 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[544])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_526 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[543])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_527 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[542])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_528 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[541])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_529 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[540])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_53 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[989])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_530 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[53])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_531 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[538])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_532 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[537])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_533 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[536])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_534 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[535])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_535 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[534])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_536 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[533])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_537 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[531])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_538 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[530])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_539 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_54 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[988])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_540 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[529])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_541 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[527])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_542 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[526])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_543 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[525])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_544 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[523])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_545 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[521])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_546 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[520])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_547 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_548 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[519])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_549 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[518])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[987])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_550 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[517])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_551 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[516])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_552 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[515])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_553 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[514])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_554 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[513])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_555 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[512])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_556 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[511])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[510])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[510]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_558 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[50])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[509])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[509]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[986])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[508])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[508]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[507])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[507]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[506])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[506]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[505])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[505]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[504])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[504]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[503])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[503]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[502])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[502]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[501])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[501]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[500])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[500]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_569 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[985])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_570 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[49])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[499])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[499]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[498])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[498]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[497])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[497]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[496])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[496]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_LUT4_I1_I2[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_LUT4_I1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[495])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[495]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[494])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[494]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[493])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[493]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[492])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[492]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[491])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[491]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_58 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[984])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[490])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[490]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_581 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[489])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[489]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[488])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[488]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[487])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[487]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[486])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[486]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[485])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[485]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[484])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[484]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_588 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[483])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_589 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[482])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_59 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[983])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_590 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[481])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_591 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[480])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_592 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[479])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[479]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8a0a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(instruction[17]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(instruction[16]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(instruction[16]),
    .I1(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[1]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[478])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[478]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[477])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[477]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[476])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[476]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[474])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[474]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[473])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[473]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[472])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[472]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[140])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_60 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[982])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[471])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[471]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[470])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[470]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_602 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[469])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[469]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[467])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[467]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[466])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[466]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[465])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[465]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[463])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[463]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[462])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[462]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[461])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[461]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[981])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_610 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[459])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[459]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[457])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[457]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[456])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[456]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[455])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[455]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[454])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[454]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[453])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[453]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[452])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[452]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_618 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[451])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_619 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[450])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_62 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[980])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_620 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_621 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[449])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_622 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[448])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_623 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[447])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[446])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[446]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[445])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[445]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[444])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[444]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[443])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[443]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[442])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[442]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[441])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[441]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_63 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[97])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[440])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[440]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_631 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[439])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[439]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[438])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[438]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[437])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[437]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[436])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[436]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[435])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[435]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[434])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[434]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[433])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[433]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[432])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[432]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_64 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[979])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[431])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[431]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[430])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[430]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_642 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[429])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[429]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[428])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[428]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[427])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[427]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[426])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[426]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[425])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[425]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[424])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[424]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[423])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[423]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_65 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[978])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[422])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[422]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[421])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[421]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[420])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[420]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_653 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_654 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[419])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_655 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[418])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_656 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[417])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_657 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[416])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_658 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[415])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[414])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[414]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_66 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[977])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[413])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[413]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[412])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[412]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[410])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[410]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_663 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[409])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[409]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[408])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[408]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[407])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[407]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[406])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[406]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[405])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[405]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[403])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[403]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_67 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[976])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[402])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[402]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[401])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[401]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_672 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_673 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[399])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[399]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[398])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[398]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[397])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[397]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[395])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[395]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[393])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[393]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[392])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[392]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_68 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[975])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[391])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[391]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[390])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[390]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_682 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[389])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[389]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[388])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[388]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_685 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[387])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_686 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[386])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_687 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[385])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_688 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[384])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_689 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[383])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_69 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[974])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[382])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[382]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[381])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[381]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[380])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[380]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_693 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[379])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[379]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[378])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[378]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[377])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[377]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[376])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[376]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[375])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[375]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[374])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[374]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[144])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_70 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[973])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[373])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[373]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[372])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[372]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[371])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[371]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[370])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[370]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_704 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[369])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[369]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[368])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[368]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[367])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[367]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[366])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[366]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[365])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[365]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_71 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[972])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[364])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[364]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[363])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[363]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[362])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[362]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[361])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[361]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[360])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[360]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_715 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[359])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[359]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[358])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[358]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[357])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[357]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[356])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[356]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4505)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2_SB_LUT4_I1 (
    .I0(instruction[17]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2_SB_LUT4_I3_O[2]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[971])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_720 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[355])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_721 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[354])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_722 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[353])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_723 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[352])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_724 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[351])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[350])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[350]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_726 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[349])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[349]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[348])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[348]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[346])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[346]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[970])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[345])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[345]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[344])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[344]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[343])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[343]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[342])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[342]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[341])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[341]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_735 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[339])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[339]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[338])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[338]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[337])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[337]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[335])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[335]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[96])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[334])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[334]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[333])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[333]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[331])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[331]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_743 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[329])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[329]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[328])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[328]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[327])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[327]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[326])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[326]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[325])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[325]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[324])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[324]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(instruction[15]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[969])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_750 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[323])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_751 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[322])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_752 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[321])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_753 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[320])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_754 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_755 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[319])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[318])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[318]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[317])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[317]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[316])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[316]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[315])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[315]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[968])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[314])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[314]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[313])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[313]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[312])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[312]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[311])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[311]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[310])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[310]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_765 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[309])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[309]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[308])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[308]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[307])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[307]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[306])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[306]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[967])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[305])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[305]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[304])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[304]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[303])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[303]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[302])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[302]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[301])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[301]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[300])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[300]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_776 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_777 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[299])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[299]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[298])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[298]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[966])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[297])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[297]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[296])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[296]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[295])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[295]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[294])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[294]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[293])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[293]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[292])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[292]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_786 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[291])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_787 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[290])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_788 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_789 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[289])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[965])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_790 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[288])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_791 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[287])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[286])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[286]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[285])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[285]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[284])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[284]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[282])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[282]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[281])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[281]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[280])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[280]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_798 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[279])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[279]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[148])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[964])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[278])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[278]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[277])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[277]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[275])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[275]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[274])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[274]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[273])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[273]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[271])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[271]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[270])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[270]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_807 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[269])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[269]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[267])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[267]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[963])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[265])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[265]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[264])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[264]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[263])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[263]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[262])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[262]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[261])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[261]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[260])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[260]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1 (
    .I0(instruction[16]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_816 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_817 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[259])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_818 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[258])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_819 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[257])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[962])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_820 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[256])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_821 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[255])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_822 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[254])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_823 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[253])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_824 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[252])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_825 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[251])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_826 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[250])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_827 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_828 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[249])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_829 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[248])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[961])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_830 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[247])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_831 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[246])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_832 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[245])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_833 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[244])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_834 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[243])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_835 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[242])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_836 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[241])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_837 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[240])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_838 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_839 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[239])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[960])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_840 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[238])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_841 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[237])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_842 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[236])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_843 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[235])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_844 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[234])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_845 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[233])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_846 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[232])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_847 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[231])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_848 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[230])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_849 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[95])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_850 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[229])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_851 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[228])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_852 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[227])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_853 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[226])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_854 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[225])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_855 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[224])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_856 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[223])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_857 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[222])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_858 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[221])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_859 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[220])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[959])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_860 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_861 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[218])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_862 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[217])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_863 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[216])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_864 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[215])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_865 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[214])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_866 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[213])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_867 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[211])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_868 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[210])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_869 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[958])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_870 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[209])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_871 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[207])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_872 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[206])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_873 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[205])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_874 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[203])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_875 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[201])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_876 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[200])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_877 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_878 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_879 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[199])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[957])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_880 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[198])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_881 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[197])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_882 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[196])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_883 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[195])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_884 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[194])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_885 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[193])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_886 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[192])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_887 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[191])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_888 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[190])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_889 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_89 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[956])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_890 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[189])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_891 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[188])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_892 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[187])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_893 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[186])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_894 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[185])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_895 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[184])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_896 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[183])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_897 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[182])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_898 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[181])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_899 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[180])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[155])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[955])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_900 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_901 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[179])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_902 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[178])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_903 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[177])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_904 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[176])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_905 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[175])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_906 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[174])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_907 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[173])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_908 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[172])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_909 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[171])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_91 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[954])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_910 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[170])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_911 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_912 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[169])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_913 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[168])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_914 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[167])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_915 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[166])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_916 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[165])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_917 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[164])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_918 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[163])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_919 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[162])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[953])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_920 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[161])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_921 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[160])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_922 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_923 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[159])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_924 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[158])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_925 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[157])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_926 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[156])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_927 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[154])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_928 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[153])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_929 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[152])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_93 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[952])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_930 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[151])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_931 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[150])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_932 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_933 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[149])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_934 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[147])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_935 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[146])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_936 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[145])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_937 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[143])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_938 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[142])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_939 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[141])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[951])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_940 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_941 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[139])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_942 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[137])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_943 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[136])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_944 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[135])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_945 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[134])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_946 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[133])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_947 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[132])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_948 (
    .I0(1'h0),
    .I1(reg_write[3]),
    .I2(reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[131])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_949 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[130])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[950])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_950 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_951 (
    .I0(1'h0),
    .I1(reg_write[1]),
    .I2(reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[129])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_952 (
    .I0(1'h0),
    .I1(reg_write[0]),
    .I2(reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[128])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_953 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[127])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_954 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[126])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_955 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[125])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_956 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[124])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_957 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[123])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_958 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[122])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_959 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[121])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[94])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_960 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[120])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_961 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_962 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[119])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_963 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[118])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_964 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[117])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_965 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[116])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_966 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[115])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_967 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[114])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_968 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[113])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_969 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[112])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[949])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_970 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[111])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_971 (
    .I0(1'h0),
    .I1(reg_write[14]),
    .I2(reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[110])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_972 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_973 (
    .I0(1'h0),
    .I1(reg_write[13]),
    .I2(reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[109])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_974 (
    .I0(1'h0),
    .I1(reg_write[12]),
    .I2(reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[108])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_975 (
    .I0(1'h0),
    .I1(reg_write[11]),
    .I2(reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[107])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_976 (
    .I0(1'h0),
    .I1(reg_write[10]),
    .I2(reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[106])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_977 (
    .I0(1'h0),
    .I1(reg_write[9]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[105])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_978 (
    .I0(1'h0),
    .I1(reg_write[8]),
    .I2(reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[104])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_979 (
    .I0(1'h0),
    .I1(reg_write[7]),
    .I2(reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[103])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[948])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_980 (
    .I0(1'h0),
    .I1(reg_write[6]),
    .I2(reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[102])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_981 (
    .I0(1'h0),
    .I1(reg_write[31]),
    .I2(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1023])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_982 (
    .I0(1'h0),
    .I1(reg_write[30]),
    .I2(reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1022])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_983 (
    .I0(1'h0),
    .I1(reg_write[29]),
    .I2(reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1021])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_984 (
    .I0(1'h0),
    .I1(reg_write[28]),
    .I2(reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1020])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_985 (
    .I0(1'h0),
    .I1(reg_write[5]),
    .I2(reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[101])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_986 (
    .I0(1'h0),
    .I1(reg_write[27]),
    .I2(reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1019])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_987 (
    .I0(1'h0),
    .I1(reg_write[26]),
    .I2(reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1018])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_988 (
    .I0(1'h0),
    .I1(reg_write[25]),
    .I2(reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1017])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_989 (
    .I0(1'h0),
    .I1(reg_write[24]),
    .I2(reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1016])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[947])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_990 (
    .I0(1'h0),
    .I1(reg_write[23]),
    .I2(reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1015])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_991 (
    .I0(1'h0),
    .I1(reg_write[22]),
    .I2(reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1014])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_992 (
    .I0(1'h0),
    .I1(reg_write[21]),
    .I2(reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1013])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_993 (
    .I0(1'h0),
    .I1(reg_write[20]),
    .I2(reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1012])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_994 (
    .I0(1'h0),
    .I1(reg_write[19]),
    .I2(reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1011])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_995 (
    .I0(1'h0),
    .I1(reg_write[18]),
    .I2(reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1010])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_996 (
    .I0(1'h0),
    .I1(reg_write[4]),
    .I2(reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[100])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_997 (
    .I0(1'h0),
    .I1(reg_write[17]),
    .I2(reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1009])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_998 (
    .I0(1'h0),
    .I1(reg_write[16]),
    .I2(reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1008])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_999 (
    .I0(1'h0),
    .I1(reg_write[15]),
    .I2(reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1007])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[674]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg_write[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[674])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3033)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[322]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[354]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[258]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[290]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[450]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[482]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[386]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[418]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h02aa)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3 (
    .I0(rs1[4]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2[3]),
    .O(reg1_SB_LUT4_O_9_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h222a)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(rs1[3]),
    .I1(rs1[2]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[962]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[994]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[898]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[930]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[834]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[866]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[770]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[802]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rs1[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3050)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[194]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[226]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[130]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[162]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5030)
  ) reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(rs1[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[98]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[66]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[34]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(rs1[4]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[649]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[681]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[521]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[553]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[713]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[745]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[585]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[617]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(rs1[4]),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]),
    .O(reg1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5140)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[16]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[905]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[937]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[969]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1001]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdd0d)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[0]),
    .I1(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[1]),
    .I2(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[2]),
    .I3(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2_SB_LUT4_I1_O[3]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[777]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[809]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[841]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[873]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5044)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(rs1[1]),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(rs1[2]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[201]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[233]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[105]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[73]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(rs1[0]),
    .O(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[137]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[169]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[41]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "control_reg.sv:67.5-75.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[9]),
    .E(writeEnable_SB_LUT4_I2_O),
    .Q(reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[19]),
    .I3(rs1_SB_LUT4_O_I3[1]),
    .O(rs1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[18]),
    .I3(rs1_SB_LUT4_O_I3[1]),
    .O(rs1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[17]),
    .I3(rs1_SB_LUT4_O_I3[1]),
    .O(rs1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) rs1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(rs1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) rs1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(rs1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) rs1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(rs1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) rs2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[24]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(rs2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) rs2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[23]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(rs2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) rs2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[22]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(rs2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) rs2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[21]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(rs2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) rs2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[20]),
    .I3(memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(rs2[0])
>>>>>>> 39b0b79 (control reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_6 (
    .I0(result_SB_LUT4_O_6_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_6_I3[3]),
    .O(result[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(1'h0),
<<<<<<< HEAD
    .I1(immediate[6]),
    .I2(reg2[6]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_6_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_6_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_7 (
    .I0(result_SB_LUT4_O_7_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_7_I3[3]),
    .O(result[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_7_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[7]),
    .I2(reg2[7]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_7_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_7_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_8 (
    .I0(result_SB_LUT4_O_8_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_8_I3[3]),
    .O(result[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_8_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[8]),
    .I2(reg2[8]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_8_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_8_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(reg2[20]),
    .I1(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(read_address_SB_LUT4_O_19_I2[2]),
    .I3(read_address_SB_LUT4_O_19_I2[3]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_9 (
    .I0(result_SB_LUT4_O_9_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_9_I3[3]),
    .O(result[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_9_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[9]),
    .I2(reg2[9]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_9_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_9_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) result_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_28_I2[2]),
    .I2(read_address_SB_LUT4_O_28_I2[3]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(reg2[12]),
    .I1(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f11)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(reg1[12]),
    .I1(result_SB_LUT4_O_12_I0[1]),
    .I2(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_25_I1_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00b3)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[12]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_12_I0[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(funct3[0]),
    .I3(read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_I1[1]),
    .I2(read_address_SB_LUT4_O_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_1_I1[1]),
    .I2(read_address_SB_LUT4_O_1_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_10 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_10_I2[2]),
    .I3(read_address_SB_LUT4_O_10_I2[3]),
    .O(write_address[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_11 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_11_I2[2]),
    .I3(read_address_SB_LUT4_O_11_I2[3]),
    .O(write_address[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_12 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(funct7_SB_LUT4_I0_O[2]),
    .I3(funct7_SB_LUT4_I0_O[3]),
    .O(write_address[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_13 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_13_I2[2]),
    .I3(read_address_SB_LUT4_O_13_I2[3]),
    .O(write_address[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_14 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_14_I2[2]),
    .I3(read_address_SB_LUT4_O_14_I2[3]),
    .O(write_address[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_15 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_15_I2[2]),
    .I3(read_address_SB_LUT4_O_15_I2[3]),
    .O(write_address[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_16 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_16_I2[2]),
    .I3(read_address_SB_LUT4_O_16_I2[3]),
    .O(write_address[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_17 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_17_I2[2]),
    .I3(read_address_SB_LUT4_O_17_I2[3]),
    .O(write_address[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_18 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_18_I2[2]),
    .I3(read_address_SB_LUT4_O_18_I2[3]),
    .O(write_address[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_19 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_19_I2[2]),
    .I3(read_address_SB_LUT4_O_19_I2[3]),
    .O(write_address[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_2_I1[1]),
    .I2(read_address_SB_LUT4_O_2_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) write_address_SB_LUT4_O_20 (
    .I0(read_address_SB_LUT4_O_20_I0[0]),
    .I1(read_address_SB_LUT4_O_20_I0[1]),
    .I2(funct7_SB_LUT4_I0_O[0]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_21 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_21_I2[2]),
    .I3(read_address_SB_LUT4_O_21_I2[3]),
    .O(write_address[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_22 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_22_I2[2]),
    .I3(read_address_SB_LUT4_O_22_I2[3]),
    .O(write_address[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_23 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(write_address[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_24 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_24_I2[2]),
    .I3(read_address_SB_LUT4_O_24_I2[3]),
    .O(write_address[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_25 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_25_I2[2]),
    .I3(read_address_SB_LUT4_O_25_I2[3]),
    .O(write_address[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_26 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_26_I2[2]),
    .I3(read_address_SB_LUT4_O_26_I2[3]),
    .O(write_address[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_27 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_27_I2[2]),
    .I3(read_address_SB_LUT4_O_27_I2[3]),
    .O(write_address[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_28 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_28_I2[2]),
    .I3(read_address_SB_LUT4_O_28_I2[3]),
    .O(write_address[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_29 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_29_I2[2]),
    .I3(read_address_SB_LUT4_O_29_I2[3]),
    .O(write_address[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_3 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_3_I1[1]),
    .I2(read_address_SB_LUT4_O_3_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_30 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_30_I2[2]),
    .I3(read_address_SB_LUT4_O_30_I2[3]),
    .O(write_address[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_address_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(read_address_SB_LUT4_O_31_I2[0]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_4 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_4_I1[1]),
    .I2(read_address_SB_LUT4_O_4_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_5 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_5_I1[1]),
    .I2(read_address_SB_LUT4_O_5_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_6 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_6_I1[1]),
    .I2(read_address_SB_LUT4_O_6_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_7 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_7_I2[2]),
    .I3(read_address_SB_LUT4_O_7_I2[3]),
    .O(write_address[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_8 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(read_address_SB_LUT4_O_8_I2[2]),
    .I3(read_address_SB_LUT4_O_8_I2[3]),
    .O(write_address[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_9 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(read_address_SB_LUT4_O_9_I1[1]),
    .I2(read_address_SB_LUT4_O_9_I1[2]),
    .I3(read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(write_address[2])
  );
  assign { result_SB_LUT4_O_19_I1[3:2], result_SB_LUT4_O_19_I1[0] } = { read_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3, reg1[19], 1'h0 };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3, reg1[21], 1'h0 };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_16_I1[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[16] };
  assign read_address_SB_LUT4_O_22_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign { read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3, reg1[20], 1'h0 };
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3], result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[16] };
  assign { result_SB_LUT4_O_18_I1[3:2], result_SB_LUT4_O_18_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3, reg1[18], 1'h0 };
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[27] };
  assign { read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3, reg1[19], 1'h0 };
  assign { read_address_SB_LUT4_O_4_I1[3], read_address_SB_LUT4_O_4_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign { read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3, reg1[5], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1], immediate_SB_LUT4_I1_1_O[1] };
  assign { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3, reg1[18], 1'h0 };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2], immediate_SB_LUT4_I1_2_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_11_I0[1], reg1[11] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3], read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1:0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI, reg1[17], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_13_I0[1], reg1[13] };
  assign read_address_SB_LUT4_O_26_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[13] };
  assign { read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3, reg1[16], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_4_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_4_I0[3] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_5_I1[3:2], result_SB_LUT4_O_5_I1[0] } = { read_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3, reg1[5], 1'h0 };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1:0];
  assign { read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3, reg1[15], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign read_address_SB_LUT4_O_27_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_31_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3, reg1[14], 1'h0 };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_13_I0[3:2], result_SB_LUT4_O_13_I0[0] } = { read_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3, reg1[13], 1'h0 };
  assign result_SB_LUT4_O_15_I3_SB_LUT4_O_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1:0] = { opcode[4], opcode[5] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2], immediate_SB_LUT4_I1_1_O[1] };
  assign { read_address_SB_LUT4_O_2_I1[3], read_address_SB_LUT4_O_2_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1], immediate_SB_LUT4_I1_2_O[0] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = opcode[2];
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[3], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1:0] } = { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_15_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_15_I1[1] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { opcode[3], opcode[6] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3, reg1[13], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_11_I0[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[11] };
  assign { read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3, reg1[7], 1'h0 };
  assign \init.next_read_SB_LUT4_O_I1_SB_LUT4_I1_O [1:0] = { data_bus_i[31], data_good };
  assign funct7_SB_LUT4_I0_1_O[2:0] = { funct7[4], funct7[5], funct7[6] };
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[11] };
  assign read_address_SB_LUT4_O_30_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1:0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1:0];
  assign result_SB_LUT4_O_29_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_10_I0[3:2], result_SB_LUT4_O_10_I0[0] } = { read_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3, reg1[10], 1'h0 };
  assign { funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3], funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1:0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3, reg1[27], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_12_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_12_I0[1] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3:2], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_I3, reg1[27], 1'h0 };
  assign { result_SB_LUT4_O_7_I0[3:2], result_SB_LUT4_O_7_I0[0] } = { read_address_SB_LUT4_O_2_I1_SB_LUT4_O_I3, reg1[7], 1'h0 };
  assign { read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3, reg1[10], 1'h0 };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_19_I1[1], reg1[19] };
  assign result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2:0] = { immediate_SB_LUT4_I1_1_O[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[1] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign read_address_SB_LUT4_O_15_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign { result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], reg2[1] };
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[19] };
  assign read_address_SB_LUT4_O_14_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2], immediate_SB_LUT4_I1_1_O[1] };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3:2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { read_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3, reg1[25], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1], immediate_SB_LUT4_I1_2_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1];
  assign { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3:2], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_CARRY_I0_CO, reg1[24], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign read_address_SB_LUT4_O_25_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] = result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_7_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_7_I0[1] };
  assign { result_SB_LUT4_O_15_I1[3:2], result_SB_LUT4_O_15_I1[0] } = { read_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3, reg1[15], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign read_address_SB_LUT4_O_31_I2_SB_LUT4_I2_I3[2:0] = { read_address_SB_LUT4_O_31_I2[0], result_SB_LUT4_O_7_I0[1], reg1[7] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { immediate_SB_LUT4_I1_1_O[1], immediate_SB_LUT4_I1_2_O[0] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] = immediate_SB_LUT4_I1_2_O[0];
  assign read_address_SB_LUT4_O_28_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_12_I0[3:2], result_SB_LUT4_O_12_I0[0] } = { read_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3, reg1[12], 1'h0 };
  assign result_SB_LUT4_O_28_I3[2:0] = { result_SB_LUT4_O_28_I2[1], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign \init.next_write_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3:2] = { write_address[31], write_address[29] };
  assign result_SB_LUT4_O_28_I2[0] = result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1];
  assign { read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3, reg1[12], 1'h0 };
  assign result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { read_address_SB_LUT4_O_1_I1[3], read_address_SB_LUT4_O_1_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign read_address_SB_LUT4_O_20_I0[3:2] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_12_I0[1], reg1[12] };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { immediate_SB_LUT4_I1_2_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[2] };
  assign { read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3, reg1[8], 1'h0 };
  assign { result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2], result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], reg2[2] };
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2], result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[12] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1], immediate_SB_LUT4_I1_2_O[0] };
  assign { result_SB_LUT4_O_8_I0[3:2], result_SB_LUT4_O_8_I0[0] } = { read_address_SB_LUT4_O_1_I1_SB_LUT4_O_I3, reg1[8], 1'h0 };
  assign result_SB_LUT4_O_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], immediate_SB_LUT4_I1_O[2] };
  assign result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], immediate_SB_LUT4_I1_2_O[0], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign read_address_SB_LUT4_O_31_I2[1] = read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_27_I3_SB_LUT4_O_I1[1], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[31] };
  assign result_SB_LUT4_O_27_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1:0] } = { 1'h1, immediate_SB_LUT4_I1_O[2], 1'h0 };
  assign read_address_SB_LUT4_O_17_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1:0] = { immediate_SB_LUT4_I1_2_O[0], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[30] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0], reg1[3] };
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[3] };
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3:2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { read_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3, reg1[22], 1'h0 };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], reg2[17] };
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1], immediate_SB_LUT4_I1_1_O[1] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_I2[3], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_I2[1:0] } = { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1], immediate_SB_LUT4_I1_2_O[0] };
  assign read_address_SB_LUT4_O_18_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3[1:0] = { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[1], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[1:0] = { immediate_SB_LUT4_I1_2_O[0], reg1[2] };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { read_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3, reg1[21], 1'h0 };
  assign result_SB_LUT4_O_26_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign result_SB_LUT4_O_5_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_5_I1[1] };
  assign result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2], immediate_SB_LUT4_I1_1_O[1] };
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign read_address_SB_LUT4_O_24_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_18_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_18_I1[1] };
  assign { read_address_SB_LUT4_O_I1[3], read_address_SB_LUT4_O_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_4_I0[3], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[4] };
  assign { result_SB_LUT4_O_16_I1[3:2], result_SB_LUT4_O_16_I1[0] } = { read_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3, reg1[16], 1'h0 };
  assign { result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2], result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], reg2[4] };
  assign result_SB_LUT4_O_25_I1_SB_LUT4_O_2_I3[2:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_19_I3_SB_LUT4_O_I1[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_9_I0[3:2], result_SB_LUT4_O_9_I0[0] } = { read_address_SB_LUT4_O_I1_SB_LUT4_O_I3, reg1[9], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_25_I1_SB_LUT4_O_I3[3], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] = funct7_SB_LUT4_I0_O[0];
  assign result_SB_LUT4_O_19_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_19_I1[1] };
  assign result_SB_LUT4_O_25_I1[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3], result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1:0] } = { result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[18] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign { result_SB_LUT4_O_17_I1[3:2], result_SB_LUT4_O_17_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI, reg1[17], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_5_I1[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[5] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1], reg1[25] };
  assign { read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3, reg1[9], 1'h0 };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], reg2[5] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[25] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_13_I0[1], reg1[13] };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_24_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign { read_address_SB_LUT4_O_5_I1[3], read_address_SB_LUT4_O_5_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign branch_SB_LUT4_O_I2[0] = opcode[6];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign result_SB_LUT4_O_13_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_13_I0[1] };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I1[0] = result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1];
  assign read_address_SB_LUT4_O_13_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign { read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3, reg1[4], 1'h0 };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[3:2], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] } = { read_address_SB_LUT4_O_7_I2[3:2], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[0] = reg2[26];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign result_SB_LUT4_O_23_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] } = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_6_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_6_I0[1] };
  assign { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[24] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] = { opcode[2], opcode[3] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] = immediate_SB_LUT4_I1_2_O[0];
  assign read_address_SB_LUT4_O_29_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_7_I0[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[7] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], reg2[7] };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[1], immediate_SB_LUT4_I1_2_O[0] };
  assign { result_SB_LUT4_O_11_I0[3:2], result_SB_LUT4_O_11_I0[0] } = { read_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3, reg1[11], 1'h0 };
  assign \init.next_write_SB_LUT4_O_I1 [0] = data_good;
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2:0] = { result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1], reg1[22] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_28_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_22_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[22] };
  assign { read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3, reg1[11], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[24] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_8_I0[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[8] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1], immediate_SB_LUT4_I1_2_O[0], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], reg2[8] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2, reg2[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1[0] = result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign { read_address_SB_LUT4_O_3_I1[3], read_address_SB_LUT4_O_3_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0] } = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[3], reg1[26] };
  assign result_SB_LUT4_O_21_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2:0] = { funct3[0], funct3[1], funct3[2] };
  assign result_SB_LUT4_O_10_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_10_I0[1] };
  assign read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[1:0] = { funct3[0], reg1[26] };
  assign { read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3, reg1[6], 1'h0 };
  assign result_SB_LUT4_O_11_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_11_I0[1] };
  assign { read_address_SB_LUT4_O_6_I1[3], read_address_SB_LUT4_O_6_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_9_I0[1], reg1[9] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[9] };
  assign { read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3, reg1[3], 1'h0 };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign { result_SB_LUT4_O_6_I0[3:2], result_SB_LUT4_O_6_I0[0] } = { read_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3, reg1[6], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1], reg1[21] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  assign result_SB_LUT4_O_20_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[21] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign read_address_SB_LUT4_O_7_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[3:2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_I3, reg1[31], 1'h0 };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_10_I0[1], reg1[10] };
  assign result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_18_I1[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[18] };
  assign { result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2], result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[10] };
  assign result_SB_LUT4_O_9_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_9_I0[1] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3], read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1:0] } = { read_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3, reg1[31], 1'h0 };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { read_address_SB_LUT4_O_9_I1[3], read_address_SB_LUT4_O_9_I1[0] } = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_30_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1], reg1[29] };
  assign read_address_SB_LUT4_O_10_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1], reg1[20] };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[29] };
  assign { read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3, reg1[2], 1'h0 };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[20] };
  assign { read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3, reg1[29], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { result_SB_LUT4_O_28_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1], immediate_SB_LUT4_I1_2_O[0] };
  assign result_SB_LUT4_O_8_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_8_I0[1] };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3:2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] } = { read_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3, reg1[29], 1'h0 };
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_17_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_17_I1[1] };
  assign read_address_SB_LUT4_O_19_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign { immediate_SB_LUT4_I1_1_O[2], immediate_SB_LUT4_I1_1_O[0] } = { immediate_SB_LUT4_I1_O[2], reg1[0] };
  assign read_address_SB_LUT4_O_8_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign immediate_SB_LUT4_I1_O[1:0] = { reg1[1], reg1[2] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign { read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3, reg1[30], 1'h0 };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3:2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] } = { read_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3, reg1[20], 1'h0 };
  assign result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_15_I1[1], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1], reg1[15] };
  assign \init.next_read_SB_LUT4_O_I1_SB_LUT4_O_I2 [1:0] = { read_address[31], read_address[29] };
  assign { result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[28] };
  assign { result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3:2], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0] } = { read_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3, reg1[30], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2:0] = { funct7_SB_LUT4_I0_O[1], read_address_SB_LUT4_O_31_I2[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1] };
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2], immediate_SB_LUT4_I1_2_O[0] };
  assign result_SB_LUT4_O_4_I0[2:0] = { funct3[0], funct3[1], funct3[2] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3], result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1], immediate_SB_LUT4_I1_1_O[1] };
  assign { result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3], result_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[15] };
  assign { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] } = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1], immediate_SB_LUT4_I1_2_O[0] };
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0], reg1[14] };
  assign read_address_SB_LUT4_O_11_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign { read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3, reg1[1], 1'h0 };
  assign { result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2_1_O[2], reg2[14] };
  assign read_address_SB_LUT4_O_16_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign { read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3, reg1[28], 1'h0 };
  assign result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1:0] = { result_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1], result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3, reg1[26], 1'h0 };
  assign result_SB_LUT4_O_2_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], immediate_SB_LUT4_I1_2_O[0] };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = immediate_SB_LUT4_I1_1_O[1];
  assign result_SB_LUT4_O_3_I1[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O[1:0] = result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1:0];
  assign { read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3, reg1[25], 1'h0 };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3:2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] } = { read_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3, reg1[28], 1'h0 };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3:2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3, reg1[23], 1'h0 };
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2:0] = { immediate_SB_LUT4_I1_O[2], immediate_SB_LUT4_I1_1_O[1], reg1[1] };
  assign { read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3, reg1[24], 1'h0 };
  assign result_SB_LUT4_O_25_I1_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1], result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = immediate_SB_LUT4_I1_1_O[1];
  assign { read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3], read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[1:0] } = { read_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3, reg1[23], 1'h0 };
  assign read_address_SB_LUT4_O_21_I2[1:0] = { read_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2];
  assign result_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[0] = immediate_SB_LUT4_I1_2_O[0];
  assign { read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[3], read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[1:0] } = { read_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3, reg1[22], 1'h0 };
  assign result_SB_LUT4_O_16_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_16_I1[1] };
  assign \alu_grab.ALU_source  = ALU_source;
  assign \alu_grab.branch  = branch;
  assign \alu_grab.funct3  = funct3;
  assign \alu_grab.funct7  = funct7;
  assign \alu_grab.immediate  = immediate;
  assign \alu_grab.opcode  = opcode;
  assign \alu_grab.read_address  = read_address;
  assign \alu_grab.reg1  = reg1;
  assign \alu_grab.reg2  = reg2;
  assign \alu_grab.result  = result;
  assign \alu_grab.write_address  = write_address;
  assign \init.clk  = clk;
  assign \init.data_adr_o  = data_adr_o;
  assign \init.data_bus_i  = data_bus_i;
  assign \init.data_bus_o  = data_bus_o;
  assign \init.data_cpu_i  = result;
  assign \init.data_cpu_o  = data_cpu_o;
  assign \init.data_good  = data_good;
  assign \init.data_read  = data_read;
  assign \init.data_read_adr_i  = read_address;
  assign \init.data_write  = data_write;
  assign \init.data_write_adr_i  = write_address;
  assign \init.rst  = rst;
=======
    .I1(1'h0),
    .I2(writeEnable),
    .I3(rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO),
    .O(writeEnable_SB_LUT4_I2_O)
  );
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[29] };
  assign reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[11] };
  assign reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[22] };
  assign reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_759_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[27] };
  assign reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_666_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[23] };
  assign reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[28] };
  assign reg1_SB_LUT4_O_18_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[21] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_760_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[19] };
  assign reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_761_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[16] };
  assign reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_665_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[9] };
  assign reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_762_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_763_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_577_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[3] };
  assign reg1_SB_LUT4_O_27_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_664_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[1] };
  assign reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_764_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[0] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[22] };
  assign reg1_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[0] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_766_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[4] };
  assign reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_662_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[28] };
  assign reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_767_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[13] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[15] };
  assign reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_768_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[20] };
  assign reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[21] };
  assign reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[21] };
  assign reg1_SB_LUT4_O_4_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_661_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[29] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = rs1[1];
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_769_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[26] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = rs1[1];
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_718_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg_write[30] };
  assign reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[16] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = reg_write[31];
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_770_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[0] };
  assign reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_660_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_771_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[5] };
  assign reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[10] };
  assign reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[11] };
  assign reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_772_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_563_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_659_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[17] };
  assign reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_773_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[4] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_774_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[2], reg_write[30] };
  assign reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[0] = reg_write[31];
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2[1], instruction[17] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O[1:0] = rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2:1];
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_775_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_696_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[9] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = rs1[2];
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_778_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[9] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_573_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_705_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[21] };
  assign reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_780_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[26] };
  assign reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[0] };
  assign reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_781_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_560_I2[1], instruction[17] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[9] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1:0] = rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2:1];
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[7] };
  assign reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[3] };
  assign reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_782_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[4] };
  assign reg1_SB_LUT4_O_11_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[1] };
  assign reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[2] };
  assign reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_783_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[16] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[31] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2:1] = { rs1[0], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], instruction[15] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1], instruction[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_784_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[5] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[20] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[29] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2[1:0] = { instruction[15], instruction[16] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_568_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2[3:2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_28_I2[0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2[1], instruction[16] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[27] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_785_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[29] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2], reg_write[30] };
  assign reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_19_I1[0] = rs1[3];
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[1] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1:0] = rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2:1];
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[0] };
  assign reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[2] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[3] };
  assign reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[20] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2:1] = { rs1[0], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_33_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[20] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1:0] = { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1], instruction[15] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[7] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[27] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[10] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[13] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[20] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_652_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_578_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[0] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2[1:0] = { instruction[15], instruction[16] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[23] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0], instruction[8], instruction[21] };
  assign reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[24] };
  assign reg1_SB_LUT4_O_28_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_651_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[1] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = rs1[1];
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[27] };
  assign ALU_source_SB_LUT4_O_I1[0] = instruction[6];
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[29] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = rs1[1];
  assign ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[0] = instruction[7];
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg_write[30] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[0] = reg_write[31];
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = reg_write[31];
  assign immediate_SB_LUT4_O_I3[1:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2], instruction[20] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_650_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_792_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[30] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1[0] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[3] };
  assign { immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2], immediate_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0] } = { ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2], instruction[8] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[4] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[5] };
  assign immediate_SB_LUT4_O_1_I3[1:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2], instruction[21] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[10] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = rs1[2];
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_793_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_649_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[11] };
  assign { immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2], immediate_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0] } = { ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2], instruction[9] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[12] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_794_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[28] };
  assign reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2[1:0] = { rs1[2], rs1[4] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[13] };
  assign immediate_SB_LUT4_O_2_I3[1:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2], instruction[22] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_795_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[15] };
  assign reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[19] };
  assign { immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2], immediate_SB_LUT4_O_3_I3_SB_LUT4_O_I1[0] } = { ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2], instruction[10] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_648_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign immediate_SB_LUT4_O_3_I3[1:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2], instruction[23] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_796_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[25] };
  assign reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[25] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[27] };
  assign immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2:0] = { ALU_source_SB_LUT4_O_I1_SB_LUT4_I3_O[2], instruction[11], instruction[25] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_797_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[19] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_719_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_647_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[9] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1:0] = rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2:1];
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_799_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2[1], instruction[17] };
  assign immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = instruction[25];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_800_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[22] };
  assign immediate_SB_LUT4_O_6_I3[1:0] = { immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], instruction[26] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign immediate_SB_LUT4_O_7_I3[1:0] = { immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], instruction[27] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_801_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[30] };
  assign immediate_SB_LUT4_O_8_I3[1:0] = { immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], instruction[28] };
  assign reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[26] };
  assign reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_802_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[19] };
  assign reg1_SB_LUT4_O_5_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[27] };
  assign immediate_SB_LUT4_O_9_I3[1:0] = { immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], instruction[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_645_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_803_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I3[1:0] = { immediate_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3], instruction[7] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[29] };
  assign immediate_SB_LUT4_O_10_I3[1:0] = { immediate_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], instruction[30] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_804_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[17] };
  assign rs1_SB_LUT4_O_I3[0] = instruction[19];
  assign immediate_SB_LUT4_O_11_I3[2:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2], ALU_source_SB_LUT4_O_I1[1], instruction[31] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_1_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_644_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[12] };
  assign reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_805_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[15] };
  assign reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[17] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_806_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[1] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[0] = reg_write[19];
  assign reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_643_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[13] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O[1:0] = rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[2] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_808_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[0] = rs1[2];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[3] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[0] = reg_write[16];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[4] };
  assign { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3], rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1:0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3, 2'h0 };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_566_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_809_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[5] };
  assign reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_641_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[14] };
  assign reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1:0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO, 2'h0 };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_810_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[9] };
  assign { rd_SB_LUT4_O_I3_SB_LUT4_I3_O[3], rd_SB_LUT4_O_I3_SB_LUT4_I3_O[1:0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3, 2'h0 };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_17_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[16] };
  assign rd_SB_LUT4_O_I3[0] = instruction[10];
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_717_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_728_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[28] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] = rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[15] };
  assign { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3], rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1:0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2, 2'h0 };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_19_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[8] };
  assign reg1_SB_LUT4_O_14_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_811_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[8] };
  assign memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[2], instruction[8] };
  assign reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[12] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[0] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_640_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[15] };
  assign memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[2:0] = { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2[2], instruction[2], instruction[3] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[11] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[10] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2[1:0] = { rs1[2], rs1[4] };
  assign { memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2[3], memToReg_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I3_I2[1:0] } = { load_pc_SB_LUT4_O_I2[2], instruction[2], instruction[3] };
  assign reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_812_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[11] };
  assign memToReg_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = instruction[16];
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[8] };
  assign load_pc_SB_LUT4_O_I2[0] = instruction[2];
  assign reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_684_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[4] };
  assign reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[6] };
  assign reg1_SB_LUT4_O_23_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_813_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign memToReg_SB_LUT4_O_I3[2:0] = { instruction[4], instruction[5], instruction[6] };
  assign reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_639_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[1] };
  assign reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_814_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[31] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[26] };
  assign reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[30] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[28] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_564_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_815_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[27] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[26] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_638_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[25] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[24] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[3] };
  assign reg1_SB_LUT4_O_15_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[23] };
  assign reg1_SB_LUT4_O_15_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[22] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_699_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[21] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[20] };
  assign reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[20] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[19] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[18] };
  assign reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_637_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[16] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[15] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_LUT4_I1_I2[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2_SB_LUT4_I1_I2[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_574_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[14] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[13] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_730_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[12] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_706_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[11] };
  assign reg1_SB_LUT4_O_24_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[0] };
  assign reg1_SB_LUT4_O_24_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[10] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[25] };
  assign reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[9] };
  assign reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_636_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[8] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[7] };
  assign reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_683_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[5] };
  assign reg1_SB_LUT4_O_23_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[6] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_635_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[4] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[3] };
  assign reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[2] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_731_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[24] };
  assign reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_CARRY_I1_CO, reg_write[0] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2[1], instruction[17] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_634_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_633_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[4] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_632_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[25] };
  assign reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_1_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_681_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1], instruction[17] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_630_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1:0] } = { rs1[0], rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[1], instruction[17] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_733_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[12] };
  assign reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[22] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_629_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[14] };
  assign reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[20] };
  assign reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_628_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[26] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[18] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[20] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = rs1[1];
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_627_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_680_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_7_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_31_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_626_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[28] };
  assign reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[16] };
  assign reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[28] };
  assign reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_575_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_625_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[13] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_1_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_709_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_707_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_624_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[11] };
  assign reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[10] };
  assign reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[3] };
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[9] };
  assign reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_679_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[6] };
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[8] };
  assign reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_25_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_738_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_694_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_701_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[11] };
  assign reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_557_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_579_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_739_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_725_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_690_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_678_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[19] };
  assign reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[2] };
  assign reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign reg1_SB_LUT4_O_8_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_710_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_617_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1:0] = { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1], instruction[15] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[26] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[27] };
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[10] };
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_741_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[30] };
  assign reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_616_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[5] };
  assign reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O[0] = reg_write[31];
  assign reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_677_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[11] };
  assign reg1_SB_LUT4_O_3_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_729_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_695_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[6] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = rs1[1];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_742_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_562_I2[1], instruction[17] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = rs1[1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[24] };
  assign reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[5] };
  assign reg1_SB_LUT4_O_13_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_692_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[23] };
  assign reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_613_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_744_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_612_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[19] };
  assign reg1_SB_LUT4_O_17_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_676_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[15] };
  assign reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_611_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_745_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[8] };
  assign reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_561_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_572_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_609_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_737_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_703_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_711_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[14] };
  assign reg1_SB_LUT4_O_22_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[27] };
  assign reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_607_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_675_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[2], reg_write[30] };
  assign reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[7] };
  assign reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2[1:0] = { instruction[15], instruction[16] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2[1], instruction[17] };
  assign reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_606_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[17] };
  assign reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[3:2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_779_I2[1], instruction[16] };
  assign reg1_SB_LUT4_O_17_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_747_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_580_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[3:2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_646_I2[1], instruction[16] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_605_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_697_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[24] };
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[4] };
  assign reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[19] };
  assign reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_604_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_571_I2[1], instruction[17] };
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[2] };
  assign reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_736_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_748_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[8] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[1] };
  assign reg1_SB_LUT4_O_21_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[9] };
  assign reg1_SB_LUT4_O_21_I1[0] = rs1[3];
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_674_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[15] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = rs1[2];
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[12] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[0] = rs1[4];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_601_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_749_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[4] };
  assign reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[14] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[16] };
  assign reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[30] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2], reg_write[16] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[0] = rs1[2];
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_712_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[18] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = rs1[2];
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_599_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[24] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[20] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[0] = rs1[4];
  assign reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[21] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = rs1[1];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[3] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[27] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[23] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_598_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_608_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_576_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[25] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_671_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[17] };
  assign reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2[1:0] = { rs1[2], rs1[4] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_740_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_708_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[27] };
  assign reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_597_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[26] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[2] };
  assign reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[23] };
  assign reg1_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_596_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[28] };
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[0] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[21] };
  assign reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[29] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1:0] = { rs1[2], rs1[3] };
  assign reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[2] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[3] };
  assign reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[4] };
  assign reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[19] };
  assign reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2[1:0] = { rs1[2], rs1[4] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_600_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_565_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_594_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_5_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_732_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_698_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_670_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[8] };
  assign reg1_SB_LUT4_O_16_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[17] };
  assign reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_593_I2[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I3[2], reg_write[31] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] } = { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_24_I3[2], reg_write[0] };
  assign reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[12] };
  assign reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[13] };
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[0] };
  assign reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[14] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_614_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_713_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[16] };
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_746_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_716_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[17] };
  assign reg1_SB_LUT4_O_10_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[18] };
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[12] };
  assign { reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_669_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[19] };
  assign reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[20] };
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[11] };
  assign { reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_595_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_559_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[22] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[10] };
  assign reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[23] };
  assign reg1_SB_LUT4_O_8_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_702_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[19] };
  assign { reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[24] };
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_727_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_691_I2[1], instruction[17] };
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[25] };
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[26] };
  assign reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[8] };
  assign reg1_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[27] };
  assign reg1_SB_LUT4_O_30_I1[0] = rs1[3];
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[0] = reg_write[31];
  assign reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[28] };
  assign reg1_SB_LUT4_O_10_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[7] };
  assign reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign reg1_SB_LUT4_O_10_I1[0] = rs1[3];
  assign reg1_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_587_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], reg_write[30] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[6] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0] = reg_write[31];
  assign reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_615_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2[1], instruction[17] };
  assign reg1_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_668_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[21] };
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[5] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_586_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[5] };
  assign reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[0] };
  assign reg1_SB_LUT4_O_12_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[4] };
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_756_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[30] };
  assign reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_12_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[3] };
  assign reg1_SB_LUT4_O_12_I1[0] = rs1[3];
  assign reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2], reg1_SB_LUT4_O_6_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[3] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_585_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[6] };
  assign { reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[4] };
  assign reg1_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[2] };
  assign reg1_SB_LUT4_O_16_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_4_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[5] };
  assign reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = rs1[2:1];
  assign reg1_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_714_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_LUT4_I3_2_O[2], reg_write[8] };
  assign reg1_SB_LUT4_O_14_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[6] };
  assign reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[1] };
  assign reg1_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_584_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[7] };
  assign { reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[8] };
  assign reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { instruction[16], instruction[17] };
  assign reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1[0] = rs1[4];
  assign { reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], reg1_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_3_O[2], reg_write[0] };
  assign reg1_SB_LUT4_O_29_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[9] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_757_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[29] };
  assign { reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[10] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_583_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[8] };
  assign reg1_SB_LUT4_O_18_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] = { instruction[16], instruction[17] };
  assign { reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3], reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = rs1[2:1];
  assign { reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[11] };
  assign reg1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_667_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_4_O[2], reg_write[22] };
  assign reg1_SB_LUT4_O_2_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[12] };
  assign reg1_SB_LUT4_O_13_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_603_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_567_I2[1], instruction[17] };
  assign rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[0] = reg_write[31];
  assign { reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[13] };
  assign reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] = rs1[2];
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_582_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2], reg_write[9] };
  assign reg1_SB_LUT4_O_22_I1_SB_LUT4_O_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2_SB_LUT4_I3_O[3], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_734_I2_SB_LUT4_I3_O[1:0] } = { rs1[0], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_700_I2[1], instruction[17] };
  assign reg1_SB_LUT4_O_22_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[14] };
  assign reg1_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1:0] = { rs1[4], rs1[1] };
  assign { reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_6_O[2], reg_write[30] };
  assign reg1_SB_LUT4_O_26_I1[0] = rs1[3];
  assign { reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], reg1_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O[2], reg_write[15] };
  assign { reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758_I2[2], reg1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_758_I2[0] } = { rd_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_LUT4_I3_2_O[2], reg_write[28] };
  assign \controlUnit.ALU_source  = ALU_source;
  assign \controlUnit.funct3  = funct3;
  assign \controlUnit.funct7  = funct7;
  assign \controlUnit.imm_32  = { 12'h000, immediate[19:0] };
  assign \controlUnit.instruction  = instruction;
  assign \controlUnit.load_pc  = load_pc;
  assign \controlUnit.memToReg  = memToReg;
  assign \controlUnit.opcode  = instruction[6:0];
  assign \controlUnit.rd  = rd;
  assign \controlUnit.rs1  = rs1;
  assign \controlUnit.rs2  = rs2;
  assign immediate[31:20] = 12'h000;
  assign opcode = instruction[6:0];
  assign reg2 = 32'hxxxxxxxx;
  assign \regfile.clk  = clk;
  assign \regfile.rd  = rd;
  assign \regfile.reg1  = reg1;
  assign \regfile.reg2  = reg1;
  assign \regfile.reg_write  = reg_write;
  assign \regfile.rs1  = rs1;
  assign \regfile.rs2  = rs2;
  assign \regfile.rst  = rst;
  assign \regfile.write  = writeEnable;
>>>>>>> 39b0b79 (control reg)
endmodule
