Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Tue Sep 11 11:03:01 2018
| Host         : ea06c398.private.UGent.be running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -sort_by group -max_paths 5 -path_type summary -file ./my_design_output/post_synth_timing.rpt
| Design       : design1_pipelined
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.07 2013-05-24
-----------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack         
-------------------------------------------------------------------         
data_out_reg/C                 data_out                       inf           
data_in[0]                     data_reg[0]/D                  inf           
data_in[1]                     data_reg[1]/D                  inf           
data_in[2]                     data_reg[2]/D                  inf           
data_in[3]                     data_reg[3]/D                  inf           



