{
  "design": {
    "design_info": {
      "boundary_crc": "0x2EAD20080AFA052C",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../HCSR04.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "HCSR04_0": "",
      "clk_wiz_0": "",
      "vio_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "sonar_echo_0": {
        "direction": "I"
      },
      "sonar_trig_0": {
        "direction": "O"
      }
    },
    "components": {
      "HCSR04_0": {
        "vlnv": "xilinx.com:module_ref:HCSR04:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_HCSR04_0_0",
        "xci_path": "ip\\design_1_HCSR04_0_0\\design_1_HCSR04_0_0.xci",
        "inst_hier_path": "HCSR04_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "HCSR04",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "sonar_trig": {
            "direction": "O"
          },
          "sonar_echo": {
            "direction": "I"
          },
          "centimeter": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "205.508"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "233.292"
          },
          "CLKOUT2_JITTER": {
            "value": "184.005"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "233.292"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "210"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "42.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "25",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_OUT": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "HCSR04_0_centimeter": {
        "ports": [
          "HCSR04_0/centimeter",
          "vio_0/probe_in0"
        ]
      },
      "HCSR04_0_sonar_trig": {
        "ports": [
          "HCSR04_0/sonar_trig",
          "sonar_trig_0"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "HCSR04_0/clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "vio_0/clk"
        ]
      },
      "sonar_echo_0_1": {
        "ports": [
          "sonar_echo_0",
          "HCSR04_0/sonar_echo"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}