// Seed: 3580313683
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4
);
  uwire id_6 = id_3;
  module_0(
      id_1, id_0, id_2, id_1
  );
  wire id_7;
endmodule
module module_2 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2
);
  assign id_0 = 1;
  module_0(
      id_2, id_1, id_1, id_0
  );
endmodule
module module_3 (
    output wand id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5,
    output wire id_6,
    input tri id_7,
    output tri1 id_8,
    input uwire id_9,
    output uwire id_10,
    input wand id_11,
    output wand id_12,
    input supply1 id_13
);
  assign id_3 = 1'b0;
  module_0(
      id_8, id_4, id_5, id_12
  ); id_15(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
