##---------------------------------------------------------------------------
## FTDI USB3.0
##---------------------------------------------------------------------------
set_property PACKAGE_PIN AE18 [get_ports {FTDI_BE[0]}]
set_property PACKAGE_PIN AF18 [get_ports {FTDI_BE[1]}]
set_property PACKAGE_PIN AE17 [get_ports {FTDI_BE[2]}]
set_property PACKAGE_PIN AF17 [get_ports {FTDI_BE[3]}]
set_property PACKAGE_PIN AE20 [get_ports {FTDI_ADBUS[0]}]
set_property PACKAGE_PIN AF20 [get_ports {FTDI_ADBUS[1]}]
set_property PACKAGE_PIN AD19 [get_ports {FTDI_ADBUS[2]}]
set_property PACKAGE_PIN AB20 [get_ports {FTDI_ADBUS[3]}]
set_property PACKAGE_PIN AD20 [get_ports {FTDI_ADBUS[4]}]
set_property PACKAGE_PIN AA19 [get_ports {FTDI_ADBUS[5]}]
set_property PACKAGE_PIN AB19 [get_ports {FTDI_ADBUS[6]}]
set_property PACKAGE_PIN AC19 [get_ports {FTDI_ADBUS[7]}]
set_property PACKAGE_PIN Y18 [get_ports {FTDI_ADBUS[8]}]
set_property PACKAGE_PIN V13 [get_ports {FTDI_ADBUS[9]}]
set_property PACKAGE_PIN AA18 [get_ports {FTDI_ADBUS[10]}]
set_property PACKAGE_PIN W19 [get_ports {FTDI_ADBUS[11]}]
set_property PACKAGE_PIN V18 [get_ports {FTDI_ADBUS[12]}]
set_property PACKAGE_PIN W18 [get_ports {FTDI_ADBUS[13]}]
set_property PACKAGE_PIN V17 [get_ports {FTDI_ADBUS[14]}]
set_property PACKAGE_PIN AE16 [get_ports {FTDI_ADBUS[15]}]
set_property PACKAGE_PIN W15 [get_ports {FTDI_ADBUS[16]}]
set_property PACKAGE_PIN AF19 [get_ports {FTDI_ADBUS[17]}]
set_property PACKAGE_PIN AD18 [get_ports {FTDI_ADBUS[18]}]
set_property PACKAGE_PIN AB17 [get_ports {FTDI_ADBUS[19]}]
set_property PACKAGE_PIN AC17 [get_ports {FTDI_ADBUS[20]}]
set_property PACKAGE_PIN AA17 [get_ports {FTDI_ADBUS[21]}]
set_property PACKAGE_PIN AB16 [get_ports {FTDI_ADBUS[22]}]
set_property PACKAGE_PIN AC16 [get_ports {FTDI_ADBUS[23]}]
set_property PACKAGE_PIN AA15 [get_ports {FTDI_ADBUS[24]}]
set_property PACKAGE_PIN AB15 [get_ports {FTDI_ADBUS[25]}]
set_property PACKAGE_PIN AD15 [get_ports {FTDI_ADBUS[26]}]
set_property PACKAGE_PIN AA14 [get_ports {FTDI_ADBUS[27]}]
set_property PACKAGE_PIN AB14 [get_ports {FTDI_ADBUS[28]}]
set_property PACKAGE_PIN Y15 [get_ports {FTDI_ADBUS[29]}]
set_property PACKAGE_PIN Y16 [get_ports {FTDI_ADBUS[30]}]
set_property PACKAGE_PIN W16 [get_ports {FTDI_ADBUS[31]}]
set_property PACKAGE_PIN AC14 [get_ports FTDI_OEN]
set_property PACKAGE_PIN AF14 [get_ports FTDI_RDN]
set_property PACKAGE_PIN AE15 [get_ports FTDI_RXFN]
set_property PACKAGE_PIN AD16 [get_ports FTDI_TXEN]
set_property PACKAGE_PIN AD14 [get_ports FTDI_TXN]
set_property PACKAGE_PIN AF15 [get_ports FTDI_SIWU]
#set_property PACKAGE_PIN AF19 [get_ports FTDI_CLK]
set_property PACKAGE_PIN AC18 [get_ports FTDI_CLK]


set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_ADBUS[31]}]

set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_BE[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_BE[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_BE[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FTDI_BE[3]}]

set_property IOSTANDARD LVCMOS18 [get_ports FTDI_OEN]
set_property IOSTANDARD LVCMOS18 [get_ports FTDI_RDN]
set_property IOSTANDARD LVCMOS18 [get_ports FTDI_RXFN]
set_property IOSTANDARD LVCMOS18 [get_ports FTDI_TXEN]
set_property IOSTANDARD LVCMOS18 [get_ports FTDI_TXN]
set_property IOSTANDARD LVCMOS18 [get_ports FTDI_SIWU]
set_property IOSTANDARD LVCMOS18 [get_ports FTDI_CLK]


##---------------------------------------------------------------------------
## ACTIVATION EEPROM
##---------------------------------------------------------------------------
set_property PACKAGE_PIN AA8 [get_ports EEMOSI]
set_property IOSTANDARD LVCMOS18 [get_ports EEMOSI]
set_property PACKAGE_PIN Y8 [get_ports EEMISO]
set_property IOSTANDARD LVCMOS18 [get_ports EEMISO]
set_property PACKAGE_PIN Y7 [get_ports EECLK]
set_property IOSTANDARD LVCMOS18 [get_ports EECLK]
set_property PACKAGE_PIN AA7 [get_ports EECS]
set_property IOSTANDARD LVCMOS18 [get_ports EECS]


##---------------------------------------------------------------------------
## CLOCK GENERATOR
##---------------------------------------------------------------------------

set_property PACKAGE_PIN AE5 [get_ports CK_SPI_LE]
set_property PACKAGE_PIN AD5 [get_ports CK_SPI_CLK]
set_property PACKAGE_PIN AF4 [get_ports CK_SPI_MOSI]
set_property PACKAGE_PIN AF5 [get_ports CK_SPI_NSYNC]
set_property IOSTANDARD LVCMOS18 [get_ports CK_SPI_LE]
set_property IOSTANDARD LVCMOS18 [get_ports CK_SPI_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports CK_SPI_MOSI]
set_property IOSTANDARD LVCMOS18 [get_ports CK_SPI_NSYNC]

##---------------------------------------------------------------------------
## SYSTEM IIC
##---------------------------------------------------------------------------
set_property PACKAGE_PIN AD21 [get_ports iic_scl]
set_property PACKAGE_PIN AE21 [get_ports iic_sda]
set_property IOSTANDARD LVCMOS18 [get_ports iic_scl]
set_property IOSTANDARD LVCMOS18 [get_ports iic_sda]


set_property PACKAGE_PIN H8 [get_ports A_ANALOG_CLK]
set_property PACKAGE_PIN H11 [get_ports A_RESETB_PA]
set_property PACKAGE_PIN B14 [get_ports A_RESETB_READ]
set_property PACKAGE_PIN J10 [get_ports A_RESETB_PSC]
set_property PACKAGE_PIN D11 [get_ports A_ANALOG_DIN]
set_property PACKAGE_PIN B9  [get_ports {A_SROUT_READ}]
set_property PACKAGE_PIN G10 [get_ports A_TRIG_EXT]
#set_property PACKAGE_PIN D14 [get_ports {A_MODEB_EXT}]
set_property PACKAGE_PIN H13 [get_ports {A_OR32}]
set_property PACKAGE_PIN A20 [get_ports A_NOR_TIME]
set_property PACKAGE_PIN B21 [get_ports A_NOR_CHARGE]
set_property PACKAGE_PIN F10 [get_ports A_HOLD_LG]
set_property PACKAGE_PIN C9 [get_ports A_HOLD_HG]
set_property PACKAGE_PIN D9 [get_ports A_DIG_PROBE]
set_property PACKAGE_PIN H9 [get_ports A_DIG_OUT]

set_property PACKAGE_PIN G12 [get_ports A_RESETB_SR]
set_property PACKAGE_PIN D13 [get_ports A_SR_CK]
set_property PACKAGE_PIN G9 [get_ports A_SELECT]
set_property PACKAGE_PIN A12 [get_ports A_SR_IN]
set_property PACKAGE_PIN D21 [get_ports {A_SROUT_SR}]
set_property PACKAGE_PIN D14 [get_ports A_SRLOAD]




set_property PACKAGE_PIN H17 [get_ports B_ANALOG_CLK]
set_property PACKAGE_PIN G20 [get_ports B_RESETB_PA]
set_property PACKAGE_PIN D20 [get_ports B_RESETB_READ]
set_property PACKAGE_PIN H19 [get_ports B_RESETB_PSC]
set_property PACKAGE_PIN E20 [get_ports B_ANALOG_DIN]
set_property PACKAGE_PIN E17 [get_ports {B_SROUT_READ}]
set_property PACKAGE_PIN C17 [get_ports B_TRIG_EXT]
#set_property PACKAGE_PIN L20 [get_ports {B_MODEB_EXT}]
set_property PACKAGE_PIN K17 [get_ports {B_OR32}]
set_property PACKAGE_PIN E15 [get_ports B_NOR_TIME]
set_property PACKAGE_PIN H18 [get_ports B_NOR_CHARGE]
set_property PACKAGE_PIN L19 [get_ports B_HOLD_LG]
set_property PACKAGE_PIN D15 [get_ports B_HOLD_HG]
set_property PACKAGE_PIN F15 [get_ports B_DIG_PROBE]
set_property PACKAGE_PIN E16 [get_ports B_DIG_OUT]

set_property PACKAGE_PIN F17 [get_ports B_RESETB_SR]
set_property PACKAGE_PIN L17 [get_ports B_SR_CK]
set_property PACKAGE_PIN H16 [get_ports B_SELECT]
set_property PACKAGE_PIN C16 [get_ports B_SR_IN]
set_property PACKAGE_PIN D23 [get_ports {B_SROUT_SR}]
set_property PACKAGE_PIN L20 [get_ports B_SRLOAD]



set_property PACKAGE_PIN P16 [get_ports C_ANALOG_CLK]
set_property PACKAGE_PIN P18 [get_ports C_RESETB_PA]
set_property PACKAGE_PIN P21 [get_ports C_RESETB_READ]
set_property PACKAGE_PIN M25 [get_ports C_RESETB_PSC]
set_property PACKAGE_PIN P25 [get_ports C_ANALOG_DIN]
set_property PACKAGE_PIN R18 [get_ports {C_SROUT_READ}]
set_property PACKAGE_PIN M24 [get_ports C_TRIG_EXT]
#set_property PACKAGE_PIN T25 [get_ports {C_MODEB_EXT}]
set_property PACKAGE_PIN P19 [get_ports {C_OR32}]
set_property PACKAGE_PIN N16 [get_ports C_NOR_TIME]
set_property PACKAGE_PIN T20 [get_ports C_NOR_CHARGE]
set_property PACKAGE_PIN K25 [get_ports C_HOLD_LG]
set_property PACKAGE_PIN M20 [get_ports C_HOLD_HG]
set_property PACKAGE_PIN M19 [get_ports C_DIG_PROBE]
set_property PACKAGE_PIN R20 [get_ports C_DIG_OUT]

set_property PACKAGE_PIN N19 [get_ports C_RESETB_SR]
set_property PACKAGE_PIN R25 [get_ports C_SR_CK]
set_property PACKAGE_PIN L24 [get_ports C_SELECT]
set_property PACKAGE_PIN N18 [get_ports C_SR_IN]
set_property PACKAGE_PIN F24 [get_ports {C_SROUT_SR}]
set_property PACKAGE_PIN T25 [get_ports C_SRLOAD]


set_property PACKAGE_PIN U25 [get_ports D_ANALOG_CLK]
set_property PACKAGE_PIN AD25 [get_ports D_RESETB_PA]
set_property PACKAGE_PIN Y25 [get_ports D_RESETB_READ]
set_property PACKAGE_PIN AC24 [get_ports D_RESETB_PSC]
set_property PACKAGE_PIN AD26 [get_ports D_ANALOG_DIN]
set_property PACKAGE_PIN U24  [get_ports {D_SROUT_READ}]
set_property PACKAGE_PIN AB21 [get_ports D_TRIG_EXT]
#set_property PACKAGE_PIN AE23 [get_ports {D_MODEB_EXT}]
set_property PACKAGE_PIN AF25 [get_ports {D_OR32}]
set_property PACKAGE_PIN AA22 [get_ports D_NOR_TIME]
set_property PACKAGE_PIN U26 [get_ports D_NOR_CHARGE]
set_property PACKAGE_PIN AF23 [get_ports D_HOLD_LG]
set_property PACKAGE_PIN W23 [get_ports D_HOLD_HG]
set_property PACKAGE_PIN AA23 [get_ports D_DIG_PROBE]
set_property PACKAGE_PIN AA25 [get_ports D_DIG_OUT]

set_property PACKAGE_PIN W25 [get_ports D_RESETB_SR]
set_property PACKAGE_PIN AE26 [get_ports D_SR_CK]
set_property PACKAGE_PIN W20 [get_ports D_SELECT]
set_property PACKAGE_PIN AA24 [get_ports D_SR_IN]
set_property PACKAGE_PIN H26  [get_ports {D_SROUT_SR}]
set_property PACKAGE_PIN AE23 [get_ports D_SRLOAD]





set_property IOSTANDARD LVCMOS18 [get_ports D_TRIG_EXT]
set_property IOSTANDARD LVCMOS18 [get_ports D_SRLOAD]
set_property IOSTANDARD LVCMOS18 [get_ports D_SR_IN]
set_property IOSTANDARD LVCMOS18 [get_ports D_SR_CK]
set_property IOSTANDARD LVCMOS18 [get_ports D_SELECT]
set_property IOSTANDARD LVCMOS18 [get_ports D_RESETB_SR]
set_property IOSTANDARD LVCMOS18 [get_ports D_RESETB_READ]
set_property IOSTANDARD LVCMOS18 [get_ports D_RESETB_PSC]
set_property IOSTANDARD LVCMOS18 [get_ports D_RESETB_PA]
set_property IOSTANDARD LVCMOS18 [get_ports D_NOR_TIME]
set_property IOSTANDARD LVCMOS18 [get_ports D_NOR_CHARGE]
set_property IOSTANDARD LVCMOS18 [get_ports D_HOLD_LG]
set_property IOSTANDARD LVCMOS18 [get_ports D_HOLD_HG]
set_property IOSTANDARD LVCMOS18 [get_ports D_DIG_PROBE]
set_property IOSTANDARD LVCMOS18 [get_ports D_DIG_OUT]
set_property IOSTANDARD LVCMOS18 [get_ports D_ANALOG_DIN]
set_property IOSTANDARD LVCMOS18 [get_ports D_ANALOG_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports C_ANALOG_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports C_ANALOG_DIN]
set_property IOSTANDARD LVCMOS18 [get_ports C_DIG_OUT]
set_property IOSTANDARD LVCMOS18 [get_ports C_DIG_PROBE]
set_property IOSTANDARD LVCMOS18 [get_ports C_HOLD_HG]
set_property IOSTANDARD LVCMOS18 [get_ports C_HOLD_LG]
set_property IOSTANDARD LVCMOS18 [get_ports C_NOR_CHARGE]
set_property IOSTANDARD LVCMOS18 [get_ports C_NOR_TIME]
set_property IOSTANDARD LVCMOS18 [get_ports C_RESETB_PA]
set_property IOSTANDARD LVCMOS18 [get_ports C_RESETB_PSC]
set_property IOSTANDARD LVCMOS18 [get_ports C_RESETB_READ]
set_property IOSTANDARD LVCMOS18 [get_ports C_RESETB_SR]
set_property IOSTANDARD LVCMOS18 [get_ports C_SELECT]
set_property IOSTANDARD LVCMOS18 [get_ports C_SR_CK]
set_property IOSTANDARD LVCMOS18 [get_ports C_SR_IN]
set_property IOSTANDARD LVCMOS18 [get_ports C_SRLOAD]
set_property IOSTANDARD LVCMOS18 [get_ports C_TRIG_EXT]
set_property IOSTANDARD LVCMOS25 [get_ports A_NOR_CHARGE]
set_property IOSTANDARD LVCMOS25 [get_ports A_NOR_TIME]
set_property IOSTANDARD LVCMOS18 [get_ports B_ANALOG_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports B_ANALOG_DIN]
set_property IOSTANDARD LVCMOS18 [get_ports B_DIG_OUT]
set_property IOSTANDARD LVCMOS18 [get_ports B_DIG_PROBE]
set_property IOSTANDARD LVCMOS18 [get_ports B_HOLD_HG]
set_property IOSTANDARD LVCMOS18 [get_ports B_HOLD_LG]
set_property IOSTANDARD LVCMOS18 [get_ports B_NOR_CHARGE]
set_property IOSTANDARD LVCMOS18 [get_ports B_NOR_TIME]
set_property IOSTANDARD LVCMOS18 [get_ports B_RESETB_PA]
set_property IOSTANDARD LVCMOS18 [get_ports B_RESETB_PSC]
set_property IOSTANDARD LVCMOS18 [get_ports B_RESETB_READ]
set_property IOSTANDARD LVCMOS18 [get_ports B_RESETB_SR]
set_property IOSTANDARD LVCMOS18 [get_ports B_SELECT]
set_property IOSTANDARD LVCMOS18 [get_ports B_SR_CK]
set_property IOSTANDARD LVCMOS18 [get_ports B_SR_IN]
set_property IOSTANDARD LVCMOS18 [get_ports B_SRLOAD]
set_property IOSTANDARD LVCMOS18 [get_ports B_TRIG_EXT]
set_property IOSTANDARD LVCMOS18 [get_ports A_ANALOG_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports A_ANALOG_DIN]
set_property IOSTANDARD LVCMOS18 [get_ports A_DIG_OUT]
set_property IOSTANDARD LVCMOS18 [get_ports A_HOLD_HG]
set_property IOSTANDARD LVCMOS18 [get_ports A_DIG_PROBE]
set_property IOSTANDARD LVCMOS18 [get_ports A_HOLD_LG]
set_property IOSTANDARD LVCMOS18 [get_ports A_RESETB_PA]
set_property IOSTANDARD LVCMOS18 [get_ports A_RESETB_PSC]
set_property IOSTANDARD LVCMOS18 [get_ports A_RESETB_READ]
set_property IOSTANDARD LVCMOS18 [get_ports A_RESETB_SR]
set_property IOSTANDARD LVCMOS18 [get_ports A_SELECT]
set_property IOSTANDARD LVCMOS18 [get_ports A_SR_CK]
set_property IOSTANDARD LVCMOS18 [get_ports A_SR_IN]
set_property IOSTANDARD LVCMOS18 [get_ports A_SRLOAD]
set_property IOSTANDARD LVCMOS18 [get_ports A_TRIG_EXT]

set_property IOSTANDARD LVCMOS18 [get_ports A_OR32]
set_property IOSTANDARD LVCMOS18 [get_ports B_OR32]
set_property IOSTANDARD LVCMOS18 [get_ports C_OR32]
set_property IOSTANDARD LVCMOS18 [get_ports D_OR32]



##---------------------------------------------------------------------------
## ASIC TRIGGER (TIME)
##---------------------------------------------------------------------------


set_property PACKAGE_PIN C12 [get_ports {A_TRG[0]}]
set_property PACKAGE_PIN G14 [get_ports {A_TRG[1]}]
set_property PACKAGE_PIN H14 [get_ports {A_TRG[2]}]
set_property PACKAGE_PIN J13 [get_ports {A_TRG[3]}]
set_property PACKAGE_PIN F13 [get_ports {A_TRG[4]}]
set_property PACKAGE_PIN E11 [get_ports {A_TRG[5]}]
set_property PACKAGE_PIN D10 [get_ports {A_TRG[6]}]
set_property PACKAGE_PIN E12 [get_ports {A_TRG[7]}]
set_property PACKAGE_PIN H12 [get_ports {A_TRG[8]}]
set_property PACKAGE_PIN A15 [get_ports {A_TRG[9]}]
set_property PACKAGE_PIN F8 [get_ports {A_TRG[10]}]
set_property PACKAGE_PIN D8 [get_ports {A_TRG[11]}]
set_property PACKAGE_PIN A10 [get_ports {A_TRG[12]}]
set_property PACKAGE_PIN F12 [get_ports {A_TRG[13]}]
set_property PACKAGE_PIN F9 [get_ports {A_TRG[14]}]
set_property PACKAGE_PIN B11 [get_ports {A_TRG[15]}]
set_property PACKAGE_PIN A13 [get_ports {A_TRG[16]}]
set_property PACKAGE_PIN B20 [get_ports {A_TRG[17]}]
set_property PACKAGE_PIN A9 [get_ports {A_TRG[18]}]
set_property PACKAGE_PIN A8 [get_ports {A_TRG[19]}]
set_property PACKAGE_PIN J14 [get_ports {A_TRG[20]}]
set_property PACKAGE_PIN C11 [get_ports {A_TRG[21]}]
set_property PACKAGE_PIN B12 [get_ports {A_TRG[22]}]
set_property PACKAGE_PIN G11 [get_ports {A_TRG[23]}]
set_property PACKAGE_PIN E13 [get_ports {A_TRG[24]}]
set_property PACKAGE_PIN B15 [get_ports {A_TRG[25]}]
set_property PACKAGE_PIN F14 [get_ports {A_TRG[26]}]
set_property PACKAGE_PIN E10 [get_ports {A_TRG[27]}]
set_property PACKAGE_PIN J11 [get_ports {A_TRG[28]}]
set_property PACKAGE_PIN B10 [get_ports {A_TRG[29]}]
set_property PACKAGE_PIN J8 [get_ports {A_TRG[30]}]
set_property PACKAGE_PIN A14 [get_ports {A_TRG[31]}]


set_property PACKAGE_PIN J19 [get_ports {B_TRG[0]}]
set_property PACKAGE_PIN M16 [get_ports {B_TRG[1]}]
set_property PACKAGE_PIN K18 [get_ports {B_TRG[2]}]
set_property PACKAGE_PIN M17 [get_ports {B_TRG[3]}]
set_property PACKAGE_PIN J18 [get_ports {B_TRG[4]}]
set_property PACKAGE_PIN F20 [get_ports {B_TRG[5]}]
set_property PACKAGE_PIN A18 [get_ports {B_TRG[6]}]
set_property PACKAGE_PIN G19 [get_ports {B_TRG[7]}]
set_property PACKAGE_PIN F18 [get_ports {B_TRG[8]}]
set_property PACKAGE_PIN B19 [get_ports {B_TRG[9]}]
set_property PACKAGE_PIN A19 [get_ports {B_TRG[10]}]
set_property PACKAGE_PIN K15 [get_ports {B_TRG[11]}]
set_property PACKAGE_PIN C18 [get_ports {B_TRG[12]}]
set_property PACKAGE_PIN D19 [get_ports {B_TRG[13]}]
set_property PACKAGE_PIN A17 [get_ports {B_TRG[14]}]
set_property PACKAGE_PIN F19 [get_ports {B_TRG[15]}]
set_property PACKAGE_PIN B16 [get_ports {B_TRG[16]}]
set_property PACKAGE_PIN G21 [get_ports {B_TRG[17]}]
set_property PACKAGE_PIN D16 [get_ports {B_TRG[18]}]
set_property PACKAGE_PIN H21 [get_ports {B_TRG[19]}]
set_property PACKAGE_PIN A24 [get_ports {B_TRG[20]}]
set_property PACKAGE_PIN L18 [get_ports {B_TRG[21]}]
set_property PACKAGE_PIN C19 [get_ports {B_TRG[22]}]
set_property PACKAGE_PIN G17 [get_ports {B_TRG[23]}]
set_property PACKAGE_PIN B17 [get_ports {B_TRG[24]}]
set_property PACKAGE_PIN E18 [get_ports {B_TRG[25]}]
set_property PACKAGE_PIN G16 [get_ports {B_TRG[26]}]
set_property PACKAGE_PIN K16 [get_ports {B_TRG[27]}]
set_property PACKAGE_PIN J16 [get_ports {B_TRG[28]}]
set_property PACKAGE_PIN G15 [get_ports {B_TRG[29]}]
set_property PACKAGE_PIN J15 [get_ports {B_TRG[30]}]
set_property PACKAGE_PIN D18 [get_ports {B_TRG[31]}]


set_property PACKAGE_PIN N26 [get_ports {C_TRG[0]}]
set_property PACKAGE_PIN P26 [get_ports {C_TRG[1]}]
set_property PACKAGE_PIN R26 [get_ports {C_TRG[2]}]
set_property PACKAGE_PIN T24 [get_ports {C_TRG[3]}]
set_property PACKAGE_PIN K26 [get_ports {C_TRG[4]}]
set_property PACKAGE_PIN T19 [get_ports {C_TRG[5]}]
set_property PACKAGE_PIN T23 [get_ports {C_TRG[6]}]
set_property PACKAGE_PIN T22 [get_ports {C_TRG[7]}]
set_property PACKAGE_PIN T18 [get_ports {C_TRG[8]}]
set_property PACKAGE_PIN P20 [get_ports {C_TRG[9]}]
set_property PACKAGE_PIN U20 [get_ports {C_TRG[10]}]
set_property PACKAGE_PIN R22 [get_ports {C_TRG[11]}]
set_property PACKAGE_PIN U19 [get_ports {C_TRG[12]}]
set_property PACKAGE_PIN N22 [get_ports {C_TRG[13]}]
set_property PACKAGE_PIN L25 [get_ports {C_TRG[14]}]
set_property PACKAGE_PIN P23 [get_ports {C_TRG[15]}]
set_property PACKAGE_PIN T17 [get_ports {C_TRG[16]}]
set_property PACKAGE_PIN E25 [get_ports {C_TRG[17]}]
set_property PACKAGE_PIN R17 [get_ports {C_TRG[18]}]
set_property PACKAGE_PIN D25 [get_ports {C_TRG[19]}]
set_property PACKAGE_PIN E23 [get_ports {C_TRG[20]}]
set_property PACKAGE_PIN N24 [get_ports {C_TRG[21]}]
set_property PACKAGE_PIN N23 [get_ports {C_TRG[22]}]
set_property PACKAGE_PIN R21 [get_ports {C_TRG[23]}]
set_property PACKAGE_PIN N21 [get_ports {C_TRG[24]}]
set_property PACKAGE_PIN M21 [get_ports {C_TRG[25]}]
set_property PACKAGE_PIN U16 [get_ports {C_TRG[26]}]
set_property PACKAGE_PIN R16 [get_ports {C_TRG[27]}]
set_property PACKAGE_PIN N17 [get_ports {C_TRG[28]}]
set_property PACKAGE_PIN P24 [get_ports {C_TRG[29]}]
set_property PACKAGE_PIN R23 [get_ports {C_TRG[30]}]
set_property PACKAGE_PIN M22 [get_ports {C_TRG[31]}]



set_property PACKAGE_PIN AF22 [get_ports {D_TRG[0]}]
set_property PACKAGE_PIN AE22 [get_ports {D_TRG[1]}]
set_property PACKAGE_PIN AF24 [get_ports {D_TRG[2]}]
set_property PACKAGE_PIN AB24 [get_ports {D_TRG[3]}]
set_property PACKAGE_PIN AC26 [get_ports {D_TRG[4]}]
set_property PACKAGE_PIN AB25 [get_ports {D_TRG[5]}]
set_property PACKAGE_PIN Y23 [get_ports {D_TRG[6]}]
set_property PACKAGE_PIN Y22 [get_ports {D_TRG[7]}]
set_property PACKAGE_PIN W24 [get_ports {D_TRG[8]}]
set_property PACKAGE_PIN U21 [get_ports {D_TRG[9]}]
set_property PACKAGE_PIN AD24 [get_ports {D_TRG[10]}]
set_property PACKAGE_PIN V24 [get_ports {D_TRG[11]}]
set_property PACKAGE_PIN AC22 [get_ports {D_TRG[12]}]
set_property PACKAGE_PIN AC23 [get_ports {D_TRG[13]}]
set_property PACKAGE_PIN AC21 [get_ports {D_TRG[14]}]
set_property PACKAGE_PIN AB26 [get_ports {D_TRG[15]}]
set_property PACKAGE_PIN Y21 [get_ports {D_TRG[16]}]
set_property PACKAGE_PIN J23 [get_ports {D_TRG[17]}]
set_property PACKAGE_PIN W21 [get_ports {D_TRG[18]}]
set_property PACKAGE_PIN C24 [get_ports {D_TRG[19]}]
set_property PACKAGE_PIN L22 [get_ports {D_TRG[20]}]
set_property PACKAGE_PIN W26 [get_ports {D_TRG[21]}]
set_property PACKAGE_PIN AE25 [get_ports {D_TRG[22]}]
set_property PACKAGE_PIN V21 [get_ports {D_TRG[23]}]
set_property PACKAGE_PIN AB22 [get_ports {D_TRG[24]}]
set_property PACKAGE_PIN V26 [get_ports {D_TRG[25]}]
set_property PACKAGE_PIN Y20 [get_ports {D_TRG[26]}]
set_property PACKAGE_PIN V22 [get_ports {D_TRG[27]}]
set_property PACKAGE_PIN U22 [get_ports {D_TRG[28]}]
set_property PACKAGE_PIN AD23 [get_ports {D_TRG[29]}]
set_property PACKAGE_PIN V23 [get_ports {D_TRG[30]}]
set_property PACKAGE_PIN Y26 [get_ports {D_TRG[31]}]

set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[16]}]
set_property IOSTANDARD LVCMOS25 [get_ports {A_TRG[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {A_TRG[31]}]

set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[21]}]
set_property IOSTANDARD LVCMOS25 [get_ports {B_TRG[20]}]
set_property IOSTANDARD LVCMOS25 [get_ports {B_TRG[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[18]}]
set_property IOSTANDARD LVCMOS25 [get_ports {B_TRG[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {B_TRG[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[21]}]
set_property IOSTANDARD LVCMOS25 [get_ports {C_TRG[20]}]
set_property IOSTANDARD LVCMOS25 [get_ports {C_TRG[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[18]}]
set_property IOSTANDARD LVCMOS25 [get_ports {C_TRG[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C_TRG[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[21]}]
set_property IOSTANDARD LVCMOS25 [get_ports {D_TRG[20]}]
set_property IOSTANDARD LVCMOS25 [get_ports {D_TRG[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[18]}]
set_property IOSTANDARD LVCMOS25 [get_ports {D_TRG[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D_TRG[0]}]



##---------------------------------------------------------------------------
## ASIC VAL EVT
##---------------------------------------------------------------------------

set_property PACKAGE_PIN H24 [get_ports A_VAL_EVT_N]
set_property PACKAGE_PIN H23 [get_ports A_VAL_EVT_P]
set_property PACKAGE_PIN E22 [get_ports B_VAL_EVT_N]
set_property PACKAGE_PIN E21 [get_ports B_VAL_EVT_P]
set_property PACKAGE_PIN C26 [get_ports C_VAL_EVT_N]
set_property PACKAGE_PIN D26 [get_ports C_VAL_EVT_P]
set_property PACKAGE_PIN G26 [get_ports D_VAL_EVT_N]
set_property PACKAGE_PIN G25 [get_ports D_VAL_EVT_P]


set_property IOSTANDARD BLVDS_25 [get_ports A_VAL_EVT_P]
set_property IOSTANDARD BLVDS_25 [get_ports A_VAL_EVT_N]
set_property IOSTANDARD BLVDS_25 [get_ports B_VAL_EVT_P]
set_property IOSTANDARD BLVDS_25 [get_ports B_VAL_EVT_N]
set_property IOSTANDARD BLVDS_25 [get_ports C_VAL_EVT_P]
set_property IOSTANDARD BLVDS_25 [get_ports C_VAL_EVT_N]
set_property IOSTANDARD BLVDS_25 [get_ports D_VAL_EVT_P]
set_property IOSTANDARD BLVDS_25 [get_ports D_VAL_EVT_N]


##---------------------------------------------------------------------------
## ASIC RAZ CHN
##---------------------------------------------------------------------------

set_property PACKAGE_PIN H22 [get_ports A_RAZ_CHN_N]
set_property PACKAGE_PIN J21 [get_ports A_RAZ_CHN_P]
set_property PACKAGE_PIN F23 [get_ports B_RAZ_CHN_N]
set_property PACKAGE_PIN G22 [get_ports B_RAZ_CHN_P]
set_property PACKAGE_PIN J25 [get_ports C_RAZ_CHN_N]
set_property PACKAGE_PIN J24 [get_ports C_RAZ_CHN_P]
set_property PACKAGE_PIN E26 [get_ports D_RAZ_CHN_N]
set_property PACKAGE_PIN F25 [get_ports D_RAZ_CHN_P]


set_property IOSTANDARD BLVDS_25 [get_ports A_RAZ_CHN_P]
set_property IOSTANDARD BLVDS_25 [get_ports A_RAZ_CHN_N]
set_property IOSTANDARD BLVDS_25 [get_ports B_RAZ_CHN_P]
set_property IOSTANDARD BLVDS_25 [get_ports B_RAZ_CHN_N]
set_property IOSTANDARD BLVDS_25 [get_ports C_RAZ_CHN_P]
set_property IOSTANDARD BLVDS_25 [get_ports C_RAZ_CHN_N]
set_property IOSTANDARD BLVDS_25 [get_ports D_RAZ_CHN_P]
set_property IOSTANDARD BLVDS_25 [get_ports D_RAZ_CHN_N]



##---------------------------------------------------------------------------
## LEMO IO
##---------------------------------------------------------------------------


set_property PACKAGE_PIN V11 [get_ports LEMO7]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO7]
set_property PACKAGE_PIN W11 [get_ports LEMO6]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO6]
set_property PACKAGE_PIN Y13 [get_ports LEMO5]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO5]
set_property PACKAGE_PIN AA13 [get_ports LEMO4]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO4]
set_property PACKAGE_PIN AC12 [get_ports LEMO3]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO3]
set_property PACKAGE_PIN AB12 [get_ports LEMO2]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO2]
set_property PACKAGE_PIN AA12 [get_ports LEMO1]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO1]
set_property PACKAGE_PIN Y12 [get_ports LEMO0]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO0]

set_property PACKAGE_PIN V12 [get_ports LEMO67_dir]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO67_dir]
set_property PACKAGE_PIN AD13 [get_ports LEMO45_dir]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO45_dir]
set_property PACKAGE_PIN AC13 [get_ports LEMO23_dir]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO23_dir]
set_property PACKAGE_PIN AE10 [get_ports LEMO01_dir]
set_property IOSTANDARD LVCMOS18 [get_ports LEMO01_dir]






set_property PACKAGE_PIN B24 [get_ports FLASH_SPI_DOUT]
set_property IOSTANDARD LVCMOS25 [get_ports FLASH_SPI_DOUT]
set_property PACKAGE_PIN A25 [get_ports FLASH_SPI_DIN]
set_property IOSTANDARD LVCMOS25 [get_ports FLASH_SPI_DIN]
set_property PACKAGE_PIN C23 [get_ports FLASH_SPI_CS]
set_property IOSTANDARD LVCMOS25 [get_ports FLASH_SPI_CS]








##---------------------------------------------------------------------------
##ADC 1  (ADC 2)
##    INVERSION
##    76543210
##  A 11111010
##  B 11101110
##---------------------------------------------------------------------------


create_clock -period 2.283 -name ADC_1_CLK_A_P -waveform {0.000 1.142} [get_ports ADC_1_CLK_A_P]
set_property PACKAGE_PIN AE11 [get_ports SMADC_1_CLK]
set_property PACKAGE_PIN AD10 [get_ports SMADC_1_MOSI]
set_property PACKAGE_PIN AE13 [get_ports SMADC_1_RESET]
set_property PACKAGE_PIN AD11 [get_ports SMADC_1_CSA]
set_property PACKAGE_PIN AF13 [get_ports SMADC_1_PD]

set_property IOSTANDARD LVCMOS18 [get_ports SMADC_1_CLK]
set_property IOSTANDARD LVCMOS18 [get_ports SMADC_1_MOSI]
set_property IOSTANDARD LVCMOS18 [get_ports SMADC_1_RESET]
set_property IOSTANDARD LVCMOS18 [get_ports SMADC_1_CSA]
set_property IOSTANDARD LVCMOS18 [get_ports SMADC_1_PD]


set_property PACKAGE_PIN AA4 [get_ports ADC_1_CLK_A_P]
set_property PACKAGE_PIN AA3 [get_ports ADC_1_FRAME_A_P]
set_property PACKAGE_PIN AD4 [get_ports {ADC_1_DATA_A_P[0]}]
set_property PACKAGE_PIN AC4 [get_ports {ADC_1_DATA_B_P[0]}]
set_property PACKAGE_PIN AB2 [get_ports {ADC_1_DATA_B_P[1]}]
set_property PACKAGE_PIN AB1 [get_ports {ADC_1_DATA_A_P[1]}]
set_property PACKAGE_PIN Y3 [get_ports {ADC_1_DATA_A_P[2]}]
set_property PACKAGE_PIN W1 [get_ports {ADC_1_DATA_B_P[2]}]
set_property PACKAGE_PIN V2 [get_ports {ADC_1_DATA_A_P[3]}]
set_property PACKAGE_PIN U2 [get_ports {ADC_1_DATA_B_P[3]}]
set_property PACKAGE_PIN AD1 [get_ports {ADC_1_DATA_A_P[4]}]
set_property PACKAGE_PIN AE3 [get_ports {ADC_1_DATA_B_P[4]}]
set_property PACKAGE_PIN Y6 [get_ports {ADC_1_DATA_A_P[5]}]
set_property PACKAGE_PIN AA5 [get_ports {ADC_1_DATA_B_P[5]}]
set_property PACKAGE_PIN U7 [get_ports {ADC_1_DATA_A_P[6]}]
set_property PACKAGE_PIN W6 [get_ports {ADC_1_DATA_B_P[6]}]
set_property PACKAGE_PIN AB6 [get_ports {ADC_1_DATA_A_P[7]}]
set_property PACKAGE_PIN U6 [get_ports {ADC_1_DATA_B_P[7]}]
set_property DIFF_TERM TRUE [get_ports ADC_1_CLK_A_P]
set_property DIFF_TERM TRUE [get_ports ADC_1_CLK_A_N]
set_property DIFF_TERM TRUE [get_ports ADC_1_FRAME_A_P]
set_property DIFF_TERM TRUE [get_ports ADC_1_FRAME_A_N]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[0]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[0]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[1]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[1]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[0]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[0]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[1]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[1]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[2]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[2]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[3]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[3]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[2]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[2]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[3]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[3]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[4]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[4]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[5]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[5]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[4]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[4]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[5]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[5]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[6]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[6]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_P[7]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_B_N[7]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[6]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[6]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_P[7]}]
set_property DIFF_TERM TRUE [get_ports {ADC_1_DATA_A_N[7]}]
set_property IOSTANDARD LVDS [get_ports ADC_1_CLK_A_P]
set_property IOSTANDARD LVDS [get_ports ADC_1_FRAME_A_P]
set_property IOSTANDARD LVDS [get_ports ADC_1_FRAME_A_N]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[0]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[0]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[1]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[1]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[0]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[0]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[1]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[1]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[2]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[2]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[3]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[3]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[2]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[2]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[3]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[3]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[4]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[4]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[5]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[5]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[4]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[4]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[5]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[5]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[6]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[6]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_P[7]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_B_N[7]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[6]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[6]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_P[7]}]
set_property IOSTANDARD LVDS [get_ports {ADC_1_DATA_A_N[7]}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells adcs/adc_interface1/ADC_DESER1/delayctrl]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells adcs/adc_interface1/ADC_DESER1/idelaye2_clk]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[0].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[4].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[9].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[10].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[11].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[12].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[13].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[14].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[15].idelaye2_bus}]
set_property IODELAY_GROUP IODELAY_ADC1 [get_cells {adcs/adc_interface1/ADC_DESER1/pins[16].idelaye2_bus}]



##---------------------------------------------------------------------------
## SERVICE CLOCK
##---------------------------------------------------------------------------

set_property PACKAGE_PIN AB11 [get_ports clk_100]
create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports clk_100]
set_property IOSTANDARD LVCMOS18 [get_ports clk_100]
set_property CLOCK_DEDICATED_ROUTE TRUE [get_nets clk_100]


##---------------------------------------------------------------------------
## SYSTEM CLOCKS
##---------------------------------------------------------------------------

set_property IOSTANDARD LVDS [get_ports D_LVDS_DCLK_P]
set_property IOSTANDARD LVDS [get_ports D_LVDS_DCLK_N]
set_property PACKAGE_PIN AC9 [get_ports D_LVDS_DCLK_P]
create_clock -period 6.250 -name D_LVDS_DCLK [get_ports D_LVDS_DCLK_P]


set_property IOSTANDARD LVDS [get_ports CLK_40_P]
set_property PACKAGE_PIN AE7 [get_ports CLK_40_P]
create_clock -period 25.000 -name CLK_40_P -waveform {0.000 6.250} [get_ports CLK_40_P]
set_clock_groups -asynchronous -group [get_clocks CLK_40_P] -group [get_clocks D_LVDS_DCLK]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets timecode_clock]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets itimecode_clock]

create_clock -period 10.000 -name clk_ftdi -waveform {0.000 5.000} [get_ports FTDI_CLK]


##---------------------------------------------------------------------------
## AUX PROPAGATION CLOCK 25MHz
##---------------------------------------------------------------------------

set_property PACKAGE_PIN AA10 [get_ports CLK_AUX_OUT_25]
set_property IOSTANDARD LVCMOS18 [get_ports CLK_AUX_OUT_25]


##---------------------------------------------------------------------------
## FALSE PATH
##---------------------------------------------------------------------------

set_false_path -from [get_clocks -of_objects [get_pins adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O]] -to [get_clocks -of_objects [get_pins adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2]]
set_false_path -from [get_clocks -of_objects [get_pins adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O]]
set_false_path -from [get_clocks D_LVDS_DCLK] -to [get_clocks -of_objects [get_pins adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O]]

set_false_path -from [get_clocks clk_ftdi] -to [get_clocks D_LVDS_DCLK]

set_false_path -from [get_pins adcs/adc_interface1/ADC_SYNC1/iinitialized_reg/C] -to [get_pins adcs/adc_interface1/aaprog.iinitialized1_reg/D]
set_false_path -from [get_pins adcs/adc_interface1/start_delay_reg/C] -to [get_pins adcs/adc_interface1/ADC_SYNC1/istart_delay_reg/D]



##---------------------------------------------------------------------------
## BITSTREAM PROPERTIES
##---------------------------------------------------------------------------


set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 12 [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR NO [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property CFGBVS GND [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]


##---------------------------------------------------------------------------
## SCICOMPILER GENERATED
##---------------------------------------------------------------------------
