{
    "CMSSW_7_4_ROOT5_X_2015-06-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-05-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-05-28-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-05-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-31-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-05-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-05-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-05-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-05-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-05-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-01-2300": "slc7_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-02-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-05-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-05-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-05-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-05-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-02-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-05-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-05-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-05-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-05-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-05-31-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-05-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-05-27-1300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-05-31-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-05-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-05-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_CLANG_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-05-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-05-31-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_THREADED_X_2015-05-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-01-1100": "slc7_amd64_gcc491,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-05-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-05-31-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-05-31-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_DEVEL_X_2015-06-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-05-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-06-02-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-05-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-05-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-05-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-05-31-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-05-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-05-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-05-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-05-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-05-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-05-31-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-05-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-05-31-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-05-31-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-05-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-05-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-05-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-05-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-05-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-05-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-05-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-05-31-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_CLANG_X_2015-05-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-05-30-1100": "slc6_amd64_gcc491"
}