Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/tb_idea_single_isim_beh.exe -prj /home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/tb_idea_single_beh.prj work.tb_idea_single 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/../../Exercise1/direct_implementation/xorop.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/../../Exercise1/direct_implementation/mulop.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/../../Exercise1/direct_implementation/addop.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/register.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/multiplexer.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/keygen.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/control.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/../../Exercise1/direct_implementation/trafo.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/../../Exercise1/direct_implementation/round.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/idea_single.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/tb_idea_single.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98508 KB
Fuse CPU Usage: 2930 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity register_16bit [register_16bit_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity mulop [mulop_default]
Compiling architecture behavioral of entity addop [addop_default]
Compiling architecture behavioral of entity trafo [trafo_default]
Compiling architecture behavioral of entity xorop [xorop_default]
Compiling architecture behavioral of entity round [round_default]
Compiling architecture behavioral of entity multiplexer [multiplexer_default]
Compiling architecture behavioral of entity keygen [keygen_default]
Compiling architecture behavioral of entity idea_single [idea_single_default]
Compiling architecture behavior of entity tb_idea_single
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable /home/superus/vhdl_system_design/workspace/idea_rcs1/idea_rcs1/tb_idea_single_isim_beh.exe
Fuse Memory Usage: 412472 KB
Fuse CPU Usage: 3300 ms
GCC CPU Usage: 1790 ms
