
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 
* DO NOT EDIT.
*
* Copyright (C) 2010-2015 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
* 
* Use of the Software is limited solely to applications:
*(a) running on a Xilinx device, or
*(b) that interact with a Xilinx device through a bus or interconnect.
*
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
*XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*
*Except as contained in this notice, the name of the Xilinx shall not be used
*in advertising or otherwise to promote the sale, use or other dealings in
*this Software without prior written authorization from Xilinx.
*

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_AXI_BRAM_CTRL_0_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_0_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_0_ECC,
		XPAR_AXI_BRAM_CTRL_0_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_0_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_1_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_1_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_1_ECC,
		XPAR_AXI_BRAM_CTRL_1_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_1_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_1_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_1_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_1_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_1_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_1_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_1_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_10_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_10_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_10_ECC,
		XPAR_AXI_BRAM_CTRL_10_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_10_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_10_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_10_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_10_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_10_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_10_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_10_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_11_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_11_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_11_ECC,
		XPAR_AXI_BRAM_CTRL_11_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_11_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_11_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_11_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_11_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_11_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_11_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_11_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_12_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_12_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_12_ECC,
		XPAR_AXI_BRAM_CTRL_12_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_12_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_12_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_12_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_12_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_12_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_12_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_12_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_13_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_13_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_13_ECC,
		XPAR_AXI_BRAM_CTRL_13_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_13_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_13_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_13_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_13_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_13_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_13_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_13_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_14_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_14_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_14_ECC,
		XPAR_AXI_BRAM_CTRL_14_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_14_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_14_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_14_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_14_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_14_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_14_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_14_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_15_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_15_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_15_ECC,
		XPAR_AXI_BRAM_CTRL_15_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_15_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_15_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_15_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_15_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_15_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_15_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_15_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_16_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_16_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_16_ECC,
		XPAR_AXI_BRAM_CTRL_16_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_16_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_16_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_16_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_16_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_16_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_16_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_16_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_17_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_17_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_17_ECC,
		XPAR_AXI_BRAM_CTRL_17_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_17_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_17_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_17_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_17_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_17_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_17_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_17_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_18_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_18_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_18_ECC,
		XPAR_AXI_BRAM_CTRL_18_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_18_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_18_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_18_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_18_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_18_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_18_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_18_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_19_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_19_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_19_ECC,
		XPAR_AXI_BRAM_CTRL_19_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_19_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_19_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_19_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_19_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_19_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_19_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_19_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_2_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_2_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_2_ECC,
		XPAR_AXI_BRAM_CTRL_2_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_2_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_2_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_2_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_2_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_2_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_2_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_2_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_20_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_20_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_20_ECC,
		XPAR_AXI_BRAM_CTRL_20_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_20_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_20_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_20_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_20_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_20_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_20_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_20_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_21_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_21_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_21_ECC,
		XPAR_AXI_BRAM_CTRL_21_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_21_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_21_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_21_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_21_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_21_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_21_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_21_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_22_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_22_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_22_ECC,
		XPAR_AXI_BRAM_CTRL_22_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_22_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_22_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_22_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_22_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_22_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_22_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_22_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_22_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_22_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_22_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_22_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_23_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_23_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_23_ECC,
		XPAR_AXI_BRAM_CTRL_23_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_23_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_23_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_23_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_23_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_23_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_23_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_23_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_23_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_23_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_23_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_23_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_24_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_24_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_24_ECC,
		XPAR_AXI_BRAM_CTRL_24_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_24_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_24_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_24_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_24_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_24_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_24_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_24_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_24_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_24_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_24_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_24_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_25_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_25_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_25_ECC,
		XPAR_AXI_BRAM_CTRL_25_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_25_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_25_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_25_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_25_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_25_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_25_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_25_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_25_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_25_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_25_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_25_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_26_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_26_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_26_ECC,
		XPAR_AXI_BRAM_CTRL_26_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_26_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_26_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_26_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_26_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_26_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_26_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_26_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_26_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_26_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_26_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_26_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_27_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_27_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_27_ECC,
		XPAR_AXI_BRAM_CTRL_27_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_27_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_27_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_27_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_27_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_27_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_27_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_27_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_27_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_27_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_27_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_27_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_28_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_28_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_28_ECC,
		XPAR_AXI_BRAM_CTRL_28_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_28_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_28_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_28_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_28_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_28_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_28_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_28_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_28_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_28_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_28_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_28_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_29_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_29_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_29_ECC,
		XPAR_AXI_BRAM_CTRL_29_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_29_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_29_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_29_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_29_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_29_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_29_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_29_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_29_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_29_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_29_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_29_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_3_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_3_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_3_ECC,
		XPAR_AXI_BRAM_CTRL_3_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_3_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_3_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_3_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_3_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_3_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_3_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_3_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_30_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_30_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_30_ECC,
		XPAR_AXI_BRAM_CTRL_30_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_30_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_30_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_30_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_30_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_30_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_30_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_30_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_30_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_30_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_30_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_30_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_31_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_31_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_31_ECC,
		XPAR_AXI_BRAM_CTRL_31_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_31_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_31_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_31_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_31_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_31_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_31_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_31_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_31_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_31_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_31_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_31_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_32_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_32_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_32_ECC,
		XPAR_AXI_BRAM_CTRL_32_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_32_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_32_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_32_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_32_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_32_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_32_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_32_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_32_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_32_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_32_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_32_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_33_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_33_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_33_ECC,
		XPAR_AXI_BRAM_CTRL_33_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_33_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_33_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_33_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_33_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_33_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_33_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_33_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_33_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_33_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_33_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_33_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_34_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_34_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_34_ECC,
		XPAR_AXI_BRAM_CTRL_34_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_34_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_34_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_34_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_34_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_34_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_34_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_34_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_34_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_34_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_34_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_34_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_35_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_35_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_35_ECC,
		XPAR_AXI_BRAM_CTRL_35_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_35_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_35_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_35_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_35_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_35_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_35_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_35_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_35_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_35_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_35_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_35_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_36_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_36_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_36_ECC,
		XPAR_AXI_BRAM_CTRL_36_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_36_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_36_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_36_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_36_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_36_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_36_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_36_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_36_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_36_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_36_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_36_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_37_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_37_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_37_ECC,
		XPAR_AXI_BRAM_CTRL_37_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_37_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_37_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_37_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_37_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_37_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_37_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_37_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_37_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_37_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_37_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_37_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_38_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_38_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_38_ECC,
		XPAR_AXI_BRAM_CTRL_38_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_38_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_38_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_38_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_38_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_38_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_38_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_38_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_38_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_38_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_38_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_38_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_39_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_39_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_39_ECC,
		XPAR_AXI_BRAM_CTRL_39_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_39_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_39_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_39_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_39_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_39_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_39_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_39_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_39_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_39_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_39_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_39_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_4_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_4_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_4_ECC,
		XPAR_AXI_BRAM_CTRL_4_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_4_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_4_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_4_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_4_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_4_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_4_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_4_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_40_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_40_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_40_ECC,
		XPAR_AXI_BRAM_CTRL_40_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_40_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_40_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_40_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_40_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_40_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_40_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_40_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_40_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_40_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_40_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_40_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_41_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_41_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_41_ECC,
		XPAR_AXI_BRAM_CTRL_41_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_41_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_41_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_41_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_41_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_41_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_41_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_41_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_41_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_41_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_41_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_41_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_42_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_42_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_42_ECC,
		XPAR_AXI_BRAM_CTRL_42_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_42_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_42_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_42_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_42_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_42_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_42_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_42_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_42_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_42_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_42_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_42_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_43_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_43_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_43_ECC,
		XPAR_AXI_BRAM_CTRL_43_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_43_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_43_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_43_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_43_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_43_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_43_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_43_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_43_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_43_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_43_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_43_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_44_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_44_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_44_ECC,
		XPAR_AXI_BRAM_CTRL_44_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_44_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_44_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_44_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_44_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_44_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_44_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_44_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_44_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_44_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_44_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_44_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_45_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_45_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_45_ECC,
		XPAR_AXI_BRAM_CTRL_45_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_45_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_45_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_45_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_45_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_45_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_45_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_45_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_45_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_45_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_45_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_45_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_46_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_46_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_46_ECC,
		XPAR_AXI_BRAM_CTRL_46_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_46_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_46_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_46_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_46_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_46_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_46_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_46_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_46_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_46_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_46_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_46_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_47_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_47_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_47_ECC,
		XPAR_AXI_BRAM_CTRL_47_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_47_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_47_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_47_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_47_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_47_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_47_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_47_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_47_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_47_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_47_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_47_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_48_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_48_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_48_ECC,
		XPAR_AXI_BRAM_CTRL_48_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_48_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_48_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_48_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_48_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_48_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_48_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_48_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_48_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_48_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_48_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_48_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_49_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_49_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_49_ECC,
		XPAR_AXI_BRAM_CTRL_49_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_49_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_49_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_49_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_49_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_49_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_49_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_49_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_49_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_49_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_49_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_49_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_5_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_5_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_5_ECC,
		XPAR_AXI_BRAM_CTRL_5_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_5_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_5_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_5_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_5_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_5_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_5_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_5_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_6_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_6_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_6_ECC,
		XPAR_AXI_BRAM_CTRL_6_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_6_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_6_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_6_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_6_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_6_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_6_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_6_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_7_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_7_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_7_ECC,
		XPAR_AXI_BRAM_CTRL_7_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_7_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_7_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_7_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_7_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_7_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_7_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_7_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_8_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_8_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_8_ECC,
		XPAR_AXI_BRAM_CTRL_8_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_8_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_8_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_8_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_8_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_8_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_8_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_8_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_9_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_9_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_9_ECC,
		XPAR_AXI_BRAM_CTRL_9_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_9_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_9_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_9_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_9_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_9_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_9_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_9_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_RESULTS_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_RESULTS_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_RESULTS_ECC,
		XPAR_AXI_BRAM_CTRL_RESULTS_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_RESULTS_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_RESULTS_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_RESULTS_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_RESULTS_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_RESULTS_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_RESULTS_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_RESULTS_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_RESULTS_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_RESULTS_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_RESULTS_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_RESULTS_S_AXI_CTRL_HIGHADDR
	}
};


