<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>The ZipCPU by Gisselquist Technology</title>
  <meta name="description" content="The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/dsp/dsp.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <div class="home">

  <h1 class="page-heading">Digital Signal Processing Posts</h1>

  <ul class="post-list">
    
      <li>
        <span class="post-meta">Nov 21, 2020</span>

        <h2>
          <a class="post-link" href="/dsp/2020/11/21/spectrogram.html">Spectrograms need Window Functions</a>
        </h2>
	<DIV ID=<post-meta"><P>Let's examine the basics of localizing signal energy in time and frequency bins, showing from first principles the need for a window function how overlap choice affects this choice of taper.  We'll then look at how to implement a window function in both C++ and Verilog.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jul 28, 2020</span>

        <h2>
          <a class="post-link" href="/dsp/2020/07/28/down-sampler.html">Building a Downsampling Filter</a>
        </h2>
	<DIV ID=<post-meta"><P>A digital downsampler is a combination of both a digital filter and an every Nth element selector.  It's basic.  Formally verifying it, perhaps not quite so basic.</P></DIV></li>
      
      <li>
        <span class="post-meta">Apr 20, 2020</span>

        <h2>
          <a class="post-link" href="/dsp/2020/04/20/axil2axis.html">Debugging AXI Streams</a>
        </h2>
	<DIV ID=<post-meta"><P>Debugging a broken AXI stream is a common problem appearing over and over again on various forums.  In-Circuit Logic Analyzers don't do the problem justice, and often instead hide critical details of the stream protocol.  In this article, we'll look at how to build a key piece of scaffolding you might use to debug an AXI stream processor.</P></DIV></li>
      
      <li>
        <span class="post-meta">Mar 17, 2020</span>

        <h2>
          <a class="post-link" href="/dsp/2020/03/17/cheap-spectra.html">Cheap Spectral Estimation</a>
        </h2>
	<DIV ID=<post-meta"><P>Placing an FFT inside an FPGA just to debug what may be going right or wrong with your DSP algorithm can be a costly addition.  Let's look instead at an AutoCorrelation based alternative which can get us to roughly the same result, while moving the difficult math out of the real-time flow and into a nearby processor.</P></DIV></li>
      
      <li>
        <span class="post-meta">Mar 12, 2020</span>

        <h2>
          <a class="post-link" href="/dsp/2020/03/12/quadpll.html">Adjusting our logic PLL to handle I&Q</a>
        </h2>
	<DIV ID=<post-meta"><P>By making some simple changes to the phase estimator of our logic PLL, it can be made to run in a quadrature I+Q context</P></DIV></li>
      
      <li>
        <span class="post-meta">Feb 7, 2020</span>

        <h2>
          <a class="post-link" href="/dsp/2020/02/07/bad-histogram.html">A Histogram Gone Bad</a>
        </h2>
	<DIV ID=<post-meta"><P>I took my working histogram component, and placed it into a full design.  It didn't work.  Let's take a look at what happened.</P></DIV></li>
      
      <li>
        <span class="post-meta">Dec 21, 2019</span>

        <h2>
          <a class="post-link" href="/dsp/2019/12/21/histogram.html">Using a Histogram to Debug A/D Data Streams</a>
        </h2>
	<DIV ID=<post-meta"><P>Histograms are an important part of debugging a data channel.  Let's take a look at some pictures, and then discuss how to go about implementing one</P></DIV></li>
      
      <li>
        <span class="post-meta">Oct 2, 2018</span>

        <h2>
          <a class="post-link" href="/dsp/2018/10/02/fft.html">An Open Source Pipelined FFT Generator</a>
        </h2>
	<DIV ID=<post-meta"><P>Not having an open source FFT implementation can make simulating DSP algorithms with an open source simulator such as Verilator nearly impossible.  Now there's a highly configurable open source alternative.  Better yet, this alternative has been formally verified.  We'll discuss that FFT, and how the formal verification was accomplished, here.</P></DIV></li>
      
      <li>
        <span class="post-meta">May 17, 2018</span>

        <h2>
          <a class="post-link" href="/dsp/2018/05/17/slowsymf.html">A Slow but Symmetric FIR Filter Implementation</a>
        </h2>
	<DIV ID=<post-meta"><P>The cost of an FIR filter is usually measured by the number of multiplies required to calculate an output.  If you want to implement a better filter, you only need to be able to afford more multiplies.  However, if the filter is symmetric, and most FIR filters are, then a little cleverness will allow you to implement the same filter with half as many multiplies.</P></DIV></li>
      
      <li>
        <span class="post-meta">Mar 30, 2018</span>

        <h2>
          <a class="post-link" href="/dsp/2018/03/30/quadratic.html">Quadratic fits are entirely inappropriate for DSP</a>
        </h2>
	<DIV ID=<post-meta"><P>If you ever need to estimate a signal's value between samples points, don't use a quadratic fit.  There are much better techniques out there which don't suffer from the discontinuities and high frequency distortions associated with a simple quadratic fit.  Want to see an example?</P></DIV></li>
      
      <li>
        <span class="post-meta">Jan 16, 2018</span>

        <h2>
          <a class="post-link" href="/dsp/2018/01/16/interpolation-is-convolution.html">Interpolation is just a special type of convolution</a>
        </h2>
	<DIV ID=<post-meta"><P>One of the more profound DSP lessons I ever learned was that most practical interpolators can be understood as convolutions.  This is important because it means that interpolation function have frequency responses, and that their performance can be understood by examining this response.</P></DIV></li>
      
      <li>
        <span class="post-meta">Dec 30, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/12/30/slowfil.html">A better filter implementation for slower signals</a>
        </h2>
	<DIV ID=<post-meta"><P>All of the filter implementations we've presented so far are high speed implementations--appropriate for signals at or close to the system clock rate.  These implementations, however, end up being very resource expensive when all you want to do is to filter a much slower signal--such as an audio signal.  This post, therefore, presents an alternative that is more resource efficient for audio signals.</P></DIV></li>
      
      <li>
        <span class="post-meta">Dec 14, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/12/14/logic-pll.html">Building a Simple Logic PLL</a>
        </h2>
	<DIV ID=<post-meta"><P>Phase-Locked Loops are components designed to lock an oscillator to the phase and frequency of an incoming oscillator.  In this article, we'll present a very basic PLL algorithm that can, at high speed and within an FPGA, lock onto the phase of an incoming logic signal.</P></DIV></li>
      
      <li>
        <span class="post-meta">Dec 9, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/12/09/nco.html">Building a Numerically Controlled Oscillator</a>
        </h2>
	<DIV ID=<post-meta"><P>A Numerically Controlled Oscillator (NCO) plus a Digital to Analog (D/A) converter creates a Direct Digital Synthesizer (DDS)--something that can create a tone of any user-controlled frequency.  Let's skip the D/A today, and discuss how to drive a sine wave generator to create that known frequency.</P></DIV></li>
      
      <li>
        <span class="post-meta">Dec 6, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/12/06/fastfir-tb.html">Testing the fast, generic FIR filter</a>
        </h2>
	<DIV ID=<post-meta"><P>The last filter we presented was a high speed, generic, reconfigurable, FIR filter that can be used for many purposes.  Since then, we've been working our way towards a framework for testing that filter.  Today, let's build that test bench from the framework we've developed and see how well our filter actually works.</P></DIV></li>
      
      <li>
        <span class="post-meta">Nov 22, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/11/22/fltr-response.html">Measuring the frequency response of a filter under test</a>
        </h2>
	<DIV ID=<post-meta"><P>Our generic filtering harness development stopped short of measuring the frequency response of a test filter.  Here, we pick back up the discussion and work through how you might measure the frequency response of a filter under test using Verilator.</P></DIV></li>
      
      <li>
        <span class="post-meta">Nov 13, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/11/13/lfsr-multi.html">Generating more than one bit at a time with an LFSR</a>
        </h2>
	<DIV ID=<post-meta"><P>The typical LFSR development ends with logic that can create one bit per clock.  What happens when you need many bits per clock, not just one?  So let's continue our discussion of LFSRs and investigate how to calculate many LFSR bits per clock.</P></DIV></li>
      
      <li>
        <span class="post-meta">Nov 11, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/11/11/lfsr-example.html">An example LFSR</a>
        </h2>
	<DIV ID=<post-meta"><P>To many people, LFSRs magically produce random numbers.  They are a confusing unknown.  So let's look at an example 5-bit LFSR, and see what happens when we step through its logic.</P></DIV></li>
      
      <li>
        <span class="post-meta">Nov 10, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/11/10/delayw.html">A Configurable Signal Delay Element</a>
        </h2>
	<DIV ID=<post-meta"><P>Many DSP applications have a need to delay a signal against itself by some period of time.  Such delays are fundamental.  They are also fairly easy to build.</P></DIV></li>
      
      <li>
        <span class="post-meta">Nov 4, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/11/04/genfil-tb.html">The Interface to a Generic Filtering Testbench</a>
        </h2>
	<DIV ID=<post-meta"><P>As we work our way through discussing digital filtering, and presenting multiple digital filters, we're going to need to test these filters.  This article outlines, from the bottom up, a test harness that can be used to aid testing whether or not a digital filter produces the response one would desire.</P></DIV></li>
      
      <li>
        <span class="post-meta">Oct 27, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/10/27/lfsr.html">Generating Pseudo-Random Numbers on an FPGA</a>
        </h2>
	<DIV ID=<post-meta"><P>At some point or other, when working with FPGAs, you will need a pseudorandom number sequence.  Linear Feedback Shift Registers are commonly used for this purpose.  Here, we discuss such registers and how to create them within Verilog.</P></DIV></li>
      
      <li>
        <span class="post-meta">Oct 16, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/10/16/boxcar.html">Implementing the Moving Average (Boxcar) filter</a>
        </h2>
	<DIV ID=<post-meta"><P>A fully generic filter can be difficult to implement within an FPGA, since FPGAs can only support a limited number of multiplies.  One way of simplifying the problem is to use a moving average filter.  Let's examine how to build one of these filters.</P></DIV></li>
      
      <li>
        <span class="post-meta">Oct 2, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/10/02/cordic-tb.html">A CORDIC testbench</a>
        </h2>
	<DIV ID=<post-meta"><P>Building a test bench for a CORDIC with an arbitrary number of bits, both input, output, and phase bits, is not a trivial task.  However, without knowing how good a component should be, it's hard to know whether or not the component works to its specification.</P></DIV></li>
      
      <li>
        <span class="post-meta">Sep 29, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/09/29/cheaper-fast-fir.html">A Cheaper Fast FIR Filter</a>
        </h2>
	<DIV ID=<post-meta"><P>After I last posted on how to build a generic FIR filter, a friend showed me a cheaper implementation.  This post presents and examines that cheaper implementation.</P></DIV></li>
      
      <li>
        <span class="post-meta">Sep 27, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/09/27/quantization.html">Understanding the effects of Quantization</a>
        </h2>
	<DIV ID=<post-meta"><P>If you are building DSP algorithms within FPGAs or other digital logic, it's important to know how your logic will handle finite bit arithmetic.  This post just goes over some of the basic effects of quantization: what it is, and some simple means of modeling it to determine how it will affect your algorithm.</P></DIV></li>
      
      <li>
        <span class="post-meta">Sep 16, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/09/16/pwm-demo.html">Demonstrating the improved PWM waveform</a>
        </h2>
	<DIV ID=<post-meta"><P>Having posted on an improved form of Pulse Width Modulation, I've been asked to provide a demonstration of this capability illustrating that this technique actually works.  So today we'll discuss the technique again and present performance measures showing how well this method of signal generation outshines its traditional PWM counterpart.  Sample code is provided, so you can test it for yourself.</P></DIV></li>
      
      <li>
        <span class="post-meta">Sep 15, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/09/15/fastfir.html">Building a high speed Finite Impulse Response (FIR) Digital Filter</a>
        </h2>
	<DIV ID=<post-meta"><P>Digital Filtering is one of the most fundamental DSP operations.  Further, because of their speed, FPGAs can filter things that nothing else can.  This post will develop a simple, extensable, generic high speed re-programmable digital filter.</P></DIV></li>
      
      <li>
        <span class="post-meta">Sep 4, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/09/04/pwm-reinvention.html">Reinventing PWM</a>
        </h2>
	<DIV ID=<post-meta"><P>A PWM output can often be used as a poor man's low-frequency digital to analog converter.  Such outputs are so easy to create, that they often make sample problems for beginners.  Here, we'll not only show an example of the beginners solution, but we'll also create a simple no-cost improvement that can be applied for audio signals.</P></DIV></li>
      
      <li>
        <span class="post-meta">Sep 1, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/09/01/topolar.html">CORDIC part two: rectangular to polar conversion</a>
        </h2>
	<DIV ID=<post-meta"><P>The CORDIC algorithm we discussed can be used in more than one fashion.  We've now discussed how to use it to calculate sine and cosine functions.  Today, let turn the algorithm around and use the same method to generate polar coordinates from rectangular inputs--essentially the reverss of the last operation.</P></DIV></li>
      
      <li>
        <span class="post-meta">Aug 30, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/08/30/cordic.html">Using a CORDIC to calculate sines and cosines in an FPGA</a>
        </h2>
	<DIV ID=<post-meta"><P>Having presented several simple means of calculating a sinewaves within an FPGA, we turn to a more powerful method today: the Coordinate Rotation Digital Computer, or CORDIC.  Although this method has a higher latency than the two table based lookup methods, it also has the capability for much greater precision than either table method can provide.</P></DIV></li>
      
      <li>
        <span class="post-meta">Aug 26, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/08/26/quarterwave.html">Building a quarter sine-wave lookup table</a>
        </h2>
	<DIV ID=<post-meta"><P>Since we've already discussed how to build a simple sine wave lookup table, as well as several general strategies for controlling pipeline logic, let's take a look at creating a sine wave from a quarter wave table.  We'll also use this as an opportunity to discuss how to create pipelined logic in general.</P></DIV></li>
      
      <li>
        <span class="post-meta">Aug 19, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/08/19/simple-filter.html">Two of the Simplest Digital filters</a>
        </h2>
	<DIV ID=<post-meta"><P>The simplest digital FIR filter out there is a simple adjacent sample averager.  Here we present not only that filter, but also discuss how any Digital filter may be tested and proven.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jul 29, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/29/series-linear-interpolation.html">Linear Interpolation</a>
        </h2>
	<DIV ID=<post-meta"><P>An Overview of the Linear Interpolation Series</P></DIV></li>
      
      <li>
        <span class="post-meta">Jul 24, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/24/dsp-debugging.html">How to Debug a DSP algorithm</a>
        </h2>
	<DIV ID=<post-meta"><P>DSP algorithms are not like other algorithms when it comes to debugging.  printf() and gtkwave just don't work as well.  Let's look into an alternative.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jul 22, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/22/rounding.html">Rounding Numbers without Adding a Bias</a>
        </h2>
	<DIV ID=<post-meta"><P>If every operation adds to the number of bits required to represent the result, how do you get rid of bits?  It's not nearly as simple as it sounds, since most of the methods for getting rid of bits bias the result one way or another.  Here we'll examine a couple rounding methods, and discuss their problems, and also describe a solution.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jul 21, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/21/bit-growth.html">Bit growth in FPGA arithmetic</a>
        </h2>
	<DIV ID=<post-meta"><P>Integer arithmetic from a small domain, creates larger and larger numbers.  Here, we'll quantify that effect.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jul 19, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/19/linear-upsampling.html">A Basic Upsampling Linear Interpolator</a>
        </h2>
	<DIV ID=<post-meta"><P>This blog article is the second in a series on rate conversion within DSP's.  Specifically, we'll look at how to upsample an incoming signal from whatever rate it was given to you at, on up to any rate at or less than your FPGA's clock rate.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jul 11, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/11/simplest-sinewave-generator.html">The simplest sine wave generator within an FPGA</a>
        </h2>
	<DIV ID=<post-meta"><P>If you find yourself needing a sine wave within an FPGA, here's the simplest method(s) I know of creating one.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jun 15, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/06/15/no-pi-for-you.html">No PI for you</a>
        </h2>
	<DIV ID=<post-meta"><P>Neither the units of degrees nor Radians make sense within an FPGA.  This article discusses a better unit for angles within an FPGA.</P></DIV></li>
      
      <li>
        <span class="post-meta">Jun 6, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/06/06/simple-interpolator.html">Nearest Neighbor Interpolation</a>
        </h2>
	<DIV ID=<post-meta"><P>A simple presentation of how to handle resampling via a nearest-neightbor interpolation scheme.</P></DIV></li>
      
  </ul>


</div>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
