/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: 31e8050987ed9102621f39f0fba1cf9c9b14ac73 $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	memregs.h
 * Purpose:	Memory entry declarations, memory and register macros
 * Supports:	bcm53242_a0
 *		bcm53262_a0
 *		bcm53115_a0
 *		bcm53118_a0
 *		bcm53280_a0
 *		bcm53280_b0
 *		bcm53101_a0
 *		bcm53125_a0
 *		bcm53128_a0
 *		bcm53600_a0
 *		bcm89500_a0
 *		bcm53010_a0
 *		bcm5389_a0
 *		bcm53020_a0
 *		bcm5396_a0
 */

#ifndef _SOC_ROBO_MEMREGS_H
#define _SOC_ROBO_MEMREGS_H



#include <soc/robo/mcm/allfields.h>
#include <soc/robo/mcm/allenum.h>
#include <soc/robo/mcm/regacc.h>

/****************************************************************
 *
 * Each structure is an array big enough for the memory structures
 * in all supported chips.
 * These are accessed and manipulated by soc_mem functions
 * in soc/common.c and soc/mem.c
 *
 ****************************************************************/

#define MEM_ENTRY(tname, bytes) \
	typedef struct { \
		uint32 entry_data[BYTES2WORDS(bytes)]; \
	} tname 

MEM_ENTRY(cfp_act_pol_entry_t, 12);
MEM_ENTRY(cfp_data_entry_t, 64);
MEM_ENTRY(cfp_data_mask_entry_t, 128);
MEM_ENTRY(cfp_green_stat_entry_t, 4);
MEM_ENTRY(cfp_mask_entry_t, 64);
MEM_ENTRY(cfp_meter_entry_t, 28);
MEM_ENTRY(cfp_rate_meter_entry_t, 10);
MEM_ENTRY(cfp_red_stat_entry_t, 4);
MEM_ENTRY(cfp_stat_entry_t, 12);
MEM_ENTRY(cfp_stat_ib_entry_t, 4);
MEM_ENTRY(cfp_stat_ob_entry_t, 4);
MEM_ENTRY(cfp_tcam_chain_mask_entry_t, 58);
MEM_ENTRY(cfp_tcam_chain_sc_entry_t, 58);
MEM_ENTRY(cfp_tcam_ipv4_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv4_s0_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv4_s1_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv4_s2_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv4_s0_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv4_s1_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv4_s2_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv4_sc_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_s0_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_s1_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_s2_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_s0_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_s1_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_s2_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_ipv6_sc_entry_t, 29);
MEM_ENTRY(cfp_tcam_mask_entry_t, 58);
MEM_ENTRY(cfp_tcam_nonip_mask_entry_t, 29);
MEM_ENTRY(cfp_tcam_nonip_sc_entry_t, 29);
MEM_ENTRY(cfp_tcam_s0_entry_t, 48);
MEM_ENTRY(cfp_tcam_s1_entry_t, 48);
MEM_ENTRY(cfp_tcam_s2_entry_t, 48);
MEM_ENTRY(cfp_tcam_sc_entry_t, 58);
MEM_ENTRY(cfp_yellow_stat_entry_t, 4);
MEM_ENTRY(dptc2pcp_entry_t, 1);
MEM_ENTRY(dscpecn2tcdp_entry_t, 1);
MEM_ENTRY(egress_vid_remark_entry_t, 4);
MEM_ENTRY(erc_port_entry_t, 56);
MEM_ENTRY(evm_act_entry_t, 5);
MEM_ENTRY(evm_key_data_entry_t, 8);
MEM_ENTRY(evm_key_data_mask_entry_t, 16);
MEM_ENTRY(evm_key_mask_entry_t, 8);
MEM_ENTRY(flow2vlan_entry_t, 4);
MEM_ENTRY(gen_memory_entry_t, 10);
MEM_ENTRY(int_8051_ram_entry_t, 8);
MEM_ENTRY(int_8051_rom_entry_t, 8);
MEM_ENTRY(irc_port_entry_t, 16);
MEM_ENTRY(ivm_act_entry_t, 6);
MEM_ENTRY(ivm_key_data_0_entry_t, 8);
MEM_ENTRY(ivm_key_data_1_entry_t, 8);
MEM_ENTRY(ivm_key_data_2_entry_t, 8);
MEM_ENTRY(ivm_key_data_3_entry_t, 8);
MEM_ENTRY(ivm_key_data_mask_entry_t, 16);
MEM_ENTRY(ivm_key_mask_0_entry_t, 8);
MEM_ENTRY(ivm_key_mask_1_entry_t, 8);
MEM_ENTRY(ivm_key_mask_2_entry_t, 8);
MEM_ENTRY(ivm_key_mask_3_entry_t, 8);
MEM_ENTRY(l2_arl_entry_t, 11);
MEM_ENTRY(l2_arl_sw_entry_t, 11);
MEM_ENTRY(l2_marl_entry_t, 9);
MEM_ENTRY(l2_marl_sw_entry_t, 11);
MEM_ENTRY(mac2vlan_entry_t, 8);
MEM_ENTRY(marl_pbmp_entry_t, 24);
MEM_ENTRY(mcast_vport_map_entry_t, 2);
MEM_ENTRY(mspt_tab_entry_t, 24);
MEM_ENTRY(pcp2dptc_entry_t, 1);
MEM_ENTRY(port_mask_entry_t, 20);
MEM_ENTRY(protocol2vlan_entry_t, 4);
MEM_ENTRY(sa_lrn_cnt_entry_t, 4);
MEM_ENTRY(tcdp2dscpecn_entry_t, 1);
MEM_ENTRY(vlan2vlan_entry_t, 4);
MEM_ENTRY(vlan_1q_entry_t, 24);
MEM_ENTRY(vport_vid_map_entry_t, 26);
#undef MEM_ENTRY

/* Register and memory list declarations */
extern soc_reg_info_t soc_robo_reg_list[];
extern soc_mem_info_t soc_robo_mem_list[];
extern char *soc_robo_reg_name[];
extern char *soc_robo_reg_alias[];
extern char *soc_robo_reg_desc[];
extern char *soc_robo_mem_name[];
extern char *soc_robo_mem_ufname[];
extern char *soc_robo_mem_ufalias[];
extern char *soc_robo_mem_desc[];

#if !defined(SOC_NO_NAMES)
#define SOC_ROBO_REG_NAME(unit, reg)        soc_robo_reg_name[reg]
#else
#define SOC_ROBO_REG_NAME(unit, reg)        ""
#endif

#if !defined(SOC_NO_ALIAS)
#define SOC_ROBO_REG_ALIAS(unit, reg)   soc_robo_reg_alias[reg]
#else
#define SOC_ROBO_REG_ALIAS(unit, reg)   ""
#endif

#if !defined(SOC_NO_DESC)
#define SOC_ROBO_REG_DESC(unit, reg)        soc_robo_reg_desc[reg]
#else
#define SOC_ROBO_REG_DESC(unit, reg)        ""
#endif

#if !defined(SOC_NO_NAMES)
#define SOC_ROBO_MEM_NAME(unit, mem)        soc_robo_mem_name[mem]
#define SOC_ROBO_MEM_UFNAME(unit, mem)  soc_robo_mem_ufname[mem]
#else
#define SOC_ROBO_MEM_NAME(unit, mem)        ""
#define SOC_ROBO_MEM_UFNAME(unit, mem)  ""
#endif

#if !defined(SOC_NO_ALIAS)
#define SOC_ROBO_MEM_UFALIAS(unit, mem) soc_robo_mem_ufalias[mem]
#else
#define SOC_ROBO_MEM_UFALIAS(unit, mem) ""
#endif

#if !defined(SOC_NO_DESC)
#define SOC_ROBO_MEM_DESC(unit, mem)        soc_robo_mem_desc[mem]
#else
#define SOC_ROBO_MEM_DESC(unit, mem)        ""
#endif

/* Chip specific include matter */


/* bcm53242_a0 */

/* bcm53262_a0 */

/* bcm53115_a0 */

/* bcm53118_a0 */

/* bcm53280_a0 */

/* bcm53280_b0 */

/* bcm53101_a0 */

/* bcm53125_a0 */

/* bcm53128_a0 */

/* bcm53600_a0 */

/* bcm89500_a0 */

/* bcm53010_a0 */

/* bcm5389_a0 */

/* bcm53020_a0 */

/* bcm5396_a0 */



/*****************************************************************************
 **
 ** REGISTER READ and WRITE MACROS
 **
 *****************************************************************************/

#define REG_READ_ACTLSTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, ACTLSTSr, port, 0, rvp)
#define REG_WRITE_ACTLSTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, ACTLSTSr, port, 0, rv)

#define REG_READ_ACT_POL_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, ACT_POL_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ACT_POL_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, ACT_POL_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_ACT_POL_DATA0r(unit, rvp) \
	ROBO_REG_READ(unit, ACT_POL_DATA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ACT_POL_DATA0r(unit, rv) \
	ROBO_REG_WRITE(unit, ACT_POL_DATA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ACT_POL_DATA1r(unit, rvp) \
	ROBO_REG_READ(unit, ACT_POL_DATA1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ACT_POL_DATA1r(unit, rv) \
	ROBO_REG_WRITE(unit, ACT_POL_DATA1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ACT_POL_DATA2r(unit, rvp) \
	ROBO_REG_READ(unit, ACT_POL_DATA2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ACT_POL_DATA2r(unit, rv) \
	ROBO_REG_WRITE(unit, ACT_POL_DATA2r, REG_PORT_ANY, 0, rv)

#define REG_READ_AEGSTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, AEGSTSr, port, 0, rvp)
#define REG_WRITE_AEGSTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AEGSTSr, port, 0, rv)

#define REG_READ_AGEOUT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, AGEOUT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AGEOUT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, AGEOUT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_AMODE2r(unit, port, rvp) \
	ROBO_REG_READ(unit, AMODE2r, port, 0, rvp)
#define REG_WRITE_AMODE2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, AMODE2r, port, 0, rv)

#define REG_READ_AMPHYr(unit, port, rvp) \
	ROBO_REG_READ(unit, AMPHYr, port, 0, rvp)
#define REG_WRITE_AMPHYr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AMPHYr, port, 0, rv)

#define REG_READ_ANADVr(unit, port, rvp) \
	ROBO_REG_READ(unit, ANADVr, port, 0, rvp)
#define REG_WRITE_ANADVr(unit, port, rv) \
	ROBO_REG_WRITE(unit, ANADVr, port, 0, rv)

#define REG_READ_ANADV_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, ANADV_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ANADV_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, ANADV_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_ANEXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, ANEXPr, port, 0, rvp)
#define REG_WRITE_ANEXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, ANEXPr, port, 0, rv)

#define REG_READ_ANEXP_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, ANEXP_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ANEXP_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, ANEXP_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_ANLPAr(unit, port, rvp) \
	ROBO_REG_READ(unit, ANLPAr, port, 0, rvp)
#define REG_WRITE_ANLPAr(unit, port, rv) \
	ROBO_REG_WRITE(unit, ANLPAr, port, 0, rv)

#define REG_READ_ANLPARr(unit, port, rvp) \
	ROBO_REG_READ(unit, ANLPARr, port, 0, rvp)
#define REG_WRITE_ANLPARr(unit, port, rv) \
	ROBO_REG_WRITE(unit, ANLPARr, port, 0, rv)

#define REG_READ_ANLPA_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, ANLPA_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ANLPA_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, ANLPA_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_ANNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, ANNXPr, port, 0, rvp)
#define REG_WRITE_ANNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, ANNXPr, port, 0, rv)

#define REG_READ_ANNXP_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, ANNXP_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ANNXP_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, ANNXP_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLACCS_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLACCS_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLACCS_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLACCS_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLACCS_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLACCS_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLACCS_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLACCS_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_ENTRY_0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_ENTRY_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_ENTRY_0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_ENTRY_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_ENTRY_1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_ENTRY_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_ENTRY_1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_ENTRY_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_FWD_ENTRY0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_FWD_ENTRY0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_FWD_ENTRY0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_FWD_ENTRY0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_FWD_ENTRY1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_FWD_ENTRY1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_FWD_ENTRY1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_FWD_ENTRY1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_FWD_ENTRY2r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_FWD_ENTRY2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_FWD_ENTRY2r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_FWD_ENTRY2r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_FWD_ENTRY3r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_FWD_ENTRY3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_FWD_ENTRY3r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_FWD_ENTRY3r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_MACr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_MACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_MACr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_MACr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_MACVID_ENTRY0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_MACVID_ENTRY0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_MACVID_ENTRY0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_MACVID_ENTRY0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_MACVID_ENTRY1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_MACVID_ENTRY1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_MACVID_ENTRY1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_MACVID_ENTRY1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_MACVID_ENTRY2r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_MACVID_ENTRY2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_MACVID_ENTRY2r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_MACVID_ENTRY2r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_MACVID_ENTRY3r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_MACVID_ENTRY3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_MACVID_ENTRY3r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_MACVID_ENTRY3r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_RWCTLr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_RWCTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_RWCTLr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_RWCTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_ADRr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_ADRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_ADRr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_ADRr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLTr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLTr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLTr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_0_MACVIDr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_0_MACVIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_0_MACVIDr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_0_MACVIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_1_MACVIDr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_1_MACVIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_1_MACVIDr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_1_MACVIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_MACVIDr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_MACVIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_MACVIDr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_MACVIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_MACVID_0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_MACVID_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_MACVID_0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_MACVID_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_MACVID_1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_MACVID_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_MACVID_1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_MACVID_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_SRCH_RSLT_VIDr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_SRCH_RSLT_VIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_SRCH_RSLT_VIDr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_SRCH_RSLT_VIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_VIDr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_VIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_VIDr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_VIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_VID_ENTRY_0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_VID_ENTRY_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_VID_ENTRY_0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_VID_ENTRY_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_VID_ENTRY_1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_VID_ENTRY_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_VID_ENTRY_1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_VID_ENTRY_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_VTBL_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_VTBL_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_VTBL_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_VTBL_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_VTBL_ENTRYr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_VTBL_ENTRYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_VTBL_ENTRYr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_VTBL_ENTRYr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLA_VTBL_RWCTRLr(unit, rvp) \
	ROBO_REG_READ(unit, ARLA_VTBL_RWCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLA_VTBL_RWCTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, ARLA_VTBL_RWCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLCTL_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, ARLCTL_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLCTL_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLCTL_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARLCTL_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, ARLCTL_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARLCTL_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, ARLCTL_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_ARL_BIN_FULL_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, ARL_BIN_FULL_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARL_BIN_FULL_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, ARL_BIN_FULL_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_ARL_BIN_FULL_FWDr(unit, rvp) \
	ROBO_REG_READ(unit, ARL_BIN_FULL_FWDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ARL_BIN_FULL_FWDr(unit, rv) \
	ROBO_REG_WRITE(unit, ARL_BIN_FULL_FWDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ASTSSUMr(unit, port, rvp) \
	ROBO_REG_READ(unit, ASTSSUMr, port, 0, rvp)
#define REG_WRITE_ASTSSUMr(unit, port, rv) \
	ROBO_REG_WRITE(unit, ASTSSUMr, port, 0, rv)

#define REG_READ_AUTH_8021X_CTL1r(unit, rvp) \
	ROBO_REG_READ(unit, AUTH_8021X_CTL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AUTH_8021X_CTL1r(unit, rv) \
	ROBO_REG_WRITE(unit, AUTH_8021X_CTL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_AUTH_8021X_CTL2r(unit, rvp) \
	ROBO_REG_READ(unit, AUTH_8021X_CTL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AUTH_8021X_CTL2r(unit, rv) \
	ROBO_REG_WRITE(unit, AUTH_8021X_CTL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_AUX_CONTROL_STATUSr(unit, port, rvp) \
	ROBO_REG_READ(unit, AUX_CONTROL_STATUSr, port, 0, rvp)
#define REG_WRITE_AUX_CONTROL_STATUSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AUX_CONTROL_STATUSr, port, 0, rv)

#define REG_READ_AUX_CONTROL_STATUS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, AUX_CONTROL_STATUS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AUX_CONTROL_STATUS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, AUX_CONTROL_STATUS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_AUX_MODEr(unit, port, rvp) \
	ROBO_REG_READ(unit, AUX_MODEr, port, 0, rvp)
#define REG_WRITE_AUX_MODEr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AUX_MODEr, port, 0, rv)

#define REG_READ_AUX_MODE2r(unit, port, rvp) \
	ROBO_REG_READ(unit, AUX_MODE2r, port, 0, rvp)
#define REG_WRITE_AUX_MODE2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, AUX_MODE2r, port, 0, rv)

#define REG_READ_AUX_MODE2_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, AUX_MODE2_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AUX_MODE2_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, AUX_MODE2_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_AUX_MODE_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, AUX_MODE_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AUX_MODE_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, AUX_MODE_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_AUX_MULTI_PHYr(unit, port, rvp) \
	ROBO_REG_READ(unit, AUX_MULTI_PHYr, port, 0, rvp)
#define REG_WRITE_AUX_MULTI_PHYr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AUX_MULTI_PHYr, port, 0, rv)

#define REG_READ_AUX_MULTI_PHY_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, AUX_MULTI_PHY_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AUX_MULTI_PHY_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, AUX_MULTI_PHY_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_AUX_STATUS_SUMMARYr(unit, port, rvp) \
	ROBO_REG_READ(unit, AUX_STATUS_SUMMARYr, port, 0, rvp)
#define REG_WRITE_AUX_STATUS_SUMMARYr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AUX_STATUS_SUMMARYr, port, 0, rv)

#define REG_READ_AUX_STATUS_SUMMARY_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, AUX_STATUS_SUMMARY_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AUX_STATUS_SUMMARY_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, AUX_STATUS_SUMMARY_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_AV_EN_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_AV_EN_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_AV_EN_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_AV_EN_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_C4_BW_CNTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, AVB_C4_BW_CNTLr, port, 0, rvp)
#define REG_WRITE_AVB_C4_BW_CNTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AVB_C4_BW_CNTLr, port, 0, rv)

#define REG_READ_AVB_C5_BW_CNTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, AVB_C5_BW_CNTLr, port, 0, rvp)
#define REG_WRITE_AVB_C5_BW_CNTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AVB_C5_BW_CNTLr, port, 0, rv)

#define REG_READ_AVB_EGRESS_TM_STAMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, AVB_EGRESS_TM_STAMPr, port, 0, rvp)
#define REG_WRITE_AVB_EGRESS_TM_STAMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, AVB_EGRESS_TM_STAMPr, port, 0, rv)

#define REG_READ_AVB_EGRESS_TS_PORTMAPr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_EGRESS_TS_PORTMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_EGRESS_TS_PORTMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_EGRESS_TS_PORTMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_EGRESS_TS_TM_STAMPr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_EGRESS_TS_TM_STAMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_EGRESS_TS_TM_STAMPr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_EGRESS_TS_TM_STAMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_LNK_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_LNK_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_LNK_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_LNK_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_MAX_AV_PKT_SZr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_MAX_AV_PKT_SZr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_MAX_AV_PKT_SZr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_MAX_AV_PKT_SZr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, AVB_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, AVB_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_SLOT_ADJr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_SLOT_ADJr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_SLOT_ADJr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_SLOT_ADJr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_SLOT_TICK_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_SLOT_TICK_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_SLOT_TICK_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_SLOT_TICK_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_TIME_STAMP_ENr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_TIME_STAMP_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_TIME_STAMP_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_TIME_STAMP_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_TM_ADJr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_TM_ADJr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_TM_ADJr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_TM_ADJr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVB_TM_BASEr(unit, rvp) \
	ROBO_REG_READ(unit, AVB_TM_BASEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVB_TM_BASEr(unit, rv) \
	ROBO_REG_WRITE(unit, AVB_TM_BASEr, REG_PORT_ANY, 0, rv)

#define REG_READ_B100X_AUX_CONTROLr(unit, port, rvp) \
	ROBO_REG_READ(unit, B100X_AUX_CONTROLr, port, 0, rvp)
#define REG_WRITE_B100X_AUX_CONTROLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, B100X_AUX_CONTROLr, port, 0, rv)

#define REG_READ_B100X_AUX_CONTROL_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, B100X_AUX_CONTROL_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_B100X_AUX_CONTROL_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, B100X_AUX_CONTROL_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_B100X_AUX_STATUSr(unit, port, rvp) \
	ROBO_REG_READ(unit, B100X_AUX_STATUSr, port, 0, rvp)
#define REG_WRITE_B100X_AUX_STATUSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, B100X_AUX_STATUSr, port, 0, rv)

#define REG_READ_B100X_AUX_STATUS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, B100X_AUX_STATUS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_B100X_AUX_STATUS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, B100X_AUX_STATUS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_B100X_DISCONNECT_COUNTERr(unit, port, rvp) \
	ROBO_REG_READ(unit, B100X_DISCONNECT_COUNTERr, port, 0, rvp)
#define REG_WRITE_B100X_DISCONNECT_COUNTERr(unit, port, rv) \
	ROBO_REG_WRITE(unit, B100X_DISCONNECT_COUNTERr, port, 0, rv)

#define REG_READ_B100X_DISCONNECT_COUNTER_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, B100X_DISCONNECT_COUNTER_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_B100X_DISCONNECT_COUNTER_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, B100X_DISCONNECT_COUNTER_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_B100X_FALSE_CARRIER_SENSE_COUNTERr(unit, port, rvp) \
	ROBO_REG_READ(unit, B100X_FALSE_CARRIER_SENSE_COUNTERr, port, 0, rvp)
#define REG_WRITE_B100X_FALSE_CARRIER_SENSE_COUNTERr(unit, port, rv) \
	ROBO_REG_WRITE(unit, B100X_FALSE_CARRIER_SENSE_COUNTERr, port, 0, rv)

#define REG_READ_B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_B100X_RX_ERROR_COUNTERr(unit, port, rvp) \
	ROBO_REG_READ(unit, B100X_RX_ERROR_COUNTERr, port, 0, rvp)
#define REG_WRITE_B100X_RX_ERROR_COUNTERr(unit, port, rv) \
	ROBO_REG_WRITE(unit, B100X_RX_ERROR_COUNTERr, port, 0, rv)

#define REG_READ_B100X_RX_ERROR_COUNTER_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, B100X_RX_ERROR_COUNTER_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_B100X_RX_ERROR_COUNTER_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, B100X_RX_ERROR_COUNTER_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_B10T_AUX_STATUSr(unit, port, rvp) \
	ROBO_REG_READ(unit, B10T_AUX_STATUSr, port, 0, rvp)
#define REG_WRITE_B10T_AUX_STATUSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, B10T_AUX_STATUSr, port, 0, rv)

#define REG_READ_B10T_AUX_STATUS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, B10T_AUX_STATUS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_B10T_AUX_STATUS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, B10T_AUX_STATUS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_BCAST_FWD_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, BCAST_FWD_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BCAST_FWD_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, BCAST_FWD_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_BCM8021Q_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, BCM8021Q_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BCM8021Q_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, BCM8021Q_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_BCM8021Q_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, BCM8021Q_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BCM8021Q_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, BCM8021Q_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_BC_SUPPRESS_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, BC_SUPPRESS_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BC_SUPPRESS_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, BC_SUPPRESS_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_BC_SUPPRESS_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, BC_SUPPRESS_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BC_SUPPRESS_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, BC_SUPPRESS_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_BC_SUP_PKTDROP_CNT_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, BC_SUP_PKTDROP_CNT_IMPr, port, 0, rvp)
#define REG_WRITE_BC_SUP_PKTDROP_CNT_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_PKTDROP_CNT_IMPr, port, 0, rv)

#define REG_READ_BC_SUP_PKTDROP_CNT_Pr(unit, port, rvp) \
	ROBO_REG_READ(unit, BC_SUP_PKTDROP_CNT_Pr, port, 0, rvp)
#define REG_WRITE_BC_SUP_PKTDROP_CNT_Pr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_PKTDROP_CNT_Pr, port, 0, rv)

#define REG_READ_BC_SUP_PKTDROP_CNT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, BC_SUP_PKTDROP_CNT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BC_SUP_PKTDROP_CNT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_PKTDROP_CNT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_BC_SUP_RATECTRL_1_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, BC_SUP_RATECTRL_1_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BC_SUP_RATECTRL_1_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_RATECTRL_1_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_BC_SUP_RATECTRL_1_Pr(unit, port, rvp) \
	ROBO_REG_READ(unit, BC_SUP_RATECTRL_1_Pr, port, 0, rvp)
#define REG_WRITE_BC_SUP_RATECTRL_1_Pr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_RATECTRL_1_Pr, port, 0, rv)

#define REG_READ_BC_SUP_RATECTRL_1_P7r(unit, rvp) \
	ROBO_REG_READ(unit, BC_SUP_RATECTRL_1_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BC_SUP_RATECTRL_1_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_RATECTRL_1_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_BC_SUP_RATECTRL_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, BC_SUP_RATECTRL_IMPr, port, 0, rvp)
#define REG_WRITE_BC_SUP_RATECTRL_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_RATECTRL_IMPr, port, 0, rv)

#define REG_READ_BC_SUP_RATECTRL_Pr(unit, port, rvp) \
	ROBO_REG_READ(unit, BC_SUP_RATECTRL_Pr, port, 0, rvp)
#define REG_WRITE_BC_SUP_RATECTRL_Pr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_RATECTRL_Pr, port, 0, rv)

#define REG_READ_BC_SUP_RATECTRL_P7r(unit, rvp) \
	ROBO_REG_READ(unit, BC_SUP_RATECTRL_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BC_SUP_RATECTRL_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, BC_SUP_RATECTRL_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_BG_SELr(unit, rvp) \
	ROBO_REG_READ(unit, BG_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BG_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, BG_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_BIST_STSr(unit, rvp) \
	ROBO_REG_READ(unit, BIST_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BIST_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, BIST_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_BIST_STS0r(unit, rvp) \
	ROBO_REG_READ(unit, BIST_STS0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BIST_STS0r(unit, rv) \
	ROBO_REG_WRITE(unit, BIST_STS0r, REG_PORT_ANY, 0, rv)

#define REG_READ_BIST_STS1r(unit, rvp) \
	ROBO_REG_READ(unit, BIST_STS1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BIST_STS1r(unit, rv) \
	ROBO_REG_WRITE(unit, BIST_STS1r, REG_PORT_ANY, 0, rv)

#define REG_READ_BONDING_PADr(unit, rvp) \
	ROBO_REG_READ(unit, BONDING_PADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BONDING_PADr(unit, rv) \
	ROBO_REG_WRITE(unit, BONDING_PADr, REG_PORT_ANY, 0, rv)

#define REG_READ_BONDING_PAD_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, BONDING_PAD_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BONDING_PAD_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, BONDING_PAD_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_BPDU_MCADDRr(unit, rvp) \
	ROBO_REG_READ(unit, BPDU_MCADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPDU_MCADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, BPDU_MCADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, BPM_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_PDA_OVR_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, BPM_PDA_OVR_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_PDA_OVR_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_PDA_OVR_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_PSM_OVR_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, BPM_PSM_OVR_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_PSM_OVR_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_PSM_OVR_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_PSM_THD_CFGr(unit, rvp) \
	ROBO_REG_READ(unit, BPM_PSM_THD_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_PSM_THD_CFGr(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_PSM_THD_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_PSM_TIME_CFGr(unit, rvp) \
	ROBO_REG_READ(unit, BPM_PSM_TIME_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_PSM_TIME_CFGr(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_PSM_TIME_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, BPM_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, BPM_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_BPM_STSr(unit, rvp) \
	ROBO_REG_READ(unit, BPM_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BPM_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, BPM_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_BRCMTSTr(unit, port, rvp) \
	ROBO_REG_READ(unit, BRCMTSTr, port, 0, rvp)
#define REG_WRITE_BRCMTSTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BRCMTSTr, port, 0, rv)

#define REG_READ_BRCM_HDR_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, BRCM_HDR_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BRCM_HDR_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, BRCM_HDR_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_BRCM_HDR_CTRL2r(unit, rvp) \
	ROBO_REG_READ(unit, BRCM_HDR_CTRL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BRCM_HDR_CTRL2r(unit, rv) \
	ROBO_REG_WRITE(unit, BRCM_HDR_CTRL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_BROADCOM_TESTr(unit, port, rvp) \
	ROBO_REG_READ(unit, BROADCOM_TESTr, port, 0, rvp)
#define REG_WRITE_BROADCOM_TESTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BROADCOM_TESTr, port, 0, rv)

#define REG_READ_BROADCOM_TEST_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, BROADCOM_TEST_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BROADCOM_TEST_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, BROADCOM_TEST_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_BR_AUX_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_AUX_CTLr, port, 0, rvp)
#define REG_WRITE_BR_AUX_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_AUX_CTLr, port, 0, rv)

#define REG_READ_BR_EXP_ACCESSr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_EXP_ACCESSr, port, 0, rvp)
#define REG_WRITE_BR_EXP_ACCESSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_EXP_ACCESSr, port, 0, rv)

#define REG_READ_BR_EXP_DATAr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_EXP_DATAr, port, 0, rvp)
#define REG_WRITE_BR_EXP_DATAr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_EXP_DATAr, port, 0, rv)

#define REG_READ_BR_EXT_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_EXT_STSr, port, 0, rvp)
#define REG_WRITE_BR_EXT_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_EXT_STSr, port, 0, rv)

#define REG_READ_BR_FALSE_CARR_CNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_FALSE_CARR_CNTr, port, 0, rvp)
#define REG_WRITE_BR_FALSE_CARR_CNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_FALSE_CARR_CNTr, port, 0, rv)

#define REG_READ_BR_INTERRUPT_MSKr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_INTERRUPT_MSKr, port, 0, rvp)
#define REG_WRITE_BR_INTERRUPT_MSKr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_INTERRUPT_MSKr, port, 0, rv)

#define REG_READ_BR_INTERRUPT_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_INTERRUPT_STSr, port, 0, rvp)
#define REG_WRITE_BR_INTERRUPT_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_INTERRUPT_STSr, port, 0, rv)

#define REG_READ_BR_LDS_ABILITYr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LDS_ABILITYr, port, 0, rvp)
#define REG_WRITE_BR_LDS_ABILITYr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LDS_ABILITYr, port, 0, rv)

#define REG_READ_BR_LDS_ADVERTISED_ABILITYr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LDS_ADVERTISED_ABILITYr, port, 0, rvp)
#define REG_WRITE_BR_LDS_ADVERTISED_ABILITYr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LDS_ADVERTISED_ABILITYr, port, 0, rv)

#define REG_READ_BR_LDS_ADVERTISED_CONTROLr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LDS_ADVERTISED_CONTROLr, port, 0, rvp)
#define REG_WRITE_BR_LDS_ADVERTISED_CONTROLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LDS_ADVERTISED_CONTROLr, port, 0, rv)

#define REG_READ_BR_LDS_EXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LDS_EXPr, port, 0, rvp)
#define REG_WRITE_BR_LDS_EXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LDS_EXPr, port, 0, rv)

#define REG_READ_BR_LDS_LP_ABI_BPr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LDS_LP_ABI_BPr, port, 0, rvp)
#define REG_WRITE_BR_LDS_LP_ABI_BPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LDS_LP_ABI_BPr, port, 0, rv)

#define REG_READ_BR_LDS_LP_ABI_NPr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LDS_LP_ABI_NPr, port, 0, rvp)
#define REG_WRITE_BR_LDS_LP_ABI_NPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LDS_LP_ABI_NPr, port, 0, rv)

#define REG_READ_BR_LDS_LP_NP_MSGr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LDS_LP_NP_MSGr, port, 0, rvp)
#define REG_WRITE_BR_LDS_LP_NP_MSGr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LDS_LP_NP_MSGr, port, 0, rv)

#define REG_READ_BR_LRE_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LRE_CTLr, port, 0, rvp)
#define REG_WRITE_BR_LRE_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LRE_CTLr, port, 0, rv)

#define REG_READ_BR_LRE_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_LRE_STSr, port, 0, rvp)
#define REG_WRITE_BR_LRE_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_LRE_STSr, port, 0, rv)

#define REG_READ_BR_MISC_SHADOWr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_MISC_SHADOWr, port, 0, rvp)
#define REG_WRITE_BR_MISC_SHADOWr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_MISC_SHADOWr, port, 0, rv)

#define REG_READ_BR_PHYIDHr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_PHYIDHr, port, 0, rvp)
#define REG_WRITE_BR_PHYIDHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_PHYIDHr, port, 0, rv)

#define REG_READ_BR_PHYIDLr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_PHYIDLr, port, 0, rvp)
#define REG_WRITE_BR_PHYIDLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_PHYIDLr, port, 0, rv)

#define REG_READ_BR_PHY_EXT_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_PHY_EXT_CTLr, port, 0, rvp)
#define REG_WRITE_BR_PHY_EXT_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_PHY_EXT_CTLr, port, 0, rv)

#define REG_READ_BR_PHY_EXT_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_PHY_EXT_STSr, port, 0, rvp)
#define REG_WRITE_BR_PHY_EXT_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_PHY_EXT_STSr, port, 0, rv)

#define REG_READ_BR_REC_ERR_CNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_REC_ERR_CNTr, port, 0, rvp)
#define REG_WRITE_BR_REC_ERR_CNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_REC_ERR_CNTr, port, 0, rv)

#define REG_READ_BR_REC_NOTOK_CNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_REC_NOTOK_CNTr, port, 0, rvp)
#define REG_WRITE_BR_REC_NOTOK_CNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_REC_NOTOK_CNTr, port, 0, rv)

#define REG_READ_BR_TEST1r(unit, port, rvp) \
	ROBO_REG_READ(unit, BR_TEST1r, port, 0, rvp)
#define REG_WRITE_BR_TEST1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, BR_TEST1r, port, 0, rv)

#define REG_READ_BUFCON_MEMADRr(unit, rvp) \
	ROBO_REG_READ(unit, BUFCON_MEMADRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BUFCON_MEMADRr(unit, rv) \
	ROBO_REG_WRITE(unit, BUFCON_MEMADRr, REG_PORT_ANY, 0, rv)

#define REG_READ_BUFCON_MEMDAT0r(unit, rvp) \
	ROBO_REG_READ(unit, BUFCON_MEMDAT0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BUFCON_MEMDAT0r(unit, rv) \
	ROBO_REG_WRITE(unit, BUFCON_MEMDAT0r, REG_PORT_ANY, 0, rv)

#define REG_READ_BUFCON_MEMDAT1r(unit, rvp) \
	ROBO_REG_READ(unit, BUFCON_MEMDAT1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_BUFCON_MEMDAT1r(unit, rv) \
	ROBO_REG_WRITE(unit, BUFCON_MEMDAT1r, REG_PORT_ANY, 0, rv)

#define REG_READ_C4_WEIGHTr(unit, rvp) \
	ROBO_REG_READ(unit, C4_WEIGHTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_C4_WEIGHTr(unit, rv) \
	ROBO_REG_WRITE(unit, C4_WEIGHTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_ACCr(unit, rvp) \
	ROBO_REG_READ(unit, CFP_ACCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_ACCr(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_ACCr, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_CTL_REGr(unit, rvp) \
	ROBO_REG_READ(unit, CFP_CTL_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_CTL_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_CTL_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_DATAr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_DATAr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_DATAr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_DATAr, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_EN_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, CFP_EN_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_EN_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_EN_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_GLOBAL_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, CFP_GLOBAL_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_GLOBAL_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_GLOBAL_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_MASKr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_MASKr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_MASKr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_MASKr, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_RCr(unit, rvp) \
	ROBO_REG_READ(unit, CFP_RCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_RCr(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_RCr, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, CFP_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, CFP_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_UDF_0_Ar(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_0_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_0_Ar(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_0_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_0_B08r(unit, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_0_B08r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CFP_UDF_0_B08r(unit, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_0_B08r, REG_PORT_ANY, 0, rv)

#define REG_READ_CFP_UDF_0_Cr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_0_Cr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_0_Cr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_0_Cr, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_1_Ar(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_1_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_1_Ar(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_1_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_1_Cr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_1_Cr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_1_Cr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_1_Cr, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_2_Ar(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_2_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_2_Ar(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_2_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_2_Br(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_2_Br, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_2_Br(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_2_Br, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_2_Cr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_2_Cr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_2_Cr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_2_Cr, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_3_Dr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_3_Dr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_3_Dr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_3_Dr, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_Ar(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_Ar(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_Br(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_Br, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_Br(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_Br, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_Cr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_Cr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_Cr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_Cr, REG_PORT_ANY, idx, rv)

#define REG_READ_CFP_UDF_Dr(unit, idx, rvp) \
	ROBO_REG_READ(unit, CFP_UDF_Dr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CFP_UDF_Dr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, CFP_UDF_Dr, REG_PORT_ANY, idx, rv)

#define REG_READ_CHIP_REVIDr(unit, rvp) \
	ROBO_REG_READ(unit, CHIP_REVIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CHIP_REVIDr(unit, rv) \
	ROBO_REG_WRITE(unit, CHIP_REVIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CHIP_RST_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, CHIP_RST_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CHIP_RST_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, CHIP_RST_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CLASS_PCPr(unit, rvp) \
	ROBO_REG_READ(unit, CLASS_PCPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CLASS_PCPr(unit, rv) \
	ROBO_REG_WRITE(unit, CLASS_PCPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CLKSETr(unit, rvp) \
	ROBO_REG_READ(unit, CLKSETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CLKSETr(unit, rv) \
	ROBO_REG_WRITE(unit, CLKSETr, REG_PORT_ANY, 0, rv)

#define REG_READ_CNTR_DBGr(unit, rvp) \
	ROBO_REG_READ(unit, CNTR_DBGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CNTR_DBGr(unit, rv) \
	ROBO_REG_WRITE(unit, CNTR_DBGr, REG_PORT_ANY, 0, rv)

#define REG_READ_COMM_IRC_CONr(unit, rvp) \
	ROBO_REG_READ(unit, COMM_IRC_CONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_COMM_IRC_CONr(unit, rv) \
	ROBO_REG_WRITE(unit, COMM_IRC_CONr, REG_PORT_ANY, 0, rv)

#define REG_READ_COS_VALUE_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, COS_VALUE_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_COS_VALUE_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, COS_VALUE_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU2COS_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, CPU2COS_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU2COS_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU2COS_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_ADDRESSr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_ADDRESSr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_DATA1_SHAREr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_DATA1_SHAREr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_DATA1_SHAREr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_DATA1_SHAREr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_DATA_SHAREr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_DATA_SHAREr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_DATA_SHAREr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_DATA_SHAREr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_DATA_SHARE_1r(unit, rvp) \
	ROBO_REG_READ(unit, CPU_DATA_SHARE_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_DATA_SHARE_1r(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_DATA_SHARE_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_MEM_RD_ENr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_MEM_RD_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_MEM_RD_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_MEM_RD_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_OTP_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_OTP_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_OTP_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_OTP_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_OTP_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_OTP_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_OTP_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_OTP_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_OTP_RD_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_OTP_RD_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_OTP_RD_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_OTP_RD_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_OTP_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_OTP_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_OTP_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_OTP_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_OTP_WR_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_OTP_WR_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_OTP_WR_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_OTP_WR_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_RAM_ROM_SELr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_RAM_ROM_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_RAM_ROM_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_RAM_ROM_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_READ_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_READ_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_READ_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_READ_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CPU_RESOURCE_ARBITERr(unit, rvp) \
	ROBO_REG_READ(unit, CPU_RESOURCE_ARBITERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CPU_RESOURCE_ARBITERr(unit, rv) \
	ROBO_REG_WRITE(unit, CPU_RESOURCE_ARBITERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRC16_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, CRC16_GPr, port, 0, rvp)
#define REG_WRITE_CRC16_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, CRC16_GPr, port, 0, rv)

#define REG_READ_CTLREG_1_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, CTLREG_1_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CTLREG_1_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, CTLREG_1_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CTLREG_1_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, CTLREG_1_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CTLREG_1_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, CTLREG_1_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CTLREG_REG_SPAREr(unit, rvp) \
	ROBO_REG_READ(unit, CTLREG_REG_SPAREr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CTLREG_REG_SPAREr(unit, rv) \
	ROBO_REG_WRITE(unit, CTLREG_REG_SPAREr, REG_PORT_ANY, 0, rv)

#define REG_READ_CTRL_REGr(unit, rvp) \
	ROBO_REG_READ(unit, CTRL_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CTRL_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, CTRL_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_DEBUG_CONGESTIONr(unit, rvp) \
	ROBO_REG_READ(unit, DEBUG_CONGESTIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DEBUG_CONGESTIONr(unit, rv) \
	ROBO_REG_WRITE(unit, DEBUG_CONGESTIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_DEBUG_REGr(unit, rvp) \
	ROBO_REG_READ(unit, DEBUG_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DEBUG_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, DEBUG_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_DEBUG_STSr(unit, rvp) \
	ROBO_REG_READ(unit, DEBUG_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DEBUG_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, DEBUG_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_DEFAULT_1Q_TAGr(unit, port, rvp) \
	ROBO_REG_READ(unit, DEFAULT_1Q_TAGr, port, 0, rvp)
#define REG_WRITE_DEFAULT_1Q_TAGr(unit, port, rv) \
	ROBO_REG_WRITE(unit, DEFAULT_1Q_TAGr, port, 0, rv)

#define REG_READ_DEFAULT_1Q_TAG_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, DEFAULT_1Q_TAG_IMPr, port, 0, rvp)
#define REG_WRITE_DEFAULT_1Q_TAG_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, DEFAULT_1Q_TAG_IMPr, port, 0, rv)

#define REG_READ_DEFAULT_1Q_TAG_P7r(unit, rvp) \
	ROBO_REG_READ(unit, DEFAULT_1Q_TAG_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DEFAULT_1Q_TAG_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, DEFAULT_1Q_TAG_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_DEF_PORT_QOS_CFGr(unit, port, rvp) \
	ROBO_REG_READ(unit, DEF_PORT_QOS_CFGr, port, 0, rvp)
#define REG_WRITE_DEF_PORT_QOS_CFGr(unit, port, rv) \
	ROBO_REG_WRITE(unit, DEF_PORT_QOS_CFGr, port, 0, rv)

#define REG_READ_DF_TIMERr(unit, rvp) \
	ROBO_REG_READ(unit, DF_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DF_TIMERr(unit, rv) \
	ROBO_REG_WRITE(unit, DF_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_DIAGNOSISr(unit, rvp) \
	ROBO_REG_READ(unit, DIAGNOSISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DIAGNOSISr(unit, rv) \
	ROBO_REG_WRITE(unit, DIAGNOSISr, REG_PORT_ANY, 0, rv)

#define REG_READ_DIRECT_CTRL_PINr(unit, rvp) \
	ROBO_REG_READ(unit, DIRECT_CTRL_PINr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DIRECT_CTRL_PINr(unit, rv) \
	ROBO_REG_WRITE(unit, DIRECT_CTRL_PINr, REG_PORT_ANY, 0, rv)

#define REG_READ_DIRECT_INPUT_CTRL_VALUEr(unit, rvp) \
	ROBO_REG_READ(unit, DIRECT_INPUT_CTRL_VALUEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DIRECT_INPUT_CTRL_VALUEr(unit, rv) \
	ROBO_REG_WRITE(unit, DIRECT_INPUT_CTRL_VALUEr, REG_PORT_ANY, 0, rv)

#define REG_READ_DIS_LEARNr(unit, rvp) \
	ROBO_REG_READ(unit, DIS_LEARNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DIS_LEARNr(unit, rv) \
	ROBO_REG_WRITE(unit, DIS_LEARNr, REG_PORT_ANY, 0, rv)

#define REG_READ_DMA_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, DMA_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DMA_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, DMA_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_DMA_LPB_BUF_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, DMA_LPB_BUF_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DMA_LPB_BUF_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, DMA_LPB_BUF_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_DMA_LPB_BUF_SIZEr(unit, rvp) \
	ROBO_REG_READ(unit, DMA_LPB_BUF_SIZEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DMA_LPB_BUF_SIZEr(unit, rv) \
	ROBO_REG_WRITE(unit, DMA_LPB_BUF_SIZEr, REG_PORT_ANY, 0, rv)

#define REG_READ_DOS_ATTACK_FILTER_DROP_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, DOS_ATTACK_FILTER_DROP_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DOS_ATTACK_FILTER_DROP_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, DOS_ATTACK_FILTER_DROP_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_DOS_ATTACK_FILTER_EVENTr(unit, rvp) \
	ROBO_REG_READ(unit, DOS_ATTACK_FILTER_EVENTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DOS_ATTACK_FILTER_EVENTr(unit, rv) \
	ROBO_REG_WRITE(unit, DOS_ATTACK_FILTER_EVENTr, REG_PORT_ANY, 0, rv)

#define REG_READ_DOS_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, DOS_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DOS_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, DOS_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_DOS_DIS_LRN_REGr(unit, rvp) \
	ROBO_REG_READ(unit, DOS_DIS_LRN_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DOS_DIS_LRN_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, DOS_DIS_LRN_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_DOS_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, DOS_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DOS_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, DOS_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_DOS_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, DOS_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DOS_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, DOS_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_DPLL_DB_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, DPLL_DB_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DPLL_DB_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, DPLL_DB_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_DPLL_DB_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, DPLL_DB_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DPLL_DB_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, DPLL_DB_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_DPLL_DB_SELr(unit, rvp) \
	ROBO_REG_READ(unit, DPLL_DB_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DPLL_DB_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, DPLL_DB_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_DP_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, DP_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DP_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, DP_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP0r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP0r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP1r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP1r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP2r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP2r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP3r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP3r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP3r, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP4r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP4r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP4r, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP5r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP5r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP5r, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP6r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP6r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP6r, REG_PORT_ANY, 0, rv)

#define REG_READ_DSCP2TC_DP_MAP7r(unit, rvp) \
	ROBO_REG_READ(unit, DSCP2TC_DP_MAP7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DSCP2TC_DP_MAP7r(unit, rv) \
	ROBO_REG_WRITE(unit, DSCP2TC_DP_MAP7r, REG_PORT_ANY, 0, rv)

#define REG_READ_DTAG_GLO_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, DTAG_GLO_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DTAG_GLO_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, DTAG_GLO_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_DTAG_TPIDr(unit, rvp) \
	ROBO_REG_READ(unit, DTAG_TPIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DTAG_TPIDr(unit, rv) \
	ROBO_REG_WRITE(unit, DTAG_TPIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_DUPSTSr(unit, rvp) \
	ROBO_REG_READ(unit, DUPSTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_DUPSTSr(unit, rv) \
	ROBO_REG_WRITE(unit, DUPSTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_EAP_DIPr(unit, idx, rvp) \
	ROBO_REG_READ(unit, EAP_DIPr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_EAP_DIPr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, EAP_DIPr, REG_PORT_ANY, idx, rv)

#define REG_READ_EAP_GLO_CONr(unit, rvp) \
	ROBO_REG_READ(unit, EAP_GLO_CONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EAP_GLO_CONr(unit, rv) \
	ROBO_REG_WRITE(unit, EAP_GLO_CONr, REG_PORT_ANY, 0, rv)

#define REG_READ_EAP_MULTI_ADDR_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, EAP_MULTI_ADDR_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EAP_MULTI_ADDR_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, EAP_MULTI_ADDR_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_EAP_PORT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, EAP_PORT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EAP_PORT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, EAP_PORT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_EAV_LNK_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, EAV_LNK_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EAV_LNK_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, EAV_LNK_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_CTL_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EEE_CTL_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_CTL_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_CTL_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_CTL_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EEE_CTL_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_CTL_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_CTL_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_DEBUGr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_DEBUGr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_EN_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_EN_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_EN_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_EN_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_GLB_CONG_THr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_GLB_CONG_THr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_GLB_CONG_THr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_GLB_CONG_THr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_LINK_DLY_TIMERr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_LINK_DLY_TIMERr, port, 0, rvp)
#define REG_WRITE_EEE_LINK_DLY_TIMERr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_LINK_DLY_TIMERr, port, 0, rv)

#define REG_READ_EEE_LPI_ASSERTr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_LPI_ASSERTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_LPI_ASSERTr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_LPI_ASSERTr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_LPI_DURATIONr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_LPI_DURATIONr, port, 0, rvp)
#define REG_WRITE_EEE_LPI_DURATIONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_LPI_DURATIONr, port, 0, rv)

#define REG_READ_EEE_LPI_EVENTr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_LPI_EVENTr, port, 0, rvp)
#define REG_WRITE_EEE_LPI_EVENTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_LPI_EVENTr, port, 0, rv)

#define REG_READ_EEE_LPI_INDICATEr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_LPI_INDICATEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_LPI_INDICATEr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_LPI_INDICATEr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_LPI_SYMBOL_TX_DISABLEr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_LPI_SYMBOL_TX_DISABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_LPI_SYMBOL_TX_DISABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_LPI_SYMBOL_TX_DISABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_MIN_LP_TIMER_Gr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_MIN_LP_TIMER_Gr, port, 0, rvp)
#define REG_WRITE_EEE_MIN_LP_TIMER_Gr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_MIN_LP_TIMER_Gr, port, 0, rv)

#define REG_READ_EEE_MIN_LP_TIMER_G_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_MIN_LP_TIMER_G_IMPr, port, 0, rvp)
#define REG_WRITE_EEE_MIN_LP_TIMER_G_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_MIN_LP_TIMER_G_IMPr, port, 0, rv)

#define REG_READ_EEE_MIN_LP_TIMER_G_P7r(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_MIN_LP_TIMER_G_P7r, port, 0, rvp)
#define REG_WRITE_EEE_MIN_LP_TIMER_G_P7r(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_MIN_LP_TIMER_G_P7r, port, 0, rv)

#define REG_READ_EEE_MIN_LP_TIMER_Hr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_MIN_LP_TIMER_Hr, port, 0, rvp)
#define REG_WRITE_EEE_MIN_LP_TIMER_Hr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_MIN_LP_TIMER_Hr, port, 0, rv)

#define REG_READ_EEE_MIN_LP_TIMER_H_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_MIN_LP_TIMER_H_IMPr, port, 0, rvp)
#define REG_WRITE_EEE_MIN_LP_TIMER_H_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_MIN_LP_TIMER_H_IMPr, port, 0, rv)

#define REG_READ_EEE_MIN_LP_TIMER_H_P7r(unit, rvp) \
	ROBO_REG_READ(unit, EEE_MIN_LP_TIMER_H_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_MIN_LP_TIMER_H_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_MIN_LP_TIMER_H_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_PHY_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_PHY_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_PHY_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_PHY_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_PIPELINE_TIMERr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_PIPELINE_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_PIPELINE_TIMERr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_PIPELINE_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_RX_IDLE_SYMBOLr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_RX_IDLE_SYMBOLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_RX_IDLE_SYMBOLr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_RX_IDLE_SYMBOLr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_SLEEP_TIMER_Gr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_SLEEP_TIMER_Gr, port, 0, rvp)
#define REG_WRITE_EEE_SLEEP_TIMER_Gr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_SLEEP_TIMER_Gr, port, 0, rv)

#define REG_READ_EEE_SLEEP_TIMER_G_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_SLEEP_TIMER_G_IMPr, port, 0, rvp)
#define REG_WRITE_EEE_SLEEP_TIMER_G_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_SLEEP_TIMER_G_IMPr, port, 0, rv)

#define REG_READ_EEE_SLEEP_TIMER_G_P7r(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_SLEEP_TIMER_G_P7r, port, 0, rvp)
#define REG_WRITE_EEE_SLEEP_TIMER_G_P7r(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_SLEEP_TIMER_G_P7r, port, 0, rv)

#define REG_READ_EEE_SLEEP_TIMER_Hr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_SLEEP_TIMER_Hr, port, 0, rvp)
#define REG_WRITE_EEE_SLEEP_TIMER_Hr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_SLEEP_TIMER_Hr, port, 0, rv)

#define REG_READ_EEE_SLEEP_TIMER_H_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_SLEEP_TIMER_H_IMPr, port, 0, rvp)
#define REG_WRITE_EEE_SLEEP_TIMER_H_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_SLEEP_TIMER_H_IMPr, port, 0, rv)

#define REG_READ_EEE_SLEEP_TIMER_H_P7r(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_SLEEP_TIMER_H_P7r, port, 0, rvp)
#define REG_WRITE_EEE_SLEEP_TIMER_H_P7r(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_SLEEP_TIMER_H_P7r, port, 0, rv)

#define REG_READ_EEE_STATEr(unit, rvp) \
	ROBO_REG_READ(unit, EEE_STATEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_STATEr(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_STATEr, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_TXQ_CONG_THr(unit, idx, rvp) \
	ROBO_REG_READ(unit, EEE_TXQ_CONG_THr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_EEE_TXQ_CONG_THr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, EEE_TXQ_CONG_THr, REG_PORT_ANY, idx, rv)

#define REG_READ_EEE_TXQ_CONG_TH6r(unit, rvp) \
	ROBO_REG_READ(unit, EEE_TXQ_CONG_TH6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_TXQ_CONG_TH6r(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_TXQ_CONG_TH6r, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_TXQ_CONG_TH7r(unit, rvp) \
	ROBO_REG_READ(unit, EEE_TXQ_CONG_TH7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EEE_TXQ_CONG_TH7r(unit, rv) \
	ROBO_REG_WRITE(unit, EEE_TXQ_CONG_TH7r, REG_PORT_ANY, 0, rv)

#define REG_READ_EEE_WAKE_TIMER_Gr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_WAKE_TIMER_Gr, port, 0, rvp)
#define REG_WRITE_EEE_WAKE_TIMER_Gr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_WAKE_TIMER_Gr, port, 0, rv)

#define REG_READ_EEE_WAKE_TIMER_G_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_WAKE_TIMER_G_IMPr, port, 0, rvp)
#define REG_WRITE_EEE_WAKE_TIMER_G_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_WAKE_TIMER_G_IMPr, port, 0, rv)

#define REG_READ_EEE_WAKE_TIMER_G_P7r(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_WAKE_TIMER_G_P7r, port, 0, rvp)
#define REG_WRITE_EEE_WAKE_TIMER_G_P7r(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_WAKE_TIMER_G_P7r, port, 0, rv)

#define REG_READ_EEE_WAKE_TIMER_Hr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_WAKE_TIMER_Hr, port, 0, rvp)
#define REG_WRITE_EEE_WAKE_TIMER_Hr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_WAKE_TIMER_Hr, port, 0, rv)

#define REG_READ_EEE_WAKE_TIMER_H_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_WAKE_TIMER_H_IMPr, port, 0, rvp)
#define REG_WRITE_EEE_WAKE_TIMER_H_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_WAKE_TIMER_H_IMPr, port, 0, rv)

#define REG_READ_EEE_WAKE_TIMER_H_P7r(unit, port, rvp) \
	ROBO_REG_READ(unit, EEE_WAKE_TIMER_H_P7r, port, 0, rvp)
#define REG_WRITE_EEE_WAKE_TIMER_H_P7r(unit, port, rv) \
	ROBO_REG_WRITE(unit, EEE_WAKE_TIMER_H_P7r, port, 0, rv)

#define REG_READ_EGMIRCTLr(unit, rvp) \
	ROBO_REG_READ(unit, EGMIRCTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGMIRCTLr(unit, rv) \
	ROBO_REG_WRITE(unit, EGMIRCTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGMIRDIVr(unit, rvp) \
	ROBO_REG_READ(unit, EGMIRDIVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGMIRDIVr(unit, rv) \
	ROBO_REG_WRITE(unit, EGMIRDIVr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGMIRMACr(unit, rvp) \
	ROBO_REG_READ(unit, EGMIRMACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGMIRMACr(unit, rv) \
	ROBO_REG_WRITE(unit, EGMIRMACr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_NAVB_PKT_TC2PCP_MAPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EGRESS_NAVB_PKT_TC2PCP_MAPr, port, 0, rvp)
#define REG_WRITE_EGRESS_NAVB_PKT_TC2PCP_MAPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EGRESS_NAVB_PKT_TC2PCP_MAPr, port, 0, rv)

#define REG_READ_EGRESS_NAVB_PKT_TC2PCP_MAP_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_NAVB_PKT_TC2PCP_MAP_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_NAVB_PKT_TC2PCP_MAP_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_NAVB_PKT_TC2PCP_MAP_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_NRESE_PKT_TC2PCP_MAPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EGRESS_NRESE_PKT_TC2PCP_MAPr, port, 0, rvp)
#define REG_WRITE_EGRESS_NRESE_PKT_TC2PCP_MAPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EGRESS_NRESE_PKT_TC2PCP_MAPr, port, 0, rv)

#define REG_READ_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_PKT_TC2PCP_MAPr(unit, port, rvp) \
	ROBO_REG_READ(unit, EGRESS_PKT_TC2PCP_MAPr, port, 0, rvp)
#define REG_WRITE_EGRESS_PKT_TC2PCP_MAPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EGRESS_PKT_TC2PCP_MAPr, port, 0, rv)

#define REG_READ_EGRESS_PKT_TC2PCP_MAP_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_PKT_TC2PCP_MAP_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_PKT_TC2PCP_MAP_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_PKT_TC2PCP_MAP_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_PKT_TC2PCP_MAP_P7r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_PKT_TC2PCP_MAP_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_PKT_TC2PCP_MAP_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_PKT_TC2PCP_MAP_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_RMONr(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_RMONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_RMONr(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_RMONr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SFLOWr(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SFLOWr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SFLOWr(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SFLOWr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_CTLREG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_CTLREG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_CTLREG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_CTLREG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_CTLREG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_CTLREG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_CTLREG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_CTLREG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_VID_RMK_TBL_ACSr(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_VID_RMK_TBL_ACSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_VID_RMK_TBL_ACSr(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_VID_RMK_TBL_ACSr, REG_PORT_ANY, 0, rv)

#define REG_READ_EGRESS_VID_RMK_TBL_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, EGRESS_VID_RMK_TBL_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EGRESS_VID_RMK_TBL_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, EGRESS_VID_RMK_TBL_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_ENG_DET_INT_ENr(unit, rvp) \
	ROBO_REG_READ(unit, ENG_DET_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ENG_DET_INT_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, ENG_DET_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_ENG_DET_STSr(unit, rvp) \
	ROBO_REG_READ(unit, ENG_DET_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ENG_DET_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, ENG_DET_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_ENG_DET_STS_CHGr(unit, rvp) \
	ROBO_REG_READ(unit, ENG_DET_STS_CHGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ENG_DET_STS_CHGr(unit, rv) \
	ROBO_REG_WRITE(unit, ENG_DET_STS_CHGr, REG_PORT_ANY, 0, rv)

#define REG_READ_EN_IMP_CONG_REMAPr(unit, rvp) \
	ROBO_REG_READ(unit, EN_IMP_CONG_REMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EN_IMP_CONG_REMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, EN_IMP_CONG_REMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_EN_IMP_HIGH_RATEr(unit, rvp) \
	ROBO_REG_READ(unit, EN_IMP_HIGH_RATEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EN_IMP_HIGH_RATEr(unit, rv) \
	ROBO_REG_WRITE(unit, EN_IMP_HIGH_RATEr, REG_PORT_ANY, 0, rv)

#define REG_READ_EN_TOTAL_MC_DROP_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, EN_TOTAL_MC_DROP_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EN_TOTAL_MC_DROP_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, EN_TOTAL_MC_DROP_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_EQZ_CTRLr(unit, port, rvp) \
	ROBO_REG_READ(unit, EQZ_CTRLr, port, 0, rvp)
#define REG_WRITE_EQZ_CTRLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, EQZ_CTRLr, port, 0, rv)

#define REG_READ_EXP_PORTr(unit, rvp) \
	ROBO_REG_READ(unit, EXP_PORTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EXP_PORTr(unit, rv) \
	ROBO_REG_WRITE(unit, EXP_PORTr, REG_PORT_ANY, 0, rv)

#define REG_READ_EXTPHY_SCAN_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, EXTPHY_SCAN_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_EXTPHY_SCAN_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, EXTPHY_SCAN_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_E_ANADVr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_ANADVr, port, 0, rvp)
#define REG_WRITE_E_ANADVr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_ANADVr, port, 0, rv)

#define REG_READ_E_ANEXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_ANEXPr, port, 0, rvp)
#define REG_WRITE_E_ANEXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_ANEXPr, port, 0, rv)

#define REG_READ_E_ANLPAr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_ANLPAr, port, 0, rvp)
#define REG_WRITE_E_ANLPAr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_ANLPAr, port, 0, rv)

#define REG_READ_E_ANNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_ANNXPr, port, 0, rvp)
#define REG_WRITE_E_ANNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_ANNXPr, port, 0, rv)

#define REG_READ_E_LPNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_LPNXPr, port, 0, rvp)
#define REG_WRITE_E_LPNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_LPNXPr, port, 0, rv)

#define REG_READ_E_MIICTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_MIICTLr, port, 0, rvp)
#define REG_WRITE_E_MIICTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_MIICTLr, port, 0, rv)

#define REG_READ_E_MIISTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_MIISTSr, port, 0, rvp)
#define REG_WRITE_E_MIISTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_MIISTSr, port, 0, rv)

#define REG_READ_E_PHYIDHr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_PHYIDHr, port, 0, rvp)
#define REG_WRITE_E_PHYIDHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_PHYIDHr, port, 0, rv)

#define REG_READ_E_PHYIDLr(unit, port, rvp) \
	ROBO_REG_READ(unit, E_PHYIDLr, port, 0, rvp)
#define REG_WRITE_E_PHYIDLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, E_PHYIDLr, port, 0, rv)

#define REG_READ_FAST_AGE_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, FAST_AGE_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FAST_AGE_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, FAST_AGE_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FAST_AGE_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FAST_AGE_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FAST_AGE_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FAST_AGE_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FAST_AGE_PORTr(unit, rvp) \
	ROBO_REG_READ(unit, FAST_AGE_PORTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FAST_AGE_PORTr(unit, rv) \
	ROBO_REG_WRITE(unit, FAST_AGE_PORTr, REG_PORT_ANY, 0, rv)

#define REG_READ_FAST_AGE_VIDr(unit, rvp) \
	ROBO_REG_READ(unit, FAST_AGE_VIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FAST_AGE_VIDr(unit, rv) \
	ROBO_REG_WRITE(unit, FAST_AGE_VIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_FAST_AGING_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, FAST_AGING_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FAST_AGING_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, FAST_AGING_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FAST_AGING_PORTr(unit, rvp) \
	ROBO_REG_READ(unit, FAST_AGING_PORTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FAST_AGING_PORTr(unit, rv) \
	ROBO_REG_WRITE(unit, FAST_AGING_PORTr, REG_PORT_ANY, 0, rv)

#define REG_READ_FAST_AGING_VIDr(unit, rvp) \
	ROBO_REG_READ(unit, FAST_AGING_VIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FAST_AGING_VIDr(unit, rv) \
	ROBO_REG_WRITE(unit, FAST_AGING_VIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_BCST_TH_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_BCST_TH_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_BCST_TH_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_BCST_TH_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_DIAG_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_DIAG_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_DIAG_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_DIAG_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_DLF_TH_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_DLF_TH_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_DLF_TH_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_DLF_TH_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS2r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS2r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS3r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS3r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS3r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS4r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS4r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS4r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS5r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS5r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS5r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS7r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS7r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS7r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS9r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS9r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS9r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS10r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS10r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS10r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS11r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS11r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS11r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWCON_STATUS12r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWCON_STATUS12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWCON_STATUS12r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWCON_STATUS12r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_FLOWMIXr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_FLOWMIXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_FLOWMIXr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_FLOWMIXr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_GLOB_TH_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_GLOB_TH_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_GLOB_TH_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_GLOB_TH_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_GLOB_TH_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_GLOB_TH_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_GLOB_TH_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_GLOB_TH_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_MISC_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_MISC_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_MISC_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_MISC_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_MISC_TXFLOW_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_MISC_TXFLOW_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_MISC_TXFLOW_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_MISC_TXFLOW_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_PERQ_TXDROP_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_PERQ_TXDROP_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_PERQ_TXDROP_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_PERQ_TXDROP_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q0_100_TH_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q0_100_TH_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q0_100_TH_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q0_100_TH_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q0_100_TH_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q0_100_TH_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q0_100_TH_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q0_100_TH_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q0_TXDSC_CTRL_3r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q0_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q0_TXDSC_CTRL_3r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q0_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q1_100_TH_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q1_100_TH_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q1_100_TH_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q1_100_TH_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q1_100_TH_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q1_100_TH_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q1_100_TH_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q1_100_TH_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q1_TXDSC_CTRL_3r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q1_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q1_TXDSC_CTRL_3r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q1_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q2_100_TH_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q2_100_TH_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q2_100_TH_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q2_100_TH_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q2_100_TH_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q2_100_TH_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q2_100_TH_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q2_100_TH_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q2_TXDSC_CTRL_3r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q2_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q2_TXDSC_CTRL_3r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q2_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q3_100_TH_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q3_100_TH_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q3_100_TH_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q3_100_TH_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q3_100_TH_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q3_100_TH_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q3_100_TH_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q3_100_TH_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_Q3_TXDSC_CTRL_3r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_Q3_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_Q3_TXDSC_CTRL_3r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_Q3_TXDSC_CTRL_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_RSRV_BUFNUMr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_RSRV_BUFNUMr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_RSRV_BUFNUMr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_RSRV_BUFNUMr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_RXBASE_BUFNUMr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_RXBASE_BUFNUMr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_RXBASE_BUFNUMr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_RXBASE_BUFNUMr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_RX_FCON_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_RX_FCON_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_RX_FCON_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_RX_FCON_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_SPARE2r(unit, rvp) \
	ROBO_REG_READ(unit, FCON_SPARE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_SPARE2r(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_SPARE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FCON_TXQ_FULL_THr(unit, rvp) \
	ROBO_REG_READ(unit, FCON_TXQ_FULL_THr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FCON_TXQ_FULL_THr(unit, rv) \
	ROBO_REG_WRITE(unit, FCON_TXQ_FULL_THr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CHIP_INFOr(unit, rvp) \
	ROBO_REG_READ(unit, FC_CHIP_INFOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CHIP_INFOr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CHIP_INFOr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CHIP_INFO_1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CHIP_INFO_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CHIP_INFO_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CHIP_INFO_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CHIP_INFO_2r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CHIP_INFO_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CHIP_INFO_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CHIP_INFO_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_BUF_ERR_HISr(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_BUF_ERR_HISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_BUF_ERR_HISr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_BUF_ERR_HISr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP01r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP01r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP01r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP01r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP8r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP8r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP8r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP16r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP16r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP16r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP16r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP23r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP23r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP23r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP23r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP45r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP45r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP45r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP45r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP67r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP67r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP67r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP67r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP89r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP89r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP89r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP89r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP1011r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP1011r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP1011r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP1011r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP1213r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP1213r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP1213r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP1213r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP1415r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP1415r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP1415r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP1415r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP_P7r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP_P8r(unit, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP_P8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP_P8r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP_P8r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CONG_PORTMAP_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, FC_CONG_PORTMAP_PNr, port, 0, rvp)
#define REG_WRITE_FC_CONG_PORTMAP_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, FC_CONG_PORTMAP_PNr, port, 0, rv)

#define REG_READ_FC_CTRL_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, FC_CTRL_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CTRL_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CTRL_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_CTRL_PORTr(unit, rvp) \
	ROBO_REG_READ(unit, FC_CTRL_PORTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_CTRL_PORTr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_CTRL_PORTr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_DIAG_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FC_DIAG_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_DIAG_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_DIAG_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_FRM_DROP_REGr(unit, rvp) \
	ROBO_REG_READ(unit, FC_FRM_DROP_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_FRM_DROP_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_FRM_DROP_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_GIGA_INFOr(unit, rvp) \
	ROBO_REG_READ(unit, FC_GIGA_INFOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_GIGA_INFOr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_GIGA_INFOr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_GIGA_INFO_1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_GIGA_INFO_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_GIGA_INFO_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_GIGA_INFO_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_GIGA_INFO_2r(unit, rvp) \
	ROBO_REG_READ(unit, FC_GIGA_INFO_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_GIGA_INFO_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_GIGA_INFO_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_GIGA_PORTMAPr(unit, rvp) \
	ROBO_REG_READ(unit, FC_GIGA_PORTMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_GIGA_PORTMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_GIGA_PORTMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_IMP0_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_IMP0_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_IMP0_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_IMP0_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_IMP0_TOTAL_THD_DROP_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_TOTAL_THD_DROP_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP0_TOTAL_THD_DROP_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_TOTAL_THD_DROP_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_IMP0_TOTAL_THD_HYST_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_TOTAL_THD_HYST_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP0_TOTAL_THD_HYST_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_TOTAL_THD_HYST_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_IMP0_TOTAL_THD_PAUSE_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_TOTAL_THD_PAUSE_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP0_TOTAL_THD_PAUSE_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_TOTAL_THD_PAUSE_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_IMP0_TXQ_THD_DROP_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_TXQ_THD_DROP_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP0_TXQ_THD_DROP_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_TXQ_THD_DROP_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_IMP0_TXQ_THD_HYST_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_TXQ_THD_HYST_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP0_TXQ_THD_HYST_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_TXQ_THD_HYST_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_IMP0_TXQ_THD_PAUSE_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_TXQ_THD_PAUSE_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP0_TXQ_THD_PAUSE_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_TXQ_THD_PAUSE_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_IMP0_TXQ_THD_RSV_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP0_TXQ_THD_RSV_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP0_TXQ_THD_RSV_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP0_TXQ_THD_RSV_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_IMP_THRESH_ADJUST_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_IMP_THRESH_ADJUST_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_IMP_THRESH_ADJUST_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_IMP_THRESH_ADJUST_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LAN_TOTAL_THD_DROP_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_LAN_TOTAL_THD_DROP_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_LAN_TOTAL_THD_DROP_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_LAN_TOTAL_THD_DROP_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LAN_TOTAL_THD_HYST_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_LAN_TOTAL_THD_HYST_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_LAN_TOTAL_THD_HYST_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_LAN_TOTAL_THD_HYST_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LAN_TOTAL_THD_PAUSE_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_LAN_TOTAL_THD_PAUSE_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_LAN_TOTAL_THD_PAUSE_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_LAN_TOTAL_THD_PAUSE_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LAN_TXQ_THD_DROP_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_LAN_TXQ_THD_DROP_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_LAN_TXQ_THD_DROP_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_LAN_TXQ_THD_DROP_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LAN_TXQ_THD_HYST_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_LAN_TXQ_THD_HYST_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_LAN_TXQ_THD_HYST_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_LAN_TXQ_THD_HYST_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LAN_TXQ_THD_PAUSE_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_LAN_TXQ_THD_PAUSE_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_LAN_TXQ_THD_PAUSE_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_LAN_TXQ_THD_PAUSE_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LAN_TXQ_THD_RSV_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_LAN_TXQ_THD_RSV_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_LAN_TXQ_THD_RSV_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_LAN_TXQ_THD_RSV_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_LINK_PORTMAPr(unit, rvp) \
	ROBO_REG_READ(unit, FC_LINK_PORTMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_LINK_PORTMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_LINK_PORTMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_MCAST_DROP_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FC_MCAST_DROP_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_MCAST_DROP_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_MCAST_DROP_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_MCAST_DROP_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_MCAST_DROP_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_MCAST_DROP_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_MCAST_DROP_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_MCAST_DROP_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, FC_MCAST_DROP_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_MCAST_DROP_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_MCAST_DROP_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_MON_TXQr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_MON_TXQr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_MON_TXQr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_MON_TXQr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_OOB_PAUSE_ENr(unit, rvp) \
	ROBO_REG_READ(unit, FC_OOB_PAUSE_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_OOB_PAUSE_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_OOB_PAUSE_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PAUSE_DROP_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, FC_PAUSE_DROP_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_PAUSE_DROP_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_PAUSE_DROP_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PAUSE_HISr(unit, rvp) \
	ROBO_REG_READ(unit, FC_PAUSE_HISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_PAUSE_HISr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_PAUSE_HISr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PAUSE_HIS_1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_PAUSE_HIS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_PAUSE_HIS_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_PAUSE_HIS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PAUSE_HIS_2r(unit, rvp) \
	ROBO_REG_READ(unit, FC_PAUSE_HIS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_PAUSE_HIS_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_PAUSE_HIS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PEAK_RXBYTEr(unit, rvp) \
	ROBO_REG_READ(unit, FC_PEAK_RXBYTEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_PEAK_RXBYTEr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_PEAK_RXBYTEr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PEAK_RX_CNTr(unit, rvp) \
	ROBO_REG_READ(unit, FC_PEAK_RX_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_PEAK_RX_CNTr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_PEAK_RX_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PEAK_TOTAL_USEDr(unit, rvp) \
	ROBO_REG_READ(unit, FC_PEAK_TOTAL_USEDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_PEAK_TOTAL_USEDr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_PEAK_TOTAL_USEDr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_PEAK_TXQr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_PEAK_TXQr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_PEAK_TXQr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_PEAK_TXQr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_PEAK_TXQ_45r(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_PEAK_TXQ_45r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_PEAK_TXQ_45r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_PEAK_TXQ_45r, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_Q45_CONG_PORTMAP_8r(unit, rvp) \
	ROBO_REG_READ(unit, FC_Q45_CONG_PORTMAP_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_Q45_CONG_PORTMAP_8r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_Q45_CONG_PORTMAP_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_Q45_CONG_PORTMAP_0123r(unit, rvp) \
	ROBO_REG_READ(unit, FC_Q45_CONG_PORTMAP_0123r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_Q45_CONG_PORTMAP_0123r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_Q45_CONG_PORTMAP_0123r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_Q45_CONG_PORTMAP_4567r(unit, rvp) \
	ROBO_REG_READ(unit, FC_Q45_CONG_PORTMAP_4567r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_Q45_CONG_PORTMAP_4567r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_Q45_CONG_PORTMAP_4567r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RXBUF_ERR_HISr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RXBUF_ERR_HISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RXBUF_ERR_HISr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RXBUF_ERR_HISr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RXBUF_ERR_HIS_1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_RXBUF_ERR_HIS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RXBUF_ERR_HIS_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RXBUF_ERR_HIS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RXBUF_ERR_HIS_2r(unit, rvp) \
	ROBO_REG_READ(unit, FC_RXBUF_ERR_HIS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RXBUF_ERR_HIS_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RXBUF_ERR_HIS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RXPAUSE_HISr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RXPAUSE_HISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RXPAUSE_HISr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RXPAUSE_HISr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RXPAUSE_HIS_1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_RXPAUSE_HIS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RXPAUSE_HIS_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RXPAUSE_HIS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RXPAUSE_HIS_2r(unit, rvp) \
	ROBO_REG_READ(unit, FC_RXPAUSE_HIS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RXPAUSE_HIS_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RXPAUSE_HIS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RX_HYSTr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RX_HYSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RX_HYSTr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RX_HYSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RX_HYST_THDr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RX_HYST_THDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RX_HYST_THDr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RX_HYST_THDr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RX_MAX_PTRr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RX_MAX_PTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RX_MAX_PTRr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RX_MAX_PTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RX_PAUSE_HISr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RX_PAUSE_HISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RX_PAUSE_HISr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RX_PAUSE_HISr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RX_RSRVr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RX_RSRVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RX_RSRVr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RX_RSRVr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RX_RSV_THDr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RX_RSV_THDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RX_RSV_THDr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RX_RSV_THDr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_RX_RUNOFFr(unit, rvp) \
	ROBO_REG_READ(unit, FC_RX_RUNOFFr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_RX_RUNOFFr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_RX_RUNOFFr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_SPARE_ONE_REGr(unit, rvp) \
	ROBO_REG_READ(unit, FC_SPARE_ONE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_SPARE_ONE_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_SPARE_ONE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_SPARE_REGr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_SPARE_REGr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_SPARE_REGr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_SPARE_REGr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_SPARE_ZERO_REGr(unit, rvp) \
	ROBO_REG_READ(unit, FC_SPARE_ZERO_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_SPARE_ZERO_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_SPARE_ZERO_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TOTAL_CONG_PORTMAP_P7r(unit, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_CONG_PORTMAP_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TOTAL_CONG_PORTMAP_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_CONG_PORTMAP_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TOTAL_CONG_PORTMAP_P8r(unit, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_CONG_PORTMAP_P8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TOTAL_CONG_PORTMAP_P8r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_CONG_PORTMAP_P8r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TOTAL_CONG_PORTMAP_PNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_CONG_PORTMAP_PNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_CONG_PORTMAP_PNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_CONG_PORTMAP_PNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_DROP_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_DROP_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_DROP_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_DROP_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_DROP_Q45r(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_DROP_Q45r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_DROP_Q45r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_DROP_Q45r, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_DROP_Q_IMPr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_DROP_Q_IMPr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_DROP_Q_IMPr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_DROP_Q_IMPr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_DROP_Q_WANr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_DROP_Q_WANr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_DROP_Q_WANr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_DROP_Q_WANr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_HYST_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_HYST_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_HYST_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_HYST_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_HYST_Q45r(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_HYST_Q45r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_HYST_Q45r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_HYST_Q45r, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_HYST_Q_IMPr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_HYST_Q_IMPr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_HYST_Q_IMPr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_HYST_Q_IMPr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_HYST_Q_WANr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_HYST_Q_WANr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_HYST_Q_WANr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_HYST_Q_WANr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_PAUSE_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_PAUSE_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_PAUSE_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_PAUSE_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_PAUSE_Q45r(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_PAUSE_Q45r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_PAUSE_Q45r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_PAUSE_Q45r, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_PAUSE_Q_IMPr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_PAUSE_Q_IMPr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_PAUSE_Q_IMPr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_PAUSE_Q_IMPr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_PAUSE_Q_WANr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_PAUSE_Q_WANr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_PAUSE_Q_WANr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_PAUSE_Q_WANr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_TH_RSRV_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_TH_RSRV_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TOTAL_TH_RSRV_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_TH_RSRV_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TOTAL_USEDr(unit, rvp) \
	ROBO_REG_READ(unit, FC_TOTAL_USEDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TOTAL_USEDr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TOTAL_USEDr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TXPAUSE_HISr(unit, rvp) \
	ROBO_REG_READ(unit, FC_TXPAUSE_HISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TXPAUSE_HISr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TXPAUSE_HISr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TXPAUSE_HIS_1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_TXPAUSE_HIS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TXPAUSE_HIS_1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TXPAUSE_HIS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TXPAUSE_HIS_2r(unit, rvp) \
	ROBO_REG_READ(unit, FC_TXPAUSE_HIS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TXPAUSE_HIS_2r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TXPAUSE_HIS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TXQ_CONG_PORTMAP_P7r(unit, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_CONG_PORTMAP_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TXQ_CONG_PORTMAP_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_CONG_PORTMAP_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TXQ_CONG_PORTMAP_P8r(unit, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_CONG_PORTMAP_P8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TXQ_CONG_PORTMAP_P8r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_CONG_PORTMAP_P8r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TXQ_CONG_PORTMAP_PNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_CONG_PORTMAP_PNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_CONG_PORTMAP_PNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_CONG_PORTMAP_PNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_THD_PAUSE_OFFr(unit, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_THD_PAUSE_OFFr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TXQ_THD_PAUSE_OFFr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_THD_PAUSE_OFFr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_TXQ_TH_DROP_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_DROP_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_DROP_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_DROP_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_DROP_Q45r(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_DROP_Q45r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_DROP_Q45r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_DROP_Q45r, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_DROP_Q_IMPr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_DROP_Q_IMPr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_DROP_Q_IMPr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_DROP_Q_IMPr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_DROP_Q_WANr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_DROP_Q_WANr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_DROP_Q_WANr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_DROP_Q_WANr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_PAUSE_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_PAUSE_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_PAUSE_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_PAUSE_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_PAUSE_Q45r(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_PAUSE_Q45r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_PAUSE_Q45r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_PAUSE_Q45r, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_PAUSE_Q_IMPr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_PAUSE_Q_IMPr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_PAUSE_Q_IMPr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_PAUSE_Q_IMPr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_PAUSE_Q_WANr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_PAUSE_Q_WANr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_PAUSE_Q_WANr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_PAUSE_Q_WANr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_RSRV_Qr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_RSRV_Qr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_RSRV_Qr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_RSRV_Qr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_RSRV_Q45r(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_RSRV_Q45r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_RSRV_Q45r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_RSRV_Q45r, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_RSRV_Q_IMPr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_RSRV_Q_IMPr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_RSRV_Q_IMPr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_RSRV_Q_IMPr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TXQ_TH_RSRV_Q_WANr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_TXQ_TH_RSRV_Q_WANr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_TXQ_TH_RSRV_Q_WANr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_TXQ_TH_RSRV_Q_WANr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_TX_QUANTUM_PAUSE_HISr(unit, rvp) \
	ROBO_REG_READ(unit, FC_TX_QUANTUM_PAUSE_HISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_TX_QUANTUM_PAUSE_HISr(unit, rv) \
	ROBO_REG_WRITE(unit, FC_TX_QUANTUM_PAUSE_HISr, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_WAN_IMP1_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_WAN_IMP1_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_WAN_IMP1_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FC_WAN_IMP1_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FC_WAN_IMP1_TOTAL_THD_DROP_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_TOTAL_THD_DROP_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_WAN_IMP1_TOTAL_THD_DROP_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_TOTAL_THD_DROP_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_WAN_IMP1_TOTAL_THD_HYST_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_TOTAL_THD_HYST_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_WAN_IMP1_TOTAL_THD_HYST_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_TOTAL_THD_HYST_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_WAN_IMP1_TXQ_THD_DROP_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_TXQ_THD_DROP_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_WAN_IMP1_TXQ_THD_DROP_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_TXQ_THD_DROP_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_WAN_IMP1_TXQ_THD_HYST_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_TXQ_THD_HYST_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_WAN_IMP1_TXQ_THD_HYST_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_TXQ_THD_HYST_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_WAN_IMP1_TXQ_THD_PAUSE_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_TXQ_THD_PAUSE_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_WAN_IMP1_TXQ_THD_PAUSE_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_TXQ_THD_PAUSE_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FC_WAN_IMP1_TXQ_THD_RSV_QNr(unit, idx, rvp) \
	ROBO_REG_READ(unit, FC_WAN_IMP1_TXQ_THD_RSV_QNr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_FC_WAN_IMP1_TXQ_THD_RSV_QNr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, FC_WAN_IMP1_TXQ_THD_RSV_QNr, REG_PORT_ANY, idx, rv)

#define REG_READ_FLOW_MON_BUSr(unit, rvp) \
	ROBO_REG_READ(unit, FLOW_MON_BUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FLOW_MON_BUSr(unit, rv) \
	ROBO_REG_WRITE(unit, FLOW_MON_BUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_FM_MEMADRr(unit, rvp) \
	ROBO_REG_READ(unit, FM_MEMADRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FM_MEMADRr(unit, rv) \
	ROBO_REG_WRITE(unit, FM_MEMADRr, REG_PORT_ANY, 0, rv)

#define REG_READ_FM_MEMDAT0r(unit, rvp) \
	ROBO_REG_READ(unit, FM_MEMDAT0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FM_MEMDAT0r(unit, rv) \
	ROBO_REG_WRITE(unit, FM_MEMDAT0r, REG_PORT_ANY, 0, rv)

#define REG_READ_FM_MEMDAT1r(unit, rvp) \
	ROBO_REG_READ(unit, FM_MEMDAT1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FM_MEMDAT1r(unit, rv) \
	ROBO_REG_WRITE(unit, FM_MEMDAT1r, REG_PORT_ANY, 0, rv)

#define REG_READ_FM_MEMDAT2r(unit, rvp) \
	ROBO_REG_READ(unit, FM_MEMDAT2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FM_MEMDAT2r(unit, rv) \
	ROBO_REG_WRITE(unit, FM_MEMDAT2r, REG_PORT_ANY, 0, rv)

#define REG_READ_FM_MEMDAT3r(unit, rvp) \
	ROBO_REG_READ(unit, FM_MEMDAT3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FM_MEMDAT3r(unit, rv) \
	ROBO_REG_WRITE(unit, FM_MEMDAT3r, REG_PORT_ANY, 0, rv)

#define REG_READ_FM_SIZE_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, FM_SIZE_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FM_SIZE_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, FM_SIZE_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_FORCE_FRAME_DROPr(unit, rvp) \
	ROBO_REG_READ(unit, FORCE_FRAME_DROPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_FORCE_FRAME_DROPr(unit, rv) \
	ROBO_REG_WRITE(unit, FORCE_FRAME_DROPr, REG_PORT_ANY, 0, rv)

#define REG_READ_GARLCFGr(unit, rvp) \
	ROBO_REG_READ(unit, GARLCFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GARLCFGr(unit, rv) \
	ROBO_REG_WRITE(unit, GARLCFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_GENMEM_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, GENMEM_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GENMEM_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, GENMEM_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_GENMEM_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, GENMEM_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GENMEM_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, GENMEM_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_GENMEM_DATA0r(unit, rvp) \
	ROBO_REG_READ(unit, GENMEM_DATA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GENMEM_DATA0r(unit, rv) \
	ROBO_REG_WRITE(unit, GENMEM_DATA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_GENMEM_DATA1r(unit, rvp) \
	ROBO_REG_READ(unit, GENMEM_DATA1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GENMEM_DATA1r(unit, rv) \
	ROBO_REG_WRITE(unit, GENMEM_DATA1r, REG_PORT_ANY, 0, rv)

#define REG_READ_GLB_OVERFLOW_DROP_PKT_CNTr(unit, rvp) \
	ROBO_REG_READ(unit, GLB_OVERFLOW_DROP_PKT_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GLB_OVERFLOW_DROP_PKT_CNTr(unit, rv) \
	ROBO_REG_WRITE(unit, GLB_OVERFLOW_DROP_PKT_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_GLB_VLAN_ING_FILTER_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, GLB_VLAN_ING_FILTER_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GLB_VLAN_ING_FILTER_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, GLB_VLAN_ING_FILTER_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_GLOBAL_CONGESTION_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, GLOBAL_CONGESTION_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GLOBAL_CONGESTION_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, GLOBAL_CONGESTION_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_GLOBAL_TRUNK_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, GLOBAL_TRUNK_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GLOBAL_TRUNK_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, GLOBAL_TRUNK_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_GMII_IO_DS_SEL0r(unit, rvp) \
	ROBO_REG_READ(unit, GMII_IO_DS_SEL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GMII_IO_DS_SEL0r(unit, rv) \
	ROBO_REG_WRITE(unit, GMII_IO_DS_SEL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_GMII_IO_DS_SEL1r(unit, rvp) \
	ROBO_REG_READ(unit, GMII_IO_DS_SEL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GMII_IO_DS_SEL1r(unit, rv) \
	ROBO_REG_WRITE(unit, GMII_IO_DS_SEL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_GMII_IO_SR_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, GMII_IO_SR_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GMII_IO_SR_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, GMII_IO_SR_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_GMNGCFGr(unit, rvp) \
	ROBO_REG_READ(unit, GMNGCFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GMNGCFGr(unit, rv) \
	ROBO_REG_WRITE(unit, GMNGCFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_GREEN_MODE_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, GREEN_MODE_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GREEN_MODE_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, GREEN_MODE_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_GREEN_MODE_DEBUGr(unit, rvp) \
	ROBO_REG_READ(unit, GREEN_MODE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GREEN_MODE_DEBUGr(unit, rv) \
	ROBO_REG_WRITE(unit, GREEN_MODE_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_GREEN_MODE_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, GREEN_MODE_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GREEN_MODE_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, GREEN_MODE_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_GROUP_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, GROUP_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GROUP_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, GROUP_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_GRPADDR1r(unit, rvp) \
	ROBO_REG_READ(unit, GRPADDR1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GRPADDR1r(unit, rv) \
	ROBO_REG_WRITE(unit, GRPADDR1r, REG_PORT_ANY, 0, rv)

#define REG_READ_GRPADDR2r(unit, rvp) \
	ROBO_REG_READ(unit, GRPADDR2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GRPADDR2r(unit, rv) \
	ROBO_REG_WRITE(unit, GRPADDR2r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANADVr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANADVr, port, 0, rvp)
#define REG_WRITE_G_ANADVr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANADVr, port, 0, rv)

#define REG_READ_G_ANADV_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANADV_EXTr, port, 0, rvp)
#define REG_WRITE_G_ANADV_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANADV_EXTr, port, 0, rv)

#define REG_READ_G_ANADV_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANADV_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANADV_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANADV_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANADV_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANADV_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANADV_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANADV_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANADV_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANADV_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANADV_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANADV_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANADV_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANADV_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_ANADV_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANADV_EXT_PNr, port, 0, rv)

#define REG_READ_G_ANADV_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANADV_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANADV_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANADV_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANEXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANEXPr, port, 0, rvp)
#define REG_WRITE_G_ANEXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANEXPr, port, 0, rv)

#define REG_READ_G_ANEXP_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANEXP_EXTr, port, 0, rvp)
#define REG_WRITE_G_ANEXP_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANEXP_EXTr, port, 0, rv)

#define REG_READ_G_ANEXP_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANEXP_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANEXP_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANEXP_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANEXP_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANEXP_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANEXP_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANEXP_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANEXP_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANEXP_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANEXP_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANEXP_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANEXP_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANEXP_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_ANEXP_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANEXP_EXT_PNr, port, 0, rv)

#define REG_READ_G_ANEXP_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANEXP_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANEXP_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANEXP_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANLPAr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANLPAr, port, 0, rvp)
#define REG_WRITE_G_ANLPAr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANLPAr, port, 0, rv)

#define REG_READ_G_ANLPA_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANLPA_EXTr, port, 0, rvp)
#define REG_WRITE_G_ANLPA_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANLPA_EXTr, port, 0, rv)

#define REG_READ_G_ANLPA_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANLPA_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANLPA_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANLPA_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANLPA_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANLPA_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANLPA_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANLPA_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANLPA_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANLPA_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANLPA_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANLPA_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANLPA_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANLPA_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_ANLPA_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANLPA_EXT_PNr, port, 0, rv)

#define REG_READ_G_ANLPA_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANLPA_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANLPA_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANLPA_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANNXPr, port, 0, rvp)
#define REG_WRITE_G_ANNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANNXPr, port, 0, rv)

#define REG_READ_G_ANNXP_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANNXP_EXTr, port, 0, rvp)
#define REG_WRITE_G_ANNXP_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANNXP_EXTr, port, 0, rv)

#define REG_READ_G_ANNXP_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANNXP_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANNXP_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANNXP_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANNXP_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANNXP_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANNXP_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANNXP_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANNXP_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANNXP_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANNXP_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANNXP_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_ANNXP_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_ANNXP_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_ANNXP_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_ANNXP_EXT_PNr, port, 0, rv)

#define REG_READ_G_ANNXP_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_ANNXP_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_ANNXP_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_ANNXP_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_AUX_CTLr, port, 0, rvp)
#define REG_WRITE_G_AUX_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_AUX_CTLr, port, 0, rv)

#define REG_READ_G_AUX_CTL_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_AUX_CTL_EXTr, port, 0, rvp)
#define REG_WRITE_G_AUX_CTL_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_AUX_CTL_EXTr, port, 0, rv)

#define REG_READ_G_AUX_CTL_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_CTL_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_CTL_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_CTL_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_CTL_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_CTL_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_CTL_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_CTL_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_CTL_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_CTL_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_CTL_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_CTL_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_CTL_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_AUX_CTL_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_AUX_CTL_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_AUX_CTL_EXT_PNr, port, 0, rv)

#define REG_READ_G_AUX_CTL_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_CTL_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_CTL_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_CTL_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_AUX_STSr, port, 0, rvp)
#define REG_WRITE_G_AUX_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_AUX_STSr, port, 0, rv)

#define REG_READ_G_AUX_STS_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_AUX_STS_EXTr, port, 0, rvp)
#define REG_WRITE_G_AUX_STS_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_AUX_STS_EXTr, port, 0, rv)

#define REG_READ_G_AUX_STS_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_STS_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_STS_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_STS_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_STS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_STS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_STS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_STS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_STS_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_STS_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_STS_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_STS_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_AUX_STS_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_AUX_STS_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_AUX_STS_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_AUX_STS_EXT_PNr, port, 0, rv)

#define REG_READ_G_AUX_STS_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_AUX_STS_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_AUX_STS_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_AUX_STS_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_B1000T_CTLr, port, 0, rvp)
#define REG_WRITE_G_B1000T_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_CTLr, port, 0, rv)

#define REG_READ_G_B1000T_CTL_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_B1000T_CTL_EXTr, port, 0, rvp)
#define REG_WRITE_G_B1000T_CTL_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_CTL_EXTr, port, 0, rv)

#define REG_READ_G_B1000T_CTL_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_CTL_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_CTL_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_CTL_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_CTL_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_CTL_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_CTL_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_CTL_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_CTL_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_CTL_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_CTL_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_CTL_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_CTL_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_B1000T_CTL_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_B1000T_CTL_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_CTL_EXT_PNr, port, 0, rv)

#define REG_READ_G_B1000T_CTL_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_CTL_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_CTL_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_CTL_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_B1000T_STSr, port, 0, rvp)
#define REG_WRITE_G_B1000T_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_STSr, port, 0, rv)

#define REG_READ_G_B1000T_STS_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_B1000T_STS_EXTr, port, 0, rvp)
#define REG_WRITE_G_B1000T_STS_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_STS_EXTr, port, 0, rv)

#define REG_READ_G_B1000T_STS_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_STS_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_STS_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_STS_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_STS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_STS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_STS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_STS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_STS_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_STS_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_STS_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_STS_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_B1000T_STS_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_B1000T_STS_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_B1000T_STS_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_STS_EXT_PNr, port, 0, rv)

#define REG_READ_G_B1000T_STS_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_B1000T_STS_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_B1000T_STS_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_B1000T_STS_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENTr, port, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENTr, port, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_ADDRr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_ADDRr, port, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_ADDRr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_ADDRr, port, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_ADDR_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_ADDR_EXTr, port, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_ADDR_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_ADDR_EXTr, port, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_ADDR_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_ADDR_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_ADDR_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_ADDR_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_ADDR_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_ADDR_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_ADDR_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_ADDR_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_ADDR_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_ADDR_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_ADDR_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_ADDR_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_ADDR_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_ADDR_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_ADDR_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_ADDR_EXT_PNr, port, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_ADDR_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_ADDR_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_ADDR_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_ADDR_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_EXTr, port, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_EXTr, port, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_EXT_PNr, port, 0, rv)

#define REG_READ_G_DSP_COEFFICIENT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_DSP_COEFFICIENT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_DSP_COEFFICIENT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_DSP_COEFFICIENT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_EXP_ACCESSr(unit, rvp) \
	ROBO_REG_READ(unit, G_EXP_ACCESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_EXP_ACCESSr(unit, rv) \
	ROBO_REG_WRITE(unit, G_EXP_ACCESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_G_EXP_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, G_EXP_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_EXP_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, G_EXP_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_G_EXT_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_EXT_STSr, port, 0, rvp)
#define REG_WRITE_G_EXT_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_EXT_STSr, port, 0, rv)

#define REG_READ_G_EXT_STS_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_EXT_STS_EXTr, port, 0, rvp)
#define REG_WRITE_G_EXT_STS_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_EXT_STS_EXTr, port, 0, rv)

#define REG_READ_G_EXT_STS_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_EXT_STS_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_EXT_STS_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_EXT_STS_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_EXT_STS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_EXT_STS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_EXT_STS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_EXT_STS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_EXT_STS_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_EXT_STS_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_EXT_STS_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_EXT_STS_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_EXT_STS_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_EXT_STS_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_EXT_STS_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_EXT_STS_EXT_PNr, port, 0, rv)

#define REG_READ_G_EXT_STS_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_EXT_STS_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_EXT_STS_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_EXT_STS_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_FALSE_CARR_CNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_FALSE_CARR_CNTr, port, 0, rvp)
#define REG_WRITE_G_FALSE_CARR_CNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_FALSE_CARR_CNTr, port, 0, rv)

#define REG_READ_G_FALSE_CARR_CNT_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_FALSE_CARR_CNT_EXTr, port, 0, rvp)
#define REG_WRITE_G_FALSE_CARR_CNT_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_FALSE_CARR_CNT_EXTr, port, 0, rv)

#define REG_READ_G_FALSE_CARR_CNT_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_FALSE_CARR_CNT_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_FALSE_CARR_CNT_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_FALSE_CARR_CNT_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_FALSE_CARR_CNT_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_FALSE_CARR_CNT_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_FALSE_CARR_CNT_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_FALSE_CARR_CNT_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_FALSE_CARR_CNT_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_FALSE_CARR_CNT_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_FALSE_CARR_CNT_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_FALSE_CARR_CNT_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_FALSE_CARR_CNT_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_FALSE_CARR_CNT_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_FALSE_CARR_CNT_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_FALSE_CARR_CNT_EXT_PNr, port, 0, rv)

#define REG_READ_G_FALSE_CARR_CNT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_FALSE_CARR_CNT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_FALSE_CARR_CNT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_FALSE_CARR_CNT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_MSKr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_MSKr, port, 0, rvp)
#define REG_WRITE_G_INTERRUPT_MSKr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_MSKr, port, 0, rv)

#define REG_READ_G_INTERRUPT_MSK_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_MSK_EXTr, port, 0, rvp)
#define REG_WRITE_G_INTERRUPT_MSK_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_MSK_EXTr, port, 0, rv)

#define REG_READ_G_INTERRUPT_MSK_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_MSK_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_MSK_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_MSK_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_MSK_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_MSK_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_MSK_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_MSK_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_MSK_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_MSK_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_MSK_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_MSK_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_MSK_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_MSK_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_INTERRUPT_MSK_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_MSK_EXT_PNr, port, 0, rv)

#define REG_READ_G_INTERRUPT_MSK_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_MSK_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_MSK_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_MSK_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_STSr, port, 0, rvp)
#define REG_WRITE_G_INTERRUPT_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_STSr, port, 0, rv)

#define REG_READ_G_INTERRUPT_STS_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_STS_EXTr, port, 0, rvp)
#define REG_WRITE_G_INTERRUPT_STS_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_STS_EXTr, port, 0, rv)

#define REG_READ_G_INTERRUPT_STS_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_STS_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_STS_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_STS_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_STS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_STS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_STS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_STS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_STS_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_STS_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_STS_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_STS_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_INTERRUPT_STS_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_STS_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_INTERRUPT_STS_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_STS_EXT_PNr, port, 0, rv)

#define REG_READ_G_INTERRUPT_STS_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_INTERRUPT_STS_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_INTERRUPT_STS_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_INTERRUPT_STS_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_LPNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_LPNXPr, port, 0, rvp)
#define REG_WRITE_G_LPNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_LPNXPr, port, 0, rv)

#define REG_READ_G_LPNXP_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_LPNXP_EXTr, port, 0, rvp)
#define REG_WRITE_G_LPNXP_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_LPNXP_EXTr, port, 0, rv)

#define REG_READ_G_LPNXP_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_LPNXP_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_LPNXP_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_LPNXP_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_LPNXP_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_LPNXP_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_LPNXP_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_LPNXP_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_LPNXP_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_LPNXP_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_LPNXP_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_LPNXP_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_LPNXP_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_LPNXP_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_LPNXP_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_LPNXP_EXT_PNr, port, 0, rv)

#define REG_READ_G_LPNXP_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_LPNXP_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_LPNXP_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_LPNXP_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MASTER_SLAVE_SEEDr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MASTER_SLAVE_SEEDr, port, 0, rvp)
#define REG_WRITE_G_MASTER_SLAVE_SEEDr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MASTER_SLAVE_SEEDr, port, 0, rv)

#define REG_READ_G_MASTER_SLAVE_SEED_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MASTER_SLAVE_SEED_EXTr, port, 0, rvp)
#define REG_WRITE_G_MASTER_SLAVE_SEED_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MASTER_SLAVE_SEED_EXTr, port, 0, rv)

#define REG_READ_G_MASTER_SLAVE_SEED_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_MASTER_SLAVE_SEED_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MASTER_SLAVE_SEED_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MASTER_SLAVE_SEED_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MASTER_SLAVE_SEED_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_MASTER_SLAVE_SEED_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MASTER_SLAVE_SEED_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MASTER_SLAVE_SEED_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MASTER_SLAVE_SEED_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MASTER_SLAVE_SEED_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MASTER_SLAVE_SEED_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MASTER_SLAVE_SEED_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MASTER_SLAVE_SEED_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MASTER_SLAVE_SEED_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_MASTER_SLAVE_SEED_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MASTER_SLAVE_SEED_EXT_PNr, port, 0, rv)

#define REG_READ_G_MASTER_SLAVE_SEED_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MASTER_SLAVE_SEED_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MASTER_SLAVE_SEED_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MASTER_SLAVE_SEED_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIICTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MIICTLr, port, 0, rvp)
#define REG_WRITE_G_MIICTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MIICTLr, port, 0, rv)

#define REG_READ_G_MIICTL_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MIICTL_EXTr, port, 0, rvp)
#define REG_WRITE_G_MIICTL_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MIICTL_EXTr, port, 0, rv)

#define REG_READ_G_MIICTL_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIICTL_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIICTL_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIICTL_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIICTL_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIICTL_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIICTL_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIICTL_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIICTL_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIICTL_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIICTL_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIICTL_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIICTL_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MIICTL_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_MIICTL_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MIICTL_EXT_PNr, port, 0, rv)

#define REG_READ_G_MIICTL_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIICTL_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIICTL_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIICTL_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIISTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MIISTSr, port, 0, rvp)
#define REG_WRITE_G_MIISTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MIISTSr, port, 0, rv)

#define REG_READ_G_MIISTS_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MIISTS_EXTr, port, 0, rvp)
#define REG_WRITE_G_MIISTS_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MIISTS_EXTr, port, 0, rv)

#define REG_READ_G_MIISTS_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIISTS_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIISTS_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIISTS_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIISTS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIISTS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIISTS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIISTS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIISTS_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIISTS_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIISTS_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIISTS_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MIISTS_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MIISTS_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_MIISTS_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MIISTS_EXT_PNr, port, 0, rv)

#define REG_READ_G_MIISTS_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MIISTS_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MIISTS_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MIISTS_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MISC_SHADOWr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MISC_SHADOWr, port, 0, rvp)
#define REG_WRITE_G_MISC_SHADOWr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MISC_SHADOWr, port, 0, rv)

#define REG_READ_G_MISC_SHADOW_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MISC_SHADOW_EXTr, port, 0, rvp)
#define REG_WRITE_G_MISC_SHADOW_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MISC_SHADOW_EXTr, port, 0, rv)

#define REG_READ_G_MISC_SHADOW_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_MISC_SHADOW_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MISC_SHADOW_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MISC_SHADOW_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MISC_SHADOW_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_MISC_SHADOW_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MISC_SHADOW_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MISC_SHADOW_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MISC_SHADOW_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MISC_SHADOW_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MISC_SHADOW_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MISC_SHADOW_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_MISC_SHADOW_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_MISC_SHADOW_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_MISC_SHADOW_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_MISC_SHADOW_EXT_PNr, port, 0, rv)

#define REG_READ_G_MISC_SHADOW_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_MISC_SHADOW_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_MISC_SHADOW_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_MISC_SHADOW_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PCTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PCTLr, port, 0, rvp)
#define REG_WRITE_G_PCTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PCTLr, port, 0, rv)

#define REG_READ_G_PHYIDHr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHYIDHr, port, 0, rvp)
#define REG_WRITE_G_PHYIDHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDHr, port, 0, rv)

#define REG_READ_G_PHYIDH_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHYIDH_EXTr, port, 0, rvp)
#define REG_WRITE_G_PHYIDH_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDH_EXTr, port, 0, rv)

#define REG_READ_G_PHYIDH_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDH_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDH_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDH_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHYIDH_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDH_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDH_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDH_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHYIDH_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDH_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDH_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDH_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHYIDH_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHYIDH_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_PHYIDH_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDH_EXT_PNr, port, 0, rv)

#define REG_READ_G_PHYIDH_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDH_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDH_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDH_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHYIDLr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHYIDLr, port, 0, rvp)
#define REG_WRITE_G_PHYIDLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDLr, port, 0, rv)

#define REG_READ_G_PHYIDL_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHYIDL_EXTr, port, 0, rvp)
#define REG_WRITE_G_PHYIDL_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDL_EXTr, port, 0, rv)

#define REG_READ_G_PHYIDL_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDL_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDL_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDL_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHYIDL_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDL_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDL_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDL_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHYIDL_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDL_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDL_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDL_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHYIDL_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHYIDL_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_PHYIDL_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDL_EXT_PNr, port, 0, rv)

#define REG_READ_G_PHYIDL_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHYIDL_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHYIDL_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHYIDL_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_CTLr, port, 0, rvp)
#define REG_WRITE_G_PHY_EXT_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_CTLr, port, 0, rv)

#define REG_READ_G_PHY_EXT_CTL_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_CTL_EXTr, port, 0, rvp)
#define REG_WRITE_G_PHY_EXT_CTL_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_CTL_EXTr, port, 0, rv)

#define REG_READ_G_PHY_EXT_CTL_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_CTL_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_CTL_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_CTL_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_CTL_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_CTL_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_CTL_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_CTL_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_CTL_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_CTL_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_CTL_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_CTL_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_CTL_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_CTL_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_PHY_EXT_CTL_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_CTL_EXT_PNr, port, 0, rv)

#define REG_READ_G_PHY_EXT_CTL_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_CTL_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_CTL_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_CTL_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_STSr, port, 0, rvp)
#define REG_WRITE_G_PHY_EXT_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_STSr, port, 0, rv)

#define REG_READ_G_PHY_EXT_STS_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_STS_EXTr, port, 0, rvp)
#define REG_WRITE_G_PHY_EXT_STS_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_STS_EXTr, port, 0, rv)

#define REG_READ_G_PHY_EXT_STS_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_STS_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_STS_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_STS_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_STS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_STS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_STS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_STS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_STS_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_STS_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_STS_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_STS_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_PHY_EXT_STS_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_STS_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_PHY_EXT_STS_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_STS_EXT_PNr, port, 0, rv)

#define REG_READ_G_PHY_EXT_STS_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_PHY_EXT_STS_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_PHY_EXT_STS_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_PHY_EXT_STS_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_ERR_CNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_REC_ERR_CNTr, port, 0, rvp)
#define REG_WRITE_G_REC_ERR_CNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_REC_ERR_CNTr, port, 0, rv)

#define REG_READ_G_REC_ERR_CNT_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_REC_ERR_CNT_EXTr, port, 0, rvp)
#define REG_WRITE_G_REC_ERR_CNT_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_REC_ERR_CNT_EXTr, port, 0, rv)

#define REG_READ_G_REC_ERR_CNT_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_ERR_CNT_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_ERR_CNT_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_ERR_CNT_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_ERR_CNT_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_ERR_CNT_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_ERR_CNT_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_ERR_CNT_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_ERR_CNT_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_ERR_CNT_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_ERR_CNT_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_ERR_CNT_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_ERR_CNT_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_REC_ERR_CNT_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_REC_ERR_CNT_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_REC_ERR_CNT_EXT_PNr, port, 0, rv)

#define REG_READ_G_REC_ERR_CNT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_ERR_CNT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_ERR_CNT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_ERR_CNT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_NOTOK_CNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_REC_NOTOK_CNTr, port, 0, rvp)
#define REG_WRITE_G_REC_NOTOK_CNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_REC_NOTOK_CNTr, port, 0, rv)

#define REG_READ_G_REC_NOTOK_CNT_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_REC_NOTOK_CNT_EXTr, port, 0, rvp)
#define REG_WRITE_G_REC_NOTOK_CNT_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_REC_NOTOK_CNT_EXTr, port, 0, rv)

#define REG_READ_G_REC_NOTOK_CNT_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_NOTOK_CNT_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_NOTOK_CNT_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_NOTOK_CNT_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_NOTOK_CNT_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_NOTOK_CNT_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_NOTOK_CNT_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_NOTOK_CNT_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_NOTOK_CNT_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_NOTOK_CNT_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_NOTOK_CNT_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_NOTOK_CNT_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_REC_NOTOK_CNT_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_REC_NOTOK_CNT_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_REC_NOTOK_CNT_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_REC_NOTOK_CNT_EXT_PNr, port, 0, rv)

#define REG_READ_G_REC_NOTOK_CNT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_REC_NOTOK_CNT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_REC_NOTOK_CNT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_REC_NOTOK_CNT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST1r(unit, port, rvp) \
	ROBO_REG_READ(unit, G_TEST1r, port, 0, rvp)
#define REG_WRITE_G_TEST1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_TEST1r, port, 0, rv)

#define REG_READ_G_TEST2r(unit, port, rvp) \
	ROBO_REG_READ(unit, G_TEST2r, port, 0, rvp)
#define REG_WRITE_G_TEST2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_TEST2r, port, 0, rv)

#define REG_READ_G_TEST1_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_TEST1_EXTr, port, 0, rvp)
#define REG_WRITE_G_TEST1_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_TEST1_EXTr, port, 0, rv)

#define REG_READ_G_TEST1_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST1_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST1_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST1_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST1_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST1_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST1_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST1_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST1_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST1_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST1_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST1_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST1_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_TEST1_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_TEST1_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_TEST1_EXT_PNr, port, 0, rv)

#define REG_READ_G_TEST1_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST1_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST1_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST1_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST2_EXTr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_TEST2_EXTr, port, 0, rvp)
#define REG_WRITE_G_TEST2_EXTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_TEST2_EXTr, port, 0, rv)

#define REG_READ_G_TEST2_EXT_P4r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST2_EXT_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST2_EXT_P4r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST2_EXT_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST2_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST2_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST2_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST2_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST2_EXT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST2_EXT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST2_EXT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST2_EXT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_G_TEST2_EXT_PNr(unit, port, rvp) \
	ROBO_REG_READ(unit, G_TEST2_EXT_PNr, port, 0, rvp)
#define REG_WRITE_G_TEST2_EXT_PNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, G_TEST2_EXT_PNr, port, 0, rv)

#define REG_READ_G_TEST2_P7r(unit, rvp) \
	ROBO_REG_READ(unit, G_TEST2_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_G_TEST2_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, G_TEST2_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_HEARTBEAT_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, HEARTBEAT_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_HEARTBEAT_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, HEARTBEAT_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_HL_PRTC_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, HL_PRTC_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_HL_PRTC_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, HL_PRTC_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_HNDRD_ACTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, HNDRD_ACTLr, port, 0, rvp)
#define REG_WRITE_HNDRD_ACTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, HNDRD_ACTLr, port, 0, rv)

#define REG_READ_HNDRD_ASTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, HNDRD_ASTSr, port, 0, rvp)
#define REG_WRITE_HNDRD_ASTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, HNDRD_ASTSr, port, 0, rv)

#define REG_READ_HNDRD_FCSCNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, HNDRD_FCSCNTr, port, 0, rvp)
#define REG_WRITE_HNDRD_FCSCNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, HNDRD_FCSCNTr, port, 0, rv)

#define REG_READ_HNDRD_RECNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, HNDRD_RECNTr, port, 0, rvp)
#define REG_WRITE_HNDRD_RECNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, HNDRD_RECNTr, port, 0, rv)

#define REG_READ_IDDQ_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, IDDQ_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IDDQ_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, IDDQ_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_IEEE8021S_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, IEEE8021S_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IEEE8021S_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, IEEE8021S_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_IEEE8021S_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, IEEE8021S_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IEEE8021S_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, IEEE8021S_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_IEEE8021X_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, IEEE8021X_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IEEE8021X_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, IEEE8021X_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_IEEE8021X_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, IEEE8021X_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IEEE8021X_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, IEEE8021X_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_IFG_BYTESr(unit, rvp) \
	ROBO_REG_READ(unit, IFG_BYTESr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IFG_BYTESr(unit, rv) \
	ROBO_REG_WRITE(unit, IFG_BYTESr, REG_PORT_ANY, 0, rv)

#define REG_READ_IGMIRCTLr(unit, rvp) \
	ROBO_REG_READ(unit, IGMIRCTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IGMIRCTLr(unit, rv) \
	ROBO_REG_WRITE(unit, IGMIRCTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_IGMIRDIVr(unit, rvp) \
	ROBO_REG_READ(unit, IGMIRDIVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IGMIRDIVr(unit, rv) \
	ROBO_REG_WRITE(unit, IGMIRDIVr, REG_PORT_ANY, 0, rv)

#define REG_READ_IGMIRMACr(unit, rvp) \
	ROBO_REG_READ(unit, IGMIRMACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IGMIRMACr(unit, rv) \
	ROBO_REG_WRITE(unit, IGMIRMACr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP0_PRT_IDr(unit, rvp) \
	ROBO_REG_READ(unit, IMP0_PRT_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP0_PRT_IDr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP0_PRT_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP1_EGRESS_RATE_CTRL_CFG_REGr(unit, rvp) \
	ROBO_REG_READ(unit, IMP1_EGRESS_RATE_CTRL_CFG_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP1_EGRESS_RATE_CTRL_CFG_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP1_EGRESS_RATE_CTRL_CFG_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP1_PRT_IDr(unit, rvp) \
	ROBO_REG_READ(unit, IMP1_PRT_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP1_PRT_IDr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP1_PRT_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, IMP_CTLr, port, 0, rvp)
#define REG_WRITE_IMP_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, IMP_CTLr, port, 0, rv)

#define REG_READ_IMP_EGRESS_PKT_TC2CPCP_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_EGRESS_PKT_TC2CPCP_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_EGRESS_PKT_TC2CPCP_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_EGRESS_PKT_TC2CPCP_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_EGRESS_PKT_TC2PCP_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_EGRESS_PKT_TC2PCP_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_EGRESS_PKT_TC2PCP_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_EGRESS_PKT_TC2PCP_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_EGRESS_RATE_CTRL_CFG_REGr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_EGRESS_RATE_CTRL_CFG_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_EGRESS_RATE_CTRL_CFG_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_EGRESS_RATE_CTRL_CFG_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_LEVEL1_QOS_WEIGHTr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_LEVEL1_QOS_WEIGHTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_LEVEL1_QOS_WEIGHTr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_LEVEL1_QOS_WEIGHTr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_LEVEL2_QOS_WEIGHTr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_LEVEL2_QOS_WEIGHTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_LEVEL2_QOS_WEIGHTr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_LEVEL2_QOS_WEIGHTr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_LOW_QUEUE_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_LOW_QUEUE_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_LOW_QUEUE_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_LOW_QUEUE_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_LOW_QUEUE_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_LOW_QUEUE_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_LOW_QUEUE_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_LOW_QUEUE_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_LOW_QUEUE_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_LOW_QUEUE_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_LOW_QUEUE_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_LOW_QUEUE_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PCP2TCr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PCP2TCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PCP2TCr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PCP2TCr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PCP2TC_DEI0r(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PCP2TC_DEI0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PCP2TC_DEI0r(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PCP2TC_DEI0r, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PCP2TC_DEI1r(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PCP2TC_DEI1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PCP2TC_DEI1r(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PCP2TC_DEI1r, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PCTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, IMP_PCTLr, port, 0, rvp)
#define REG_WRITE_IMP_PCTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, IMP_PCTLr, port, 0, rv)

#define REG_READ_IMP_PORT_RED_BYTE_DROP_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PORT_RED_BYTE_DROP_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PORT_RED_BYTE_DROP_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PORT_RED_BYTE_DROP_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PORT_RED_PKT_DROP_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PORT_RED_PKT_DROP_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PORT_RED_PKT_DROP_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PORT_RED_PKT_DROP_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_PORT_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_PORT_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_PORT_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_PORT_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QOS_PRI_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QOS_PRI_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QOS_PRI_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QOS_PRI_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QOS_WEIGHTr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QOS_WEIGHTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QOS_WEIGHTr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QOS_WEIGHTr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE0_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE0_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE0_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE0_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE0_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE0_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE0_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE0_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE0_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE0_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE0_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE0_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE0_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE0_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE0_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE0_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE0_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE0_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE0_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE0_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE1_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE1_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE1_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE1_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE1_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE1_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE1_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE1_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE1_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE1_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE1_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE1_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE1_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE1_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE1_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE1_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE1_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE1_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE1_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE1_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE2_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE2_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE2_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE2_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE2_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE2_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE2_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE2_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE2_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE2_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE2_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE2_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE2_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE2_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE2_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE2_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE2_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE2_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE2_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE2_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE3_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE3_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE3_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE3_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE3_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE3_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE3_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE3_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE3_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE3_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE3_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE3_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE3_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE3_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE3_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE3_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE3_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE3_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE3_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE3_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE4_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE4_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE4_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE4_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE4_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE4_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE4_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE4_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE4_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE4_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE4_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE4_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE4_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE4_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE4_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE4_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE4_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE4_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE4_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE4_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE5_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE5_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE5_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE5_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE5_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE5_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE5_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE5_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE5_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE5_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE5_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE5_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE5_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE5_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE5_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE5_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE5_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE5_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE5_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE5_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE6_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE6_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE6_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE6_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE6_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE6_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE6_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE6_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE6_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE6_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE6_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE6_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE6_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE6_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE6_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE6_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE6_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE6_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE6_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE6_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE7_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE7_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE7_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE7_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE7_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE7_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE7_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE7_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE7_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE7_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE7_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE7_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE7_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE7_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE7_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE7_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_QUEUE7_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_QUEUE7_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_QUEUE7_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_QUEUE7_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_RGMII_CTL_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, IMP_RGMII_CTL_GPr, port, 0, rvp)
#define REG_WRITE_IMP_RGMII_CTL_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, IMP_RGMII_CTL_GPr, port, 0, rv)

#define REG_READ_IMP_RGMII_TIME_DLY_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, IMP_RGMII_TIME_DLY_GPr, port, 0, rvp)
#define REG_WRITE_IMP_RGMII_TIME_DLY_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, IMP_RGMII_TIME_DLY_GPr, port, 0, rv)

#define REG_READ_IMP_SLEEP_STSr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_SLEEP_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_SLEEP_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_SLEEP_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_SLEEP_TIMERr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_SLEEP_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_SLEEP_TIMERr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_SLEEP_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_SOFTWARE_EGRESS_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_SOFTWARE_EGRESS_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_SOFTWARE_EGRESS_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_SOFTWARE_EGRESS_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_TC2COS_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_TC2COS_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_TC2COS_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_TC2COS_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_IMP_TC_SEL_TABLEr(unit, rvp) \
	ROBO_REG_READ(unit, IMP_TC_SEL_TABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IMP_TC_SEL_TABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, IMP_TC_SEL_TABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_INGRESS_RMONr(unit, rvp) \
	ROBO_REG_READ(unit, INGRESS_RMONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INGRESS_RMONr(unit, rv) \
	ROBO_REG_WRITE(unit, INGRESS_RMONr, REG_PORT_ANY, 0, rv)

#define REG_READ_INGRESS_SFLOWr(unit, rvp) \
	ROBO_REG_READ(unit, INGRESS_SFLOWr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INGRESS_SFLOWr(unit, rv) \
	ROBO_REG_WRITE(unit, INGRESS_SFLOWr, REG_PORT_ANY, 0, rv)

#define REG_READ_INGRESS_SFLOW_PORTr(unit, rvp) \
	ROBO_REG_READ(unit, INGRESS_SFLOW_PORTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INGRESS_SFLOW_PORTr(unit, rv) \
	ROBO_REG_WRITE(unit, INGRESS_SFLOW_PORTr, REG_PORT_ANY, 0, rv)

#define REG_READ_INRANGEERRCOUNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, INRANGEERRCOUNTr, port, 0, rvp)
#define REG_WRITE_INRANGEERRCOUNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, INRANGEERRCOUNTr, port, 0, rv)

#define REG_READ_INRANGEERRPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, INRANGEERRPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INRANGEERRPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, INRANGEERRPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_INTERNAL_CPU_DEBUGr(unit, rvp) \
	ROBO_REG_READ(unit, INTERNAL_CPU_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INTERNAL_CPU_DEBUGr(unit, rv) \
	ROBO_REG_WRITE(unit, INTERNAL_CPU_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_INTERNAL_CPU_MII_PORT_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, INTERNAL_CPU_MII_PORT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INTERNAL_CPU_MII_PORT_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, INTERNAL_CPU_MII_PORT_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_INTERNAL_CPU_MMR_ADDRESSr(unit, rvp) \
	ROBO_REG_READ(unit, INTERNAL_CPU_MMR_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INTERNAL_CPU_MMR_ADDRESSr(unit, rv) \
	ROBO_REG_WRITE(unit, INTERNAL_CPU_MMR_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_INTERNAL_CPU_MMR_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, INTERNAL_CPU_MMR_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INTERNAL_CPU_MMR_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, INTERNAL_CPU_MMR_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_INTERRUPTr(unit, port, rvp) \
	ROBO_REG_READ(unit, INTERRUPTr, port, 0, rvp)
#define REG_WRITE_INTERRUPTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, INTERRUPTr, port, 0, rv)

#define REG_READ_INTERRUPT_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, INTERRUPT_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INTERRUPT_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, INTERRUPT_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_INT_ENr(unit, rvp) \
	ROBO_REG_READ(unit, INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INT_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_INT_MASKr(unit, rvp) \
	ROBO_REG_READ(unit, INT_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INT_MASKr(unit, rv) \
	ROBO_REG_WRITE(unit, INT_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_INT_STATr(unit, rvp) \
	ROBO_REG_READ(unit, INT_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INT_STATr(unit, rv) \
	ROBO_REG_WRITE(unit, INT_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_INT_STSr(unit, rvp) \
	ROBO_REG_READ(unit, INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INT_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_INT_TRIGGERr(unit, rvp) \
	ROBO_REG_READ(unit, INT_TRIGGERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_INT_TRIGGERr(unit, rv) \
	ROBO_REG_WRITE(unit, INT_TRIGGERr, REG_PORT_ANY, 0, rv)

#define REG_READ_IN_CPU_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, IN_CPU_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IN_CPU_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, IN_CPU_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_IO_DS_SEL0r(unit, rvp) \
	ROBO_REG_READ(unit, IO_DS_SEL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IO_DS_SEL0r(unit, rv) \
	ROBO_REG_WRITE(unit, IO_DS_SEL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_IO_DS_SEL2r(unit, rvp) \
	ROBO_REG_READ(unit, IO_DS_SEL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IO_DS_SEL2r(unit, rv) \
	ROBO_REG_WRITE(unit, IO_DS_SEL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_IO_SR_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, IO_SR_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IO_SR_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, IO_SR_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_IPG_SHRINK_2G_WAr(unit, rvp) \
	ROBO_REG_READ(unit, IPG_SHRINK_2G_WAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IPG_SHRINK_2G_WAr(unit, rv) \
	ROBO_REG_WRITE(unit, IPG_SHRINK_2G_WAr, REG_PORT_ANY, 0, rv)

#define REG_READ_IPG_SHRNK_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, IPG_SHRNK_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IPG_SHRNK_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, IPG_SHRNK_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_IRC_ALARM_THDr(unit, rvp) \
	ROBO_REG_READ(unit, IRC_ALARM_THDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IRC_ALARM_THDr(unit, rv) \
	ROBO_REG_WRITE(unit, IRC_ALARM_THDr, REG_PORT_ANY, 0, rv)

#define REG_READ_IRC_VIRTUAL_ZERO_THDr(unit, rvp) \
	ROBO_REG_READ(unit, IRC_VIRTUAL_ZERO_THDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IRC_VIRTUAL_ZERO_THDr(unit, rv) \
	ROBO_REG_WRITE(unit, IRC_VIRTUAL_ZERO_THDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ISP_SEL_PORTMAPr(unit, rvp) \
	ROBO_REG_READ(unit, ISP_SEL_PORTMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ISP_SEL_PORTMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, ISP_SEL_PORTMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_ISP_TPIDr(unit, rvp) \
	ROBO_REG_READ(unit, ISP_TPIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ISP_TPIDr(unit, rv) \
	ROBO_REG_WRITE(unit, ISP_TPIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_ISP_VIDr(unit, rvp) \
	ROBO_REG_READ(unit, ISP_VIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ISP_VIDr(unit, rv) \
	ROBO_REG_WRITE(unit, ISP_VIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_IVM_EVM_HIT_ENTRYr(unit, rvp) \
	ROBO_REG_READ(unit, IVM_EVM_HIT_ENTRYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_IVM_EVM_HIT_ENTRYr(unit, rv) \
	ROBO_REG_WRITE(unit, IVM_EVM_HIT_ENTRYr, REG_PORT_ANY, 0, rv)

#define REG_READ_JOIN_ALL_VLAN_ENr(unit, rvp) \
	ROBO_REG_READ(unit, JOIN_ALL_VLAN_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_JOIN_ALL_VLAN_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, JOIN_ALL_VLAN_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_JUMBOPKTr(unit, port, rvp) \
	ROBO_REG_READ(unit, JUMBOPKTr, port, 0, rvp)
#define REG_WRITE_JUMBOPKTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, JUMBOPKTr, port, 0, rv)

#define REG_READ_JUMBO_CTRL_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, JUMBO_CTRL_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_JUMBO_CTRL_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, JUMBO_CTRL_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_JUMBO_CTRL_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, JUMBO_CTRL_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_JUMBO_CTRL_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, JUMBO_CTRL_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_JUMBO_PORT_MASKr(unit, rvp) \
	ROBO_REG_READ(unit, JUMBO_PORT_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_JUMBO_PORT_MASKr(unit, rv) \
	ROBO_REG_WRITE(unit, JUMBO_PORT_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_L4PORT_RANGE_CHECKERr(unit, idx, rvp) \
	ROBO_REG_READ(unit, L4PORT_RANGE_CHECKERr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_L4PORT_RANGE_CHECKERr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, L4PORT_RANGE_CHECKERr, REG_PORT_ANY, idx, rv)

#define REG_READ_LCPLL_CTRL_Hr(unit, rvp) \
	ROBO_REG_READ(unit, LCPLL_CTRL_Hr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LCPLL_CTRL_Hr(unit, rv) \
	ROBO_REG_WRITE(unit, LCPLL_CTRL_Hr, REG_PORT_ANY, 0, rv)

#define REG_READ_LCPLL_CTRL_Lr(unit, rvp) \
	ROBO_REG_READ(unit, LCPLL_CTRL_Lr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LCPLL_CTRL_Lr(unit, rv) \
	ROBO_REG_WRITE(unit, LCPLL_CTRL_Lr, REG_PORT_ANY, 0, rv)

#define REG_READ_LCPLL_STATE_OUTPUTr(unit, rvp) \
	ROBO_REG_READ(unit, LCPLL_STATE_OUTPUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LCPLL_STATE_OUTPUTr(unit, rv) \
	ROBO_REG_WRITE(unit, LCPLL_STATE_OUTPUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_LDMETER_UPDATE_RATECTLr(unit, rvp) \
	ROBO_REG_READ(unit, LDMETER_UPDATE_RATECTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LDMETER_UPDATE_RATECTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LDMETER_UPDATE_RATECTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LEDA_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LEDA_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LEDA_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LEDA_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LEDA_STr(unit, rvp) \
	ROBO_REG_READ(unit, LEDA_STr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LEDA_STr(unit, rv) \
	ROBO_REG_WRITE(unit, LEDA_STr, REG_PORT_ANY, 0, rv)

#define REG_READ_LEDB_STr(unit, rvp) \
	ROBO_REG_READ(unit, LEDB_STr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LEDB_STr(unit, rv) \
	ROBO_REG_WRITE(unit, LEDB_STr, REG_PORT_ANY, 0, rv)

#define REG_READ_LEDC_STr(unit, rvp) \
	ROBO_REG_READ(unit, LEDC_STr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LEDC_STr(unit, rv) \
	ROBO_REG_WRITE(unit, LEDC_STr, REG_PORT_ANY, 0, rv)

#define REG_READ_LEDD_STr(unit, rvp) \
	ROBO_REG_READ(unit, LEDD_STr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LEDD_STr(unit, rv) \
	ROBO_REG_WRITE(unit, LEDD_STr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, LED_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_EN_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, LED_EN_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_EN_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_EN_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_FLSH_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LED_FLSH_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_FLSH_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_FLSH_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_FUNC0_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LED_FUNC0_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_FUNC0_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_FUNC0_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_FUNC0_EXTD_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LED_FUNC0_EXTD_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_FUNC0_EXTD_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_FUNC0_EXTD_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_FUNC1_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LED_FUNC1_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_FUNC1_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_FUNC1_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_FUNC1_EXTD_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LED_FUNC1_EXTD_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_FUNC1_EXTD_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_FUNC1_EXTD_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_FUNC_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, LED_FUNC_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_FUNC_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_FUNC_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_MODE_MAP_0r(unit, rvp) \
	ROBO_REG_READ(unit, LED_MODE_MAP_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_MODE_MAP_0r(unit, rv) \
	ROBO_REG_WRITE(unit, LED_MODE_MAP_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_MODE_MAP_1r(unit, rvp) \
	ROBO_REG_READ(unit, LED_MODE_MAP_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_MODE_MAP_1r(unit, rv) \
	ROBO_REG_WRITE(unit, LED_MODE_MAP_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_OPTIONSr(unit, rvp) \
	ROBO_REG_READ(unit, LED_OPTIONSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_OPTIONSr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_OPTIONSr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_OUTPUT_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, LED_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_OUTPUT_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_PORTMAPr(unit, rvp) \
	ROBO_REG_READ(unit, LED_PORTMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_PORTMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_PORTMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_REFLSH_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LED_REFLSH_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_REFLSH_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LED_REFLSH_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LINK_STS_INT_ENr(unit, rvp) \
	ROBO_REG_READ(unit, LINK_STS_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LINK_STS_INT_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, LINK_STS_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_LNKSTSr(unit, rvp) \
	ROBO_REG_READ(unit, LNKSTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LNKSTSr(unit, rv) \
	ROBO_REG_WRITE(unit, LNKSTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_LNKSTSCHGr(unit, rvp) \
	ROBO_REG_READ(unit, LNKSTSCHGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LNKSTSCHGr(unit, rv) \
	ROBO_REG_WRITE(unit, LNKSTSCHGr, REG_PORT_ANY, 0, rv)

#define REG_READ_LOW_POWER_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, LOW_POWER_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LOW_POWER_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, LOW_POWER_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LOW_POWER_EXP1r(unit, rvp) \
	ROBO_REG_READ(unit, LOW_POWER_EXP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LOW_POWER_EXP1r(unit, rv) \
	ROBO_REG_WRITE(unit, LOW_POWER_EXP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_LOW_QUEUE_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, LOW_QUEUE_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LOW_QUEUE_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, LOW_QUEUE_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_LOW_QUEUE_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, LOW_QUEUE_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LOW_QUEUE_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, LOW_QUEUE_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_LPDET_CFGr(unit, rvp) \
	ROBO_REG_READ(unit, LPDET_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LPDET_CFGr(unit, rv) \
	ROBO_REG_WRITE(unit, LPDET_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_LPDET_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, LPDET_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LPDET_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, LPDET_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_LPDET_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, LPDET_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LPDET_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, LPDET_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_LPDET_SAr(unit, rvp) \
	ROBO_REG_READ(unit, LPDET_SAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LPDET_SAr(unit, rv) \
	ROBO_REG_WRITE(unit, LPDET_SAr, REG_PORT_ANY, 0, rv)

#define REG_READ_LPI_STS_CHG_INT_ENr(unit, rvp) \
	ROBO_REG_READ(unit, LPI_STS_CHG_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LPI_STS_CHG_INT_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, LPI_STS_CHG_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_LPNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, LPNXPr, port, 0, rvp)
#define REG_WRITE_LPNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, LPNXPr, port, 0, rv)

#define REG_READ_LPNXP_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, LPNXP_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LPNXP_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, LPNXP_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_LP_STA_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, LP_STA_GPr, port, 0, rvp)
#define REG_WRITE_LP_STA_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, LP_STA_GPr, port, 0, rv)

#define REG_READ_LRN_CNT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, LRN_CNT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LRN_CNT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, LRN_CNT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LSA_MII_PORTr(unit, rvp) \
	ROBO_REG_READ(unit, LSA_MII_PORTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LSA_MII_PORTr(unit, rv) \
	ROBO_REG_WRITE(unit, LSA_MII_PORTr, REG_PORT_ANY, 0, rv)

#define REG_READ_LSA_PORTr(unit, port, rvp) \
	ROBO_REG_READ(unit, LSA_PORTr, port, 0, rvp)
#define REG_WRITE_LSA_PORTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, LSA_PORTr, port, 0, rv)

#define REG_READ_LSA_PORT7r(unit, rvp) \
	ROBO_REG_READ(unit, LSA_PORT7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LSA_PORT7r(unit, rv) \
	ROBO_REG_WRITE(unit, LSA_PORT7r, REG_PORT_ANY, 0, rv)

#define REG_READ_MAC2VLAN_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, MAC2VLAN_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAC2VLAN_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MAC2VLAN_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MAC_FM_DROP_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, MAC_FM_DROP_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAC_FM_DROP_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MAC_FM_DROP_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MAC_LIMIT_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, MAC_LIMIT_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAC_LIMIT_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, MAC_LIMIT_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MAC_LIMIT_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, MAC_LIMIT_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAC_LIMIT_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, MAC_LIMIT_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MAC_TRUNK_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, MAC_TRUNK_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAC_TRUNK_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MAC_TRUNK_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MARLA_FWD_ENTRY0r(unit, rvp) \
	ROBO_REG_READ(unit, MARLA_FWD_ENTRY0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MARLA_FWD_ENTRY0r(unit, rv) \
	ROBO_REG_WRITE(unit, MARLA_FWD_ENTRY0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MARLA_FWD_ENTRY1r(unit, rvp) \
	ROBO_REG_READ(unit, MARLA_FWD_ENTRY1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MARLA_FWD_ENTRY1r(unit, rv) \
	ROBO_REG_WRITE(unit, MARLA_FWD_ENTRY1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MARLA_SRCH_RSLTr(unit, rvp) \
	ROBO_REG_READ(unit, MARLA_SRCH_RSLTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MARLA_SRCH_RSLTr(unit, rv) \
	ROBO_REG_WRITE(unit, MARLA_SRCH_RSLTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MARLA_SRCH_RSLT_0r(unit, rvp) \
	ROBO_REG_READ(unit, MARLA_SRCH_RSLT_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MARLA_SRCH_RSLT_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MARLA_SRCH_RSLT_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MARLA_SRCH_RSLT_1r(unit, rvp) \
	ROBO_REG_READ(unit, MARLA_SRCH_RSLT_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MARLA_SRCH_RSLT_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MARLA_SRCH_RSLT_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MAX_ICMPV4_SIZEr(unit, rvp) \
	ROBO_REG_READ(unit, MAX_ICMPV4_SIZEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAX_ICMPV4_SIZEr(unit, rv) \
	ROBO_REG_WRITE(unit, MAX_ICMPV4_SIZEr, REG_PORT_ANY, 0, rv)

#define REG_READ_MAX_ICMPV4_SIZE_REGr(unit, rvp) \
	ROBO_REG_READ(unit, MAX_ICMPV4_SIZE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAX_ICMPV4_SIZE_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, MAX_ICMPV4_SIZE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_MAX_ICMPV6_SIZEr(unit, rvp) \
	ROBO_REG_READ(unit, MAX_ICMPV6_SIZEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAX_ICMPV6_SIZEr(unit, rv) \
	ROBO_REG_WRITE(unit, MAX_ICMPV6_SIZEr, REG_PORT_ANY, 0, rv)

#define REG_READ_MAX_ICMPV6_SIZE_REGr(unit, rvp) \
	ROBO_REG_READ(unit, MAX_ICMPV6_SIZE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MAX_ICMPV6_SIZE_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, MAX_ICMPV6_SIZE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDC_EXTEND_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, MDC_EXTEND_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDC_EXTEND_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, MDC_EXTEND_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_ADDR_Pr(unit, port, rvp) \
	ROBO_REG_READ(unit, MDIO_ADDR_Pr, port, 0, rvp)
#define REG_WRITE_MDIO_ADDR_Pr(unit, port, rv) \
	ROBO_REG_WRITE(unit, MDIO_ADDR_Pr, port, 0, rv)

#define REG_READ_MDIO_ADDR_P8r(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_ADDR_P8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_ADDR_P8r(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_ADDR_P8r, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_ADDR_WANr(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_ADDR_WANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_ADDR_WANr(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_ADDR_WANr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_BASE_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_BASE_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_BASE_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_BASE_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_DIRECT_ACCESSr(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_DIRECT_ACCESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_DIRECT_ACCESSr(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_DIRECT_ACCESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_IMP_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_IMP_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_IMP_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_IMP_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_PORT4_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_PORT4_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_PORT4_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_PORT4_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_PORT7_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_PORT7_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_PORT7_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_PORT7_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MDIO_PORT_ADDRr(unit, idx, rvp) \
	ROBO_REG_READ(unit, MDIO_PORT_ADDRr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_MDIO_PORT_ADDRr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, MDIO_PORT_ADDRr, REG_PORT_ANY, idx, rv)

#define REG_READ_MDIO_WAN_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MDIO_WAN_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MDIO_WAN_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MDIO_WAN_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEMORY_TEST_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, MEMORY_TEST_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEMORY_TEST_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, MEMORY_TEST_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEMORY_TEST_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEMORY_TEST_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEMORY_TEST_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEMORY_TEST_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ADDR_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ADDR_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ADDR_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ADDR_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ADDR_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ADDR_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ADDR_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ADDR_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ADDR_2r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ADDR_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ADDR_2r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ADDR_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ADDR_3r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ADDR_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ADDR_3r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ADDR_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ARL_B0_HIr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ARL_B0_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ARL_B0_HIr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ARL_B0_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ARL_B0_LOr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ARL_B0_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ARL_B0_LOr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ARL_B0_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ARL_B1_HIr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ARL_B1_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ARL_B1_HIr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ARL_B1_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ARL_B1_LOr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ARL_B1_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ARL_B1_LOr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ARL_B1_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ARL_HIGHr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ARL_HIGHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ARL_HIGHr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ARL_HIGHr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ARL_LOWr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ARL_LOWr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ARL_LOWr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ARL_LOWr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_BFC_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_BFC_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_BFC_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_BFC_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_BFC_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_BFC_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_BFC_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_BFC_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_BTM_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_BTM_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_BTM_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_BTM_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_BTM_DATA0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_BTM_DATA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_BTM_DATA0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_BTM_DATA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_BTM_DATA1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_BTM_DATA1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_BTM_DATA1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_BTM_DATA1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_2r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_2r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_3r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_3r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_4r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_4r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_5r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_5r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_6r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_6r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_7r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_7r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_HIGHr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_HIGHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_HIGHr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_HIGHr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DATA_LOWr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DATA_LOWr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DATA_LOWr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DATA_LOWr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DEBUG_DATA_0_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DEBUG_DATA_0_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DEBUG_DATA_0_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DEBUG_DATA_0_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DEBUG_DATA_0_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DEBUG_DATA_0_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DEBUG_DATA_0_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DEBUG_DATA_0_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DEBUG_DATA_1_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DEBUG_DATA_1_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DEBUG_DATA_1_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DEBUG_DATA_1_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_DEBUG_DATA_1_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_DEBUG_DATA_1_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_DEBUG_DATA_1_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_DEBUG_DATA_1_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ECC_ERR_INT_ENr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ECC_ERR_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ECC_ERR_INT_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ECC_ERR_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_ECC_ERR_INT_STSr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_ECC_ERR_INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_ECC_ERR_INT_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_ECC_ERR_INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA2r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA2r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA3r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA3r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA4r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA4r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA4r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA5r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA5r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA6r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA6r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA6r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_FRM_DATA7r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_FRM_DATA7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_FRM_DATA7r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_FRM_DATA7r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_INDEXr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_INDEXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_INDEXr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_INDEXr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_2r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_2r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_3r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_3r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_4r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_4r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_5r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_5r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_6r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_6r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_KEY_7r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_KEY_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_KEY_7r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_KEY_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_MARL_B0_HIr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_MARL_B0_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_MARL_B0_HIr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_MARL_B0_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_MARL_B0_LOr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_MARL_B0_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_MARL_B0_LOr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_MARL_B0_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_MARL_B1_HIr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_MARL_B1_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_MARL_B1_HIr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_MARL_B1_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_MARL_B1_LOr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_MARL_B1_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_MARL_B1_LOr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_MARL_B1_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_MARL_HIGHr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_MARL_HIGHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_MARL_HIGHr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_MARL_HIGHr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_MARL_LOWr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_MARL_LOWr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_MARL_LOWr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_MARL_LOWr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_MISC_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_MISC_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_MISC_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_MISC_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_PSM_VDD_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_PSM_VDD_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_PSM_VDD_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_PSM_VDD_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_SRCH_ADDR_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_SRCH_ADDR_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_SRCH_ADDR_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_SRCH_ADDR_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_SRCH_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_SRCH_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_SRCH_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_SRCH_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_SRCH_DATA_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_SRCH_DATA_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_SRCH_DATA_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_SRCH_DATA_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_SRCH_DATA_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_SRCH_DATA_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_SRCH_DATA_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_SRCH_DATA_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_SRCH_INDEXr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_SRCH_INDEXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_SRCH_INDEXr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_SRCH_INDEXr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_SRCH_KEY_2r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_SRCH_KEY_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_SRCH_KEY_2r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_SRCH_KEY_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL2r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL2r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL3r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL3r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL4r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL4r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL4r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL5r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL5r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL_0r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL_0r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_TEST_CTRL_3r(unit, rvp) \
	ROBO_REG_READ(unit, MEM_TEST_CTRL_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_TEST_CTRL_3r(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_TEST_CTRL_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MEM_VLAN_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, MEM_VLAN_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MEM_VLAN_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, MEM_VLAN_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIBDIGA_PAGEr(unit, rvp) \
	ROBO_REG_READ(unit, MIBDIGA_PAGEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIBDIGA_PAGEr(unit, rv) \
	ROBO_REG_WRITE(unit, MIBDIGA_PAGEr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIBKILLOVRr(unit, rvp) \
	ROBO_REG_READ(unit, MIBKILLOVRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIBKILLOVRr(unit, rv) \
	ROBO_REG_WRITE(unit, MIBKILLOVRr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIB_GD_FM_MAX_SIZEr(unit, rvp) \
	ROBO_REG_READ(unit, MIB_GD_FM_MAX_SIZEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIB_GD_FM_MAX_SIZEr(unit, rv) \
	ROBO_REG_WRITE(unit, MIB_GD_FM_MAX_SIZEr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIB_PORT_SELr(unit, rvp) \
	ROBO_REG_READ(unit, MIB_PORT_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIB_PORT_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, MIB_PORT_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIB_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, MIB_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIB_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, MIB_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIB_SNAPSHOT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, MIB_SNAPSHOT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIB_SNAPSHOT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MIB_SNAPSHOT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIICTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, MIICTLr, port, 0, rvp)
#define REG_WRITE_MIICTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, MIICTLr, port, 0, rv)

#define REG_READ_MIICTL_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, MIICTL_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIICTL_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, MIICTL_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MIISTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, MIISTSr, port, 0, rvp)
#define REG_WRITE_MIISTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, MIISTSr, port, 0, rv)

#define REG_READ_MIISTS_EXT_P5r(unit, rvp) \
	ROBO_REG_READ(unit, MIISTS_EXT_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIISTS_EXT_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, MIISTS_EXT_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MII_PCTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, MII_PCTLr, port, 0, rvp)
#define REG_WRITE_MII_PCTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, MII_PCTLr, port, 0, rv)

#define REG_READ_MINIMUM_TCP_HDR_SZr(unit, rvp) \
	ROBO_REG_READ(unit, MINIMUM_TCP_HDR_SZr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MINIMUM_TCP_HDR_SZr(unit, rv) \
	ROBO_REG_WRITE(unit, MINIMUM_TCP_HDR_SZr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIN_TCP_HEADER_SIZEr(unit, rvp) \
	ROBO_REG_READ(unit, MIN_TCP_HEADER_SIZEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIN_TCP_HEADER_SIZEr(unit, rv) \
	ROBO_REG_WRITE(unit, MIN_TCP_HEADER_SIZEr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIRCAPCTLr(unit, rvp) \
	ROBO_REG_READ(unit, MIRCAPCTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIRCAPCTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MIRCAPCTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIRRORCTLr(unit, rvp) \
	ROBO_REG_READ(unit, MIRRORCTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MIRRORCTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MIRRORCTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MISC_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, MISC_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MISC_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MISC_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MLF_DROP_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, MLF_DROP_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MLF_DROP_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, MLF_DROP_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_MLF_IPMC_FWD_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, MLF_IPMC_FWD_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MLF_IPMC_FWD_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, MLF_IPMC_FWD_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_MNGMODE_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, MNGMODE_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MNGMODE_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, MNGMODE_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MNGMODE_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, MNGMODE_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MNGMODE_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, MNGMODE_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MNGPIDr(unit, rvp) \
	ROBO_REG_READ(unit, MNGPIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MNGPIDr(unit, rv) \
	ROBO_REG_WRITE(unit, MNGPIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_MODEL_IDr(unit, rvp) \
	ROBO_REG_READ(unit, MODEL_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MODEL_IDr(unit, rv) \
	ROBO_REG_WRITE(unit, MODEL_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_MODULE_ID0r(unit, rvp) \
	ROBO_REG_READ(unit, MODULE_ID0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MODULE_ID0r(unit, rv) \
	ROBO_REG_WRITE(unit, MODULE_ID0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MODULE_ID1r(unit, rvp) \
	ROBO_REG_READ(unit, MODULE_ID1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MODULE_ID1r(unit, rv) \
	ROBO_REG_WRITE(unit, MODULE_ID1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TOTAL_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TOTAL_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TOTAL_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TOTAL_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ0_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ0_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ0_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ0_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ1_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ1_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ1_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ1_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ2_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ2_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ2_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ2_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ3_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ3_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ3_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ3_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ4_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ4_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ4_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ4_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ5_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ5_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ5_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ5_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ6_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ6_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ6_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ6_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TXQ7_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TXQ7_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TXQ7_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TXQ7_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_MONITOR_TX_PORT_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, MONITOR_TX_PORT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MONITOR_TX_PORT_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, MONITOR_TX_PORT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_MPORTVEC0r(unit, rvp) \
	ROBO_REG_READ(unit, MPORTVEC0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MPORTVEC0r(unit, rv) \
	ROBO_REG_WRITE(unit, MPORTVEC0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MPORTVEC1r(unit, rvp) \
	ROBO_REG_READ(unit, MPORTVEC1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MPORTVEC1r(unit, rv) \
	ROBO_REG_WRITE(unit, MPORTVEC1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MPORTVEC2r(unit, rvp) \
	ROBO_REG_READ(unit, MPORTVEC2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MPORTVEC2r(unit, rv) \
	ROBO_REG_WRITE(unit, MPORTVEC2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MPORTVEC3r(unit, rvp) \
	ROBO_REG_READ(unit, MPORTVEC3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MPORTVEC3r(unit, rv) \
	ROBO_REG_WRITE(unit, MPORTVEC3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MPORTVEC4r(unit, rvp) \
	ROBO_REG_READ(unit, MPORTVEC4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MPORTVEC4r(unit, rv) \
	ROBO_REG_WRITE(unit, MPORTVEC4r, REG_PORT_ANY, 0, rv)

#define REG_READ_MPORTVEC5r(unit, rvp) \
	ROBO_REG_READ(unit, MPORTVEC5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MPORTVEC5r(unit, rv) \
	ROBO_REG_WRITE(unit, MPORTVEC5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MR_STAr(unit, rvp) \
	ROBO_REG_READ(unit, MR_STAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MR_STAr(unit, rv) \
	ROBO_REG_WRITE(unit, MR_STAr, REG_PORT_ANY, 0, rv)

#define REG_READ_MST_AGEr(unit, rvp) \
	ROBO_REG_READ(unit, MST_AGEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MST_AGEr(unit, rv) \
	ROBO_REG_WRITE(unit, MST_AGEr, REG_PORT_ANY, 0, rv)

#define REG_READ_MST_CONr(unit, rvp) \
	ROBO_REG_READ(unit, MST_CONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MST_CONr(unit, rv) \
	ROBO_REG_WRITE(unit, MST_CONr, REG_PORT_ANY, 0, rv)

#define REG_READ_MST_TABr(unit, idx, rvp) \
	ROBO_REG_READ(unit, MST_TABr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_MST_TABr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, MST_TABr, REG_PORT_ANY, idx, rv)

#define REG_READ_MST_TBLr(unit, idx, rvp) \
	ROBO_REG_READ(unit, MST_TBLr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_MST_TBLr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, MST_TBLr, REG_PORT_ANY, idx, rv)

#define REG_READ_MULTIPORT_ADDR0r(unit, rvp) \
	ROBO_REG_READ(unit, MULTIPORT_ADDR0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MULTIPORT_ADDR0r(unit, rv) \
	ROBO_REG_WRITE(unit, MULTIPORT_ADDR0r, REG_PORT_ANY, 0, rv)

#define REG_READ_MULTIPORT_ADDR1r(unit, rvp) \
	ROBO_REG_READ(unit, MULTIPORT_ADDR1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MULTIPORT_ADDR1r(unit, rv) \
	ROBO_REG_WRITE(unit, MULTIPORT_ADDR1r, REG_PORT_ANY, 0, rv)

#define REG_READ_MULTIPORT_ADDR2r(unit, rvp) \
	ROBO_REG_READ(unit, MULTIPORT_ADDR2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MULTIPORT_ADDR2r(unit, rv) \
	ROBO_REG_WRITE(unit, MULTIPORT_ADDR2r, REG_PORT_ANY, 0, rv)

#define REG_READ_MULTIPORT_ADDR3r(unit, rvp) \
	ROBO_REG_READ(unit, MULTIPORT_ADDR3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MULTIPORT_ADDR3r(unit, rv) \
	ROBO_REG_WRITE(unit, MULTIPORT_ADDR3r, REG_PORT_ANY, 0, rv)

#define REG_READ_MULTIPORT_ADDR4r(unit, rvp) \
	ROBO_REG_READ(unit, MULTIPORT_ADDR4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MULTIPORT_ADDR4r(unit, rv) \
	ROBO_REG_WRITE(unit, MULTIPORT_ADDR4r, REG_PORT_ANY, 0, rv)

#define REG_READ_MULTIPORT_ADDR5r(unit, rvp) \
	ROBO_REG_READ(unit, MULTIPORT_ADDR5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MULTIPORT_ADDR5r(unit, rv) \
	ROBO_REG_WRITE(unit, MULTIPORT_ADDR5r, REG_PORT_ANY, 0, rv)

#define REG_READ_MULTI_PORT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, MULTI_PORT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_MULTI_PORT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, MULTI_PORT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NEW_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, NEW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NEW_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, NEW_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NEW_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, NEW_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NEW_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, NEW_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NEW_PRI_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, NEW_PRI_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NEW_PRI_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, NEW_PRI_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_DPLL_1r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_DPLL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_DPLL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_DPLL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_DPLL_4r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_DPLL_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_DPLL_4r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_DPLL_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_DPLL_5r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_DPLL_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_DPLL_5r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_DPLL_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_DPLL_6r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_DPLL_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_DPLL_6r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_DPLL_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_DPLL_2_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, NSE_DPLL_2_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_NSE_DPLL_2_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, NSE_DPLL_2_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_NSE_DPLL_3_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, NSE_DPLL_3_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_NSE_DPLL_3_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, NSE_DPLL_3_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_NSE_DPLL_7_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, NSE_DPLL_7_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_NSE_DPLL_7_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, NSE_DPLL_7_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_NSE_NCO_4r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_4r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_6r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_6r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_1_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_1_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_NSE_NCO_1_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_1_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_NSE_NCO_2_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_2_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_NSE_NCO_2_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_2_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_NSE_NCO_3_0r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_3_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_3_0r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_3_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_3_1r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_3_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_3_1r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_3_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_3_2r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_3_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_3_2r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_3_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_5_0r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_5_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_5_0r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_5_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_5_1r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_5_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_5_1r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_5_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_5_2r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_5_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_5_2r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_5_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_7_0r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_7_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_7_0r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_7_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_NSE_NCO_7_1r(unit, rvp) \
	ROBO_REG_READ(unit, NSE_NCO_7_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NSE_NCO_7_1r(unit, rv) \
	ROBO_REG_WRITE(unit, NSE_NCO_7_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_OOB_PAUSE_ENr(unit, rvp) \
	ROBO_REG_READ(unit, OOB_PAUSE_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OOB_PAUSE_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, OOB_PAUSE_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTHER_CHECKERr(unit, rvp) \
	ROBO_REG_READ(unit, OTHER_CHECKERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTHER_CHECKERr(unit, rv) \
	ROBO_REG_WRITE(unit, OTHER_CHECKERr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTHER_OTPIDr(unit, rvp) \
	ROBO_REG_READ(unit, OTHER_OTPIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTHER_OTPIDr(unit, rv) \
	ROBO_REG_WRITE(unit, OTHER_OTPIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTHER_TABLE_DATA0r(unit, rvp) \
	ROBO_REG_READ(unit, OTHER_TABLE_DATA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTHER_TABLE_DATA0r(unit, rv) \
	ROBO_REG_WRITE(unit, OTHER_TABLE_DATA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_OTHER_TABLE_DATA1r(unit, rvp) \
	ROBO_REG_READ(unit, OTHER_TABLE_DATA1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTHER_TABLE_DATA1r(unit, rv) \
	ROBO_REG_WRITE(unit, OTHER_TABLE_DATA1r, REG_PORT_ANY, 0, rv)

#define REG_READ_OTHER_TABLE_DATA2r(unit, rvp) \
	ROBO_REG_READ(unit, OTHER_TABLE_DATA2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTHER_TABLE_DATA2r(unit, rv) \
	ROBO_REG_WRITE(unit, OTHER_TABLE_DATA2r, REG_PORT_ANY, 0, rv)

#define REG_READ_OTHER_TABLE_INDEXr(unit, rvp) \
	ROBO_REG_READ(unit, OTHER_TABLE_INDEXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTHER_TABLE_INDEXr(unit, rv) \
	ROBO_REG_WRITE(unit, OTHER_TABLE_INDEXr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTP_ADDR_REGr(unit, rvp) \
	ROBO_REG_READ(unit, OTP_ADDR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTP_ADDR_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, OTP_ADDR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTP_CTL_REGr(unit, rvp) \
	ROBO_REG_READ(unit, OTP_CTL_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTP_CTL_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, OTP_CTL_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTP_CTL_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, OTP_CTL_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTP_CTL_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, OTP_CTL_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_OTP_CTL_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, OTP_CTL_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTP_CTL_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, OTP_CTL_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_OTP_RD_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, OTP_RD_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTP_RD_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, OTP_RD_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTP_STS_REGr(unit, rvp) \
	ROBO_REG_READ(unit, OTP_STS_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTP_STS_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, OTP_STS_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_OTP_WR_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, OTP_WR_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OTP_WR_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, OTP_WR_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_OUTOFRANGEERRPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, OUTOFRANGEERRPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_OUTOFRANGEERRPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, OUTOFRANGEERRPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_OUTRANGEERRCOUNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, OUTRANGEERRCOUNTr, port, 0, rvp)
#define REG_WRITE_OUTRANGEERRCOUNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, OUTRANGEERRCOUNTr, port, 0, rv)

#define REG_READ_P1588_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, P1588_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P1588_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, P1588_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_P4_RGMII_TIME_DLY_GPr(unit, rvp) \
	ROBO_REG_READ(unit, P4_RGMII_TIME_DLY_GPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P4_RGMII_TIME_DLY_GPr(unit, rv) \
	ROBO_REG_WRITE(unit, P4_RGMII_TIME_DLY_GPr, REG_PORT_ANY, 0, rv)

#define REG_READ_P5_RGMII_TIME_DLY_GPr(unit, rvp) \
	ROBO_REG_READ(unit, P5_RGMII_TIME_DLY_GPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P5_RGMII_TIME_DLY_GPr(unit, rv) \
	ROBO_REG_WRITE(unit, P5_RGMII_TIME_DLY_GPr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, P7_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_EGRESS_PKT_TC2CPCP_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, P7_EGRESS_PKT_TC2CPCP_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_EGRESS_PKT_TC2CPCP_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_EGRESS_PKT_TC2CPCP_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_EGRESS_PKT_TC2PCP_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, P7_EGRESS_PKT_TC2PCP_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_EGRESS_PKT_TC2PCP_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_EGRESS_PKT_TC2PCP_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_LEVEL1_QOS_WEIGHTr(unit, rvp) \
	ROBO_REG_READ(unit, P7_LEVEL1_QOS_WEIGHTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_LEVEL1_QOS_WEIGHTr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_LEVEL1_QOS_WEIGHTr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_LEVEL2_QOS_WEIGHTr(unit, rvp) \
	ROBO_REG_READ(unit, P7_LEVEL2_QOS_WEIGHTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_LEVEL2_QOS_WEIGHTr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_LEVEL2_QOS_WEIGHTr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_LOW_QUEUE_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_LOW_QUEUE_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_LOW_QUEUE_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_LOW_QUEUE_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_LOW_QUEUE_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_LOW_QUEUE_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_LOW_QUEUE_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_LOW_QUEUE_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_LOW_QUEUE_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_LOW_QUEUE_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_LOW_QUEUE_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_LOW_QUEUE_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PCP2TCr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PCP2TCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PCP2TCr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PCP2TCr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PCP2TC_DEI0r(unit, rvp) \
	ROBO_REG_READ(unit, P7_PCP2TC_DEI0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PCP2TC_DEI0r(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PCP2TC_DEI0r, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PCP2TC_DEI1r(unit, rvp) \
	ROBO_REG_READ(unit, P7_PCP2TC_DEI1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PCP2TC_DEI1r(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PCP2TC_DEI1r, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PORT_RED_BYTE_DROP_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PORT_RED_BYTE_DROP_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PORT_RED_BYTE_DROP_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PORT_RED_BYTE_DROP_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PORT_RED_PKT_DROP_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PORT_RED_PKT_DROP_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PORT_RED_PKT_DROP_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PORT_RED_PKT_DROP_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_PORT_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_PORT_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_PORT_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_PORT_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QOS_PRI_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QOS_PRI_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QOS_PRI_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QOS_PRI_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QOS_WEIGHTr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QOS_WEIGHTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QOS_WEIGHTr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QOS_WEIGHTr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE0_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE0_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE0_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE0_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE0_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE0_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE0_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE0_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE0_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE0_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE0_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE0_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE0_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE0_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE0_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE0_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE0_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE0_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE0_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE0_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE1_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE1_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE1_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE1_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE1_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE1_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE1_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE1_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE1_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE1_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE1_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE1_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE1_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE1_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE1_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE1_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE1_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE1_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE1_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE1_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE2_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE2_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE2_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE2_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE2_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE2_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE2_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE2_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE2_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE2_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE2_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE2_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE2_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE2_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE2_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE2_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE2_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE2_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE2_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE2_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE3_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE3_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE3_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE3_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE3_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE3_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE3_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE3_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE3_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE3_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE3_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE3_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE3_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE3_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE3_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE3_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE3_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE3_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE3_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE3_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE4_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE4_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE4_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE4_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE4_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE4_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE4_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE4_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE4_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE4_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE4_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE4_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE4_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE4_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE4_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE4_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE4_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE4_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE4_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE4_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE5_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE5_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE5_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE5_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE5_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE5_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE5_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE5_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE5_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE5_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE5_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE5_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE5_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE5_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE5_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE5_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE5_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE5_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE5_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE5_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE6_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE6_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE6_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE6_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE6_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE6_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE6_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE6_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE6_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE6_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE6_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE6_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE6_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE6_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE6_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE6_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE6_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE6_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE6_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE6_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE7_MAX_PACKET_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE7_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE7_MAX_PACKET_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE7_MAX_PACKET_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE7_MAX_PACKET_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE7_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE7_MAX_PACKET_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE7_MAX_PACKET_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE7_MAX_REFRESHr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE7_MAX_REFRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE7_MAX_REFRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE7_MAX_REFRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE7_MAX_THD_SELr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE7_MAX_THD_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE7_MAX_THD_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE7_MAX_THD_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_QUEUE7_SHAPER_STSr(unit, rvp) \
	ROBO_REG_READ(unit, P7_QUEUE7_SHAPER_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_QUEUE7_SHAPER_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_QUEUE7_SHAPER_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_TC2COS_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, P7_TC2COS_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_TC2COS_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_TC2COS_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_TC_SEL_TABLEr(unit, rvp) \
	ROBO_REG_READ(unit, P7_TC_SEL_TABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_TC_SEL_TABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_TC_SEL_TABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_P7_WDRR_PENALTYr(unit, rvp) \
	ROBO_REG_READ(unit, P7_WDRR_PENALTYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P7_WDRR_PENALTYr(unit, rv) \
	ROBO_REG_WRITE(unit, P7_WDRR_PENALTYr, REG_PORT_ANY, 0, rv)

#define REG_READ_P8_PCP2TCr(unit, rvp) \
	ROBO_REG_READ(unit, P8_PCP2TCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P8_PCP2TCr(unit, rv) \
	ROBO_REG_WRITE(unit, P8_PCP2TCr, REG_PORT_ANY, 0, rv)

#define REG_READ_P8_WDRR_PENALTYr(unit, rvp) \
	ROBO_REG_READ(unit, P8_WDRR_PENALTYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_P8_WDRR_PENALTYr(unit, rv) \
	ROBO_REG_WRITE(unit, P8_WDRR_PENALTYr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAGEREGr(unit, rvp) \
	ROBO_REG_READ(unit, PAGEREGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAGEREGr(unit, rv) \
	ROBO_REG_WRITE(unit, PAGEREGr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSESTSr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSESTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSESTSr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSESTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_CAPr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_CAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_CAPr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_CAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_FM_SAr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_FM_SAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_FM_SAr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_FM_SAr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_FRM_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_FRM_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_FRM_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_FRM_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_QUANTAr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_QUANTAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_QUANTAr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_QUANTAr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_ST_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_ST_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_ST_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_ST_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_TIME_DEFAULTr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_TIME_DEFAULTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_TIME_DEFAULTr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_TIME_DEFAULTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_TIME_MAXr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_TIME_MAXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_TIME_MAXr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_TIME_MAXr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_TIME_MINr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_TIME_MINr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_TIME_MINr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_TIME_MINr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_TIME_RESET_THDr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_TIME_RESET_THDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_TIME_RESET_THDr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_TIME_RESET_THDr, REG_PORT_ANY, 0, rv)

#define REG_READ_PAUSE_TIME_UPDATE_PERIODr(unit, rvp) \
	ROBO_REG_READ(unit, PAUSE_TIME_UPDATE_PERIODr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PAUSE_TIME_UPDATE_PERIODr(unit, rv) \
	ROBO_REG_WRITE(unit, PAUSE_TIME_UPDATE_PERIODr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBB_PWRDWN_MON_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PBB_PWRDWN_MON_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBB_PWRDWN_MON_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PBB_PWRDWN_MON_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBB_PWRDWN_MON_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, PBB_PWRDWN_MON_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PBB_PWRDWN_MON_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, PBB_PWRDWN_MON_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_PBB_VBUFCNT_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, PBB_VBUFCNT_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PBB_VBUFCNT_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, PBB_VBUFCNT_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_PBPTRFIFO_0r(unit, rvp) \
	ROBO_REG_READ(unit, PBPTRFIFO_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBPTRFIFO_0r(unit, rv) \
	ROBO_REG_WRITE(unit, PBPTRFIFO_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_PBPTRFIFO_1r(unit, rvp) \
	ROBO_REG_READ(unit, PBPTRFIFO_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBPTRFIFO_1r(unit, rv) \
	ROBO_REG_WRITE(unit, PBPTRFIFO_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_PCP_VALUE_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PCP_VALUE_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PCP_VALUE_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PCP_VALUE_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PDA_HOLD_TIME_CFGr(unit, rvp) \
	ROBO_REG_READ(unit, PDA_HOLD_TIME_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PDA_HOLD_TIME_CFGr(unit, rv) \
	ROBO_REG_WRITE(unit, PDA_HOLD_TIME_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_PDA_SETUP_TIME_CFGr(unit, rvp) \
	ROBO_REG_READ(unit, PDA_SETUP_TIME_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PDA_SETUP_TIME_CFGr(unit, rv) \
	ROBO_REG_WRITE(unit, PDA_SETUP_TIME_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_PDA_TIMEOUT_CFGr(unit, rvp) \
	ROBO_REG_READ(unit, PDA_TIMEOUT_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PDA_TIMEOUT_CFGr(unit, rv) \
	ROBO_REG_WRITE(unit, PDA_TIMEOUT_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TEMP_MON_RESUr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TEMP_MON_RESUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TEMP_MON_RESUr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TEMP_MON_RESUr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TOTAL_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TOTAL_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TOTAL_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TOTAL_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ0_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ0_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ0_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ0_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ1_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ1_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ1_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ1_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ2_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ2_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ2_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ2_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ3_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ3_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ3_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ3_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ4_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ4_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ4_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ4_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ5_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ5_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ5_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ5_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ6_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ6_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ6_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ6_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PEAK_TXQ7_BUF_USED_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, PEAK_TXQ7_BUF_USED_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PEAK_TXQ7_BUF_USED_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, PEAK_TXQ7_BUF_USED_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHYIDHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PHYIDHr, port, 0, rvp)
#define REG_WRITE_PHYIDHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PHYIDHr, port, 0, rv)

#define REG_READ_PHYIDLr(unit, port, rvp) \
	ROBO_REG_READ(unit, PHYIDLr, port, 0, rvp)
#define REG_WRITE_PHYIDLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PHYIDLr, port, 0, rv)

#define REG_READ_PHYINFO_PHYIDHr(unit, rvp) \
	ROBO_REG_READ(unit, PHYINFO_PHYIDHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHYINFO_PHYIDHr(unit, rv) \
	ROBO_REG_WRITE(unit, PHYINFO_PHYIDHr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHYINFO_PHYIDLr(unit, rvp) \
	ROBO_REG_READ(unit, PHYINFO_PHYIDLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHYINFO_PHYIDLr(unit, rv) \
	ROBO_REG_WRITE(unit, PHYINFO_PHYIDLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHYSCAN_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PHYSCAN_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHYSCAN_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PHYSCAN_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHY_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PHY_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHY_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PHY_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHY_INT_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PHY_INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHY_INT_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PHY_INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHY_LED_FUNCr(unit, rvp) \
	ROBO_REG_READ(unit, PHY_LED_FUNCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHY_LED_FUNCr(unit, rv) \
	ROBO_REG_WRITE(unit, PHY_LED_FUNCr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHY_PLL_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PHY_PLL_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHY_PLL_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PHY_PLL_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHY_PWR_DOWNr(unit, rvp) \
	ROBO_REG_READ(unit, PHY_PWR_DOWNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHY_PWR_DOWNr(unit, rv) \
	ROBO_REG_WRITE(unit, PHY_PWR_DOWNr, REG_PORT_ANY, 0, rv)

#define REG_READ_PHY_STATr(unit, port, rvp) \
	ROBO_REG_READ(unit, PHY_STATr, port, 0, rvp)
#define REG_WRITE_PHY_STATr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PHY_STATr, port, 0, rv)

#define REG_READ_PHY_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PHY_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PHY_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PHY_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PID2TCr(unit, rvp) \
	ROBO_REG_READ(unit, PID2TCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PID2TCr(unit, rv) \
	ROBO_REG_WRITE(unit, PID2TCr, REG_PORT_ANY, 0, rv)

#define REG_READ_PKTS1024TO1522OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS1024TO1522OCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS1024TO1522OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS1024TO1522OCTETSr, port, 0, rv)

#define REG_READ_PKTS1024TOMAXOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS1024TOMAXOCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS1024TOMAXOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS1024TOMAXOCTETSr, port, 0, rv)

#define REG_READ_PKTS1024TOMAXPKTOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS1024TOMAXPKTOCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS1024TOMAXPKTOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS1024TOMAXPKTOCTETSr, port, 0, rv)

#define REG_READ_PKTS128TO255OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS128TO255OCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS128TO255OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS128TO255OCTETSr, port, 0, rv)

#define REG_READ_PKTS1523TO2047r(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS1523TO2047r, port, 0, rvp)
#define REG_WRITE_PKTS1523TO2047r(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS1523TO2047r, port, 0, rv)

#define REG_READ_PKTS2048TO4095r(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS2048TO4095r, port, 0, rvp)
#define REG_WRITE_PKTS2048TO4095r(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS2048TO4095r, port, 0, rv)

#define REG_READ_PKTS256TO511OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS256TO511OCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS256TO511OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS256TO511OCTETSr, port, 0, rv)

#define REG_READ_PKTS4096TO8191r(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS4096TO8191r, port, 0, rvp)
#define REG_WRITE_PKTS4096TO8191r(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS4096TO8191r, port, 0, rv)

#define REG_READ_PKTS512TO1023OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS512TO1023OCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS512TO1023OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS512TO1023OCTETSr, port, 0, rv)

#define REG_READ_PKTS64OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS64OCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS64OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS64OCTETSr, port, 0, rv)

#define REG_READ_PKTS65TO127OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS65TO127OCTETSr, port, 0, rvp)
#define REG_WRITE_PKTS65TO127OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS65TO127OCTETSr, port, 0, rv)

#define REG_READ_PKTS8192TO9728r(unit, port, rvp) \
	ROBO_REG_READ(unit, PKTS8192TO9728r, port, 0, rvp)
#define REG_WRITE_PKTS8192TO9728r(unit, port, rv) \
	ROBO_REG_WRITE(unit, PKTS8192TO9728r, port, 0, rv)

#define REG_READ_PKT_MARK_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PKT_MARK_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PKT_MARK_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PKT_MARK_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_CTRL_0r(unit, rvp) \
	ROBO_REG_READ(unit, PLL_CTRL_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_CTRL_0r(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_CTRL_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, PLL_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, PLL_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_DELOCK_MIBr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_DELOCK_MIBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_DELOCK_MIBr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_DELOCK_MIBr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_FREQ_SELr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_FREQ_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_FREQ_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_FREQ_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_MISC_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_MISC_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_MISC_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_MISC_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_MOD_CTRL_0r(unit, rvp) \
	ROBO_REG_READ(unit, PLL_MOD_CTRL_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_MOD_CTRL_0r(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_MOD_CTRL_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_MOD_CTRL_1r(unit, rvp) \
	ROBO_REG_READ(unit, PLL_MOD_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_MOD_CTRL_1r(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_MOD_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_MOD_CTRL_2r(unit, rvp) \
	ROBO_REG_READ(unit, PLL_MOD_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_MOD_CTRL_2r(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_MOD_CTRL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_NDIV_FRACr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_NDIV_FRACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_NDIV_FRACr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_NDIV_FRACr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_NDIV_INTr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_NDIV_INTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_NDIV_INTr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_NDIV_INTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_SDMOD_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_SDMOD_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_SDMOD_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_SDMOD_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_SS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_SS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_SS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_SS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_TEST_CTRL_Ir(unit, rvp) \
	ROBO_REG_READ(unit, PLL_TEST_CTRL_Ir, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_TEST_CTRL_Ir(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_TEST_CTRL_Ir, REG_PORT_ANY, 0, rv)

#define REG_READ_PLL_TEST_CTRL_IIr(unit, rvp) \
	ROBO_REG_READ(unit, PLL_TEST_CTRL_IIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PLL_TEST_CTRL_IIr(unit, rv) \
	ROBO_REG_WRITE(unit, PLL_TEST_CTRL_IIr, REG_PORT_ANY, 0, rv)

#define REG_READ_PN_EGRESS_PKT_TC2CPCP_MAPr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_EGRESS_PKT_TC2CPCP_MAPr, port, 0, rvp)
#define REG_WRITE_PN_EGRESS_PKT_TC2CPCP_MAPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_EGRESS_PKT_TC2CPCP_MAPr, port, 0, rv)

#define REG_READ_PN_EGRESS_PKT_TC2PCP_MAPr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_EGRESS_PKT_TC2PCP_MAPr, port, 0, rvp)
#define REG_WRITE_PN_EGRESS_PKT_TC2PCP_MAPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_EGRESS_PKT_TC2PCP_MAPr, port, 0, rv)

#define REG_READ_PN_LEVEL1_QOS_WEIGHTr(unit, idx, rvp) \
	ROBO_REG_READ(unit, PN_LEVEL1_QOS_WEIGHTr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PN_LEVEL1_QOS_WEIGHTr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, PN_LEVEL1_QOS_WEIGHTr, REG_PORT_ANY, idx, rv)

#define REG_READ_PN_LEVEL2_QOS_WEIGHTr(unit, idx, rvp) \
	ROBO_REG_READ(unit, PN_LEVEL2_QOS_WEIGHTr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PN_LEVEL2_QOS_WEIGHTr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, PN_LEVEL2_QOS_WEIGHTr, REG_PORT_ANY, idx, rv)

#define REG_READ_PN_LOW_QUEUE_MAX_REFRESHr(unit, idx, rvp) \
	ROBO_REG_READ(unit, PN_LOW_QUEUE_MAX_REFRESHr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PN_LOW_QUEUE_MAX_REFRESHr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, PN_LOW_QUEUE_MAX_REFRESHr, REG_PORT_ANY, idx, rv)

#define REG_READ_PN_LOW_QUEUE_MAX_THD_SELr(unit, idx, rvp) \
	ROBO_REG_READ(unit, PN_LOW_QUEUE_MAX_THD_SELr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PN_LOW_QUEUE_MAX_THD_SELr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, PN_LOW_QUEUE_MAX_THD_SELr, REG_PORT_ANY, idx, rv)

#define REG_READ_PN_LOW_QUEUE_SHAPER_STSr(unit, idx, rvp) \
	ROBO_REG_READ(unit, PN_LOW_QUEUE_SHAPER_STSr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PN_LOW_QUEUE_SHAPER_STSr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, PN_LOW_QUEUE_SHAPER_STSr, REG_PORT_ANY, idx, rv)

#define REG_READ_PN_PCP2TCr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PCP2TCr, port, 0, rvp)
#define REG_WRITE_PN_PCP2TCr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PCP2TCr, port, 0, rv)

#define REG_READ_PN_PCP2TC_DEI0r(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PCP2TC_DEI0r, port, 0, rvp)
#define REG_WRITE_PN_PCP2TC_DEI0r(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PCP2TC_DEI0r, port, 0, rv)

#define REG_READ_PN_PCP2TC_DEI1r(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PCP2TC_DEI1r, port, 0, rvp)
#define REG_WRITE_PN_PCP2TC_DEI1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PCP2TC_DEI1r, port, 0, rv)

#define REG_READ_PN_PORT_RED_BYTE_DROP_CNTRr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PORT_RED_BYTE_DROP_CNTRr, port, 0, rvp)
#define REG_WRITE_PN_PORT_RED_BYTE_DROP_CNTRr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PORT_RED_BYTE_DROP_CNTRr, port, 0, rv)

#define REG_READ_PN_PORT_RED_PKT_DROP_CNTRr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PORT_RED_PKT_DROP_CNTRr, port, 0, rvp)
#define REG_WRITE_PN_PORT_RED_PKT_DROP_CNTRr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PORT_RED_PKT_DROP_CNTRr, port, 0, rv)

#define REG_READ_PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_PORT_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_PORT_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_PORT_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_PORT_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QOS_PRI_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QOS_PRI_CTLr, port, 0, rvp)
#define REG_WRITE_PN_QOS_PRI_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QOS_PRI_CTLr, port, 0, rv)

#define REG_READ_PN_QOS_WEIGHTr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QOS_WEIGHTr, port, 0, rvp)
#define REG_WRITE_PN_QOS_WEIGHTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QOS_WEIGHTr, port, 0, rv)

#define REG_READ_PN_QUEUE0_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE0_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE0_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE0_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE0_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE0_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE0_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE0_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE0_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE0_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE0_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE0_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE0_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE0_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE0_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE0_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE0_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE0_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE0_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE0_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QUEUE1_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE1_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE1_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE1_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE1_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE1_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE1_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE1_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE1_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE1_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE1_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE1_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE1_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE1_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE1_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE1_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE1_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE1_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE1_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE1_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QUEUE2_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE2_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE2_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE2_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE2_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE2_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE2_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE2_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE2_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE2_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE2_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE2_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE2_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE2_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE2_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE2_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE2_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE2_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE2_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE2_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QUEUE3_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE3_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE3_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE3_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE3_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE3_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE3_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE3_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE3_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE3_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE3_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE3_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE3_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE3_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE3_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE3_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE3_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE3_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE3_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE3_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QUEUE4_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE4_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE4_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE4_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE4_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE4_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE4_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE4_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE4_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE4_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE4_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE4_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE4_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE4_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE4_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE4_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE4_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE4_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE4_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE4_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QUEUE5_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE5_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE5_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE5_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE5_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE5_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE5_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE5_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE5_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE5_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE5_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE5_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE5_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE5_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE5_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE5_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE5_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE5_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE5_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE5_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QUEUE6_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE6_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE6_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE6_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE6_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE6_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE6_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE6_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE6_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE6_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE6_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE6_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE6_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE6_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE6_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE6_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE6_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE6_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE6_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE6_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_QUEUE7_MAX_PACKET_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE7_MAX_PACKET_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE7_MAX_PACKET_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE7_MAX_PACKET_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE7_MAX_PACKET_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE7_MAX_PACKET_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE7_MAX_PACKET_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE7_MAX_PACKET_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE7_MAX_REFRESHr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE7_MAX_REFRESHr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE7_MAX_REFRESHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE7_MAX_REFRESHr, port, 0, rv)

#define REG_READ_PN_QUEUE7_MAX_THD_SELr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE7_MAX_THD_SELr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE7_MAX_THD_SELr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE7_MAX_THD_SELr, port, 0, rv)

#define REG_READ_PN_QUEUE7_SHAPER_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_QUEUE7_SHAPER_STSr, port, 0, rvp)
#define REG_WRITE_PN_QUEUE7_SHAPER_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_QUEUE7_SHAPER_STSr, port, 0, rv)

#define REG_READ_PN_TC2COS_MAPr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_TC2COS_MAPr, port, 0, rvp)
#define REG_WRITE_PN_TC2COS_MAPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_TC2COS_MAPr, port, 0, rv)

#define REG_READ_PN_WDRR_PENALTYr(unit, port, rvp) \
	ROBO_REG_READ(unit, PN_WDRR_PENALTYr, port, 0, rvp)
#define REG_WRITE_PN_WDRR_PENALTYr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PN_WDRR_PENALTYr, port, 0, rv)

#define REG_READ_PORT4_RGMII_CTL_GPr(unit, rvp) \
	ROBO_REG_READ(unit, PORT4_RGMII_CTL_GPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT4_RGMII_CTL_GPr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT4_RGMII_CTL_GPr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT5_RGMII_CTL_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT5_RGMII_CTL_GPr, port, 0, rvp)
#define REG_WRITE_PORT5_RGMII_CTL_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT5_RGMII_CTL_GPr, port, 0, rv)

#define REG_READ_PORT7_RGMII_CTL_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT7_RGMII_CTL_GPr, port, 0, rvp)
#define REG_WRITE_PORT7_RGMII_CTL_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT7_RGMII_CTL_GPr, port, 0, rv)

#define REG_READ_PORT7_RGMII_TIME_DLY_GPr(unit, rvp) \
	ROBO_REG_READ(unit, PORT7_RGMII_TIME_DLY_GPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT7_RGMII_TIME_DLY_GPr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT7_RGMII_TIME_DLY_GPr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT7_SLEEP_TIMERr(unit, rvp) \
	ROBO_REG_READ(unit, PORT7_SLEEP_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT7_SLEEP_TIMERr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT7_SLEEP_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORTVEC1r(unit, rvp) \
	ROBO_REG_READ(unit, PORTVEC1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORTVEC1r(unit, rv) \
	ROBO_REG_WRITE(unit, PORTVEC1r, REG_PORT_ANY, 0, rv)

#define REG_READ_PORTVEC2r(unit, rvp) \
	ROBO_REG_READ(unit, PORTVEC2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORTVEC2r(unit, rv) \
	ROBO_REG_WRITE(unit, PORTVEC2r, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_7_SA_LIMIT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_7_SA_LIMIT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_7_SA_LIMIT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_7_SA_LIMIT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_7_SA_LRN_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_7_SA_LRN_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_7_SA_LRN_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_7_SA_LRN_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_7_SA_OVERLIMIT_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_7_SA_OVERLIMIT_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_7_SA_OVERLIMIT_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_7_SA_OVERLIMIT_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_8_SA_LIMIT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_8_SA_LIMIT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_8_SA_LIMIT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_8_SA_LIMIT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_8_SA_LRN_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_8_SA_LRN_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_8_SA_LRN_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_8_SA_LRN_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_8_SA_OVERLIMIT_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_8_SA_OVERLIMIT_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_8_SA_OVERLIMIT_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_8_SA_OVERLIMIT_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_CROSS_CONNECTr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_CROSS_CONNECTr, port, 0, rvp)
#define REG_WRITE_PORT_CROSS_CONNECTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_CROSS_CONNECTr, port, 0, rv)

#define REG_READ_PORT_EAP_CONr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_EAP_CONr, port, 0, rvp)
#define REG_WRITE_PORT_EAP_CONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_EAP_CONr, port, 0, rv)

#define REG_READ_PORT_EAP_CON_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_EAP_CON_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_EAP_CON_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_EAP_CON_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_EAP_CON_P7r(unit, rvp) \
	ROBO_REG_READ(unit, PORT_EAP_CON_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_EAP_CON_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_EAP_CON_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_EAP_DAr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_EAP_DAr, port, 0, rvp)
#define REG_WRITE_PORT_EAP_DAr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_EAP_DAr, port, 0, rv)

#define REG_READ_PORT_EGCTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_EGCTLr, port, 0, rvp)
#define REG_WRITE_PORT_EGCTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_EGCTLr, port, 0, rv)

#define REG_READ_PORT_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_ERC_CONr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_ERC_CONr, port, 0, rvp)
#define REG_WRITE_PORT_ERC_CONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_ERC_CONr, port, 0, rv)

#define REG_READ_PORT_ERC_CON_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_ERC_CON_IMPr, port, 0, rvp)
#define REG_WRITE_PORT_ERC_CON_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_ERC_CON_IMPr, port, 0, rv)

#define REG_READ_PORT_EVT_ECC_ERR_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_EVT_ECC_ERR_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_EVT_ECC_ERR_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_EVT_ECC_ERR_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_IRC_CONr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_IRC_CONr, port, 0, rvp)
#define REG_WRITE_PORT_IRC_CONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_IRC_CONr, port, 0, rv)

#define REG_READ_PORT_IVL_SVL_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_IVL_SVL_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_IVL_SVL_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_IVL_SVL_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_MAX_LEARNr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_MAX_LEARNr, port, 0, rvp)
#define REG_WRITE_PORT_MAX_LEARNr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_MAX_LEARNr, port, 0, rv)

#define REG_READ_PORT_MIB_ECC_ERR_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_MIB_ECC_ERR_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_MIB_ECC_ERR_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_MIB_ECC_ERR_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_N_SA_LIMIT_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_N_SA_LIMIT_CTLr, port, 0, rvp)
#define REG_WRITE_PORT_N_SA_LIMIT_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_N_SA_LIMIT_CTLr, port, 0, rv)

#define REG_READ_PORT_N_SA_LRN_CNTRr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_N_SA_LRN_CNTRr, port, 0, rvp)
#define REG_WRITE_PORT_N_SA_LRN_CNTRr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_N_SA_LRN_CNTRr, port, 0, rv)

#define REG_READ_PORT_N_SA_OVERLIMIT_CNTRr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_N_SA_OVERLIMIT_CNTRr, port, 0, rvp)
#define REG_WRITE_PORT_N_SA_OVERLIMIT_CNTRr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_N_SA_OVERLIMIT_CNTRr, port, 0, rv)

#define REG_READ_PORT_SA_CNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_SA_CNTr, port, 0, rvp)
#define REG_WRITE_PORT_SA_CNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_SA_CNTr, port, 0, rv)

#define REG_READ_PORT_SEC_CONr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_SEC_CONr, port, 0, rvp)
#define REG_WRITE_PORT_SEC_CONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_SEC_CONr, port, 0, rv)

#define REG_READ_PORT_SHAPER_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_SHAPER_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_SHAPER_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_SHAPER_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_SLEEP_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_SLEEP_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_SLEEP_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_SLEEP_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_TXQ_ECC_ERR_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_TXQ_ECC_ERR_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_TXQ_ECC_ERR_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_TXQ_ECC_ERR_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_VLAN_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, PORT_VLAN_CTLr, port, 0, rvp)
#define REG_WRITE_PORT_VLAN_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PORT_VLAN_CTLr, port, 0, rv)

#define REG_READ_PORT_VLAN_CTL_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_VLAN_CTL_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_VLAN_CTL_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_VLAN_CTL_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_VLAN_CTL_P7r(unit, rvp) \
	ROBO_REG_READ(unit, PORT_VLAN_CTL_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_VLAN_CTL_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_VLAN_CTL_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_PORT_XOFF_STSr(unit, rvp) \
	ROBO_REG_READ(unit, PORT_XOFF_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PORT_XOFF_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, PORT_XOFF_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_POST_LED_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, POST_LED_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_POST_LED_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, POST_LED_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PPPOE_SESSION_PARSE_ENr(unit, rvp) \
	ROBO_REG_READ(unit, PPPOE_SESSION_PARSE_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PPPOE_SESSION_PARSE_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, PPPOE_SESSION_PARSE_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_PRBS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PRBS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PRBS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PRBS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PRBS_STAr(unit, rvp) \
	ROBO_REG_READ(unit, PRBS_STAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PRBS_STAr(unit, rv) \
	ROBO_REG_WRITE(unit, PRBS_STAr, REG_PORT_ANY, 0, rv)

#define REG_READ_PRESERVE_PKT_FORMATr(unit, rvp) \
	ROBO_REG_READ(unit, PRESERVE_PKT_FORMATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PRESERVE_PKT_FORMATr(unit, rv) \
	ROBO_REG_WRITE(unit, PRESERVE_PKT_FORMATr, REG_PORT_ANY, 0, rv)

#define REG_READ_PROBE_BUS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PROBE_BUS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PROBE_BUS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PROBE_BUS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PROFILE_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PROFILE_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PROFILE_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PROFILE_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PROTECTED_SELr(unit, rvp) \
	ROBO_REG_READ(unit, PROTECTED_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PROTECTED_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, PROTECTED_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_PROTOCOL2VLAN_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, PROTOCOL2VLAN_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PROTOCOL2VLAN_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, PROTOCOL2VLAN_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PRS_FIFO_DEBUG_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, PRS_FIFO_DEBUG_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PRS_FIFO_DEBUG_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, PRS_FIFO_DEBUG_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PRS_FIFO_DEBUG_DATAr(unit, rvp) \
	ROBO_REG_READ(unit, PRS_FIFO_DEBUG_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PRS_FIFO_DEBUG_DATAr(unit, rv) \
	ROBO_REG_WRITE(unit, PRS_FIFO_DEBUG_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_PTESTr(unit, port, rvp) \
	ROBO_REG_READ(unit, PTESTr, port, 0, rvp)
#define REG_WRITE_PTESTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, PTESTr, port, 0, rv)

#define REG_READ_PWR_DOWN_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, PWR_DOWN_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PWR_DOWN_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, PWR_DOWN_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_1P1Q_PRI_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_1P1Q_PRI_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_1P1Q_PRI_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_1P1Q_PRI_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_1P_ENr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_1P_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_1P_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_1P_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_DIFF_DSCP0r(unit, rvp) \
	ROBO_REG_READ(unit, QOS_DIFF_DSCP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_DIFF_DSCP0r(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_DIFF_DSCP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_DIFF_DSCP1r(unit, rvp) \
	ROBO_REG_READ(unit, QOS_DIFF_DSCP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_DIFF_DSCP1r(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_DIFF_DSCP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_DIFF_DSCP2r(unit, rvp) \
	ROBO_REG_READ(unit, QOS_DIFF_DSCP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_DIFF_DSCP2r(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_DIFF_DSCP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_DIFF_DSCP3r(unit, rvp) \
	ROBO_REG_READ(unit, QOS_DIFF_DSCP3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_DIFF_DSCP3r(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_DIFF_DSCP3r, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_EN_DIFFSERVr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_EN_DIFFSERVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_EN_DIFFSERVr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_EN_DIFFSERVr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_EN_TRAFFIC_PRI_REMAPr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_EN_TRAFFIC_PRI_REMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_EN_TRAFFIC_PRI_REMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_EN_TRAFFIC_PRI_REMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_ETHERPRI_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_ETHERPRI_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_ETHERPRI_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_ETHERPRI_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_GLOBAL_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_GLOBAL_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_GLOBAL_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_GLOBAL_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_PAUSE_ENr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_PAUSE_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_PAUSE_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_PAUSE_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_REASON_CODEr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_REASON_CODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_REASON_CODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_REASON_CODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, QOS_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, QOS_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_RX_CTRL_Pr(unit, port, rvp) \
	ROBO_REG_READ(unit, QOS_RX_CTRL_Pr, port, 0, rvp)
#define REG_WRITE_QOS_RX_CTRL_Pr(unit, port, rv) \
	ROBO_REG_WRITE(unit, QOS_RX_CTRL_Pr, port, 0, rv)

#define REG_READ_QOS_TCI_THr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_TCI_THr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_TCI_THr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_TCI_THr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_TOS_DIF_ENr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_TOS_DIF_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_TOS_DIF_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_TOS_DIF_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_TRAFFIC_PRI_REMAPr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_TRAFFIC_PRI_REMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_TRAFFIC_PRI_REMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_TRAFFIC_PRI_REMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_TX_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, QOS_TX_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QOS_TX_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, QOS_TX_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_QOS_WEIGHTr(unit, idx, rvp) \
	ROBO_REG_READ(unit, QOS_WEIGHTr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_QOS_WEIGHTr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, QOS_WEIGHTr, REG_PORT_ANY, idx, rv)

#define REG_READ_QUEUE0_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE0_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE0_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE0_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE0_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE0_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE0_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE0_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE0_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE0_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE0_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE0_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE0_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE0_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE0_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE0_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE1_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE1_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE1_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE1_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE1_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE1_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE1_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE1_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE1_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE1_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE1_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE1_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE1_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE1_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE1_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE1_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE2_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE2_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE2_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE2_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE2_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE2_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE2_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE2_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE2_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE2_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE2_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE2_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE2_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE2_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE2_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE2_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE3_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE3_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE3_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE3_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE3_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE3_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE3_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE3_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE3_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE3_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE3_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE3_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE3_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE3_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE3_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE3_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE4_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE4_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE4_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE4_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE4_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE4_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE4_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE4_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE4_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE4_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE4_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE4_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE4_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE4_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE4_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE4_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE5_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE5_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE5_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE5_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE5_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE5_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE5_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE5_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE5_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE5_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE5_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE5_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE5_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE5_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE5_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE5_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE6_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE6_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE6_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE6_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE6_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE6_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE6_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE6_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE6_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE6_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE6_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE6_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE6_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE6_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE6_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE6_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE7_AVB_SHAPING_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE7_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE7_AVB_SHAPING_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE7_AVB_SHAPING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE7_SHAPER_BLOCKINGr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE7_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE7_SHAPER_BLOCKINGr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE7_SHAPER_BLOCKINGr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE7_SHAPER_BUCKET_COUNT_SELECTr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE7_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE7_SHAPER_BUCKET_COUNT_SELECTr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE7_SHAPER_BUCKET_COUNT_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE7_SHAPER_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE7_SHAPER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE7_SHAPER_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE7_SHAPER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE_CONGESTION_STATUS0r(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE_CONGESTION_STATUS0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE_CONGESTION_STATUS0r(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE_CONGESTION_STATUS0r, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE_CONGESTION_STATUS1r(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE_CONGESTION_STATUS1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE_CONGESTION_STATUS1r(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE_CONGESTION_STATUS1r, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE_CONGESTION_STATUS2r(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE_CONGESTION_STATUS2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE_CONGESTION_STATUS2r(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE_CONGESTION_STATUS2r, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE_CONGESTION_STATUS3r(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE_CONGESTION_STATUS3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE_CONGESTION_STATUS3r(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE_CONGESTION_STATUS3r, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE_CONGESTION_STATUS4r(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE_CONGESTION_STATUS4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE_CONGESTION_STATUS4r(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE_CONGESTION_STATUS4r, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE_CONGESTION_STATUS5r(unit, rvp) \
	ROBO_REG_READ(unit, QUEUE_CONGESTION_STATUS5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_QUEUE_CONGESTION_STATUS5r(unit, rv) \
	ROBO_REG_WRITE(unit, QUEUE_CONGESTION_STATUS5r, REG_PORT_ANY, 0, rv)

#define REG_READ_QUEUE_REGION_STATUSr(unit, port, rvp) \
	ROBO_REG_READ(unit, QUEUE_REGION_STATUSr, port, 0, rvp)
#define REG_WRITE_QUEUE_REGION_STATUSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, QUEUE_REGION_STATUSr, port, 0, rv)

#define REG_READ_RANGE_CHECKERr(unit, idx, rvp) \
	ROBO_REG_READ(unit, RANGE_CHECKERr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_RANGE_CHECKERr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, RANGE_CHECKERr, REG_PORT_ANY, idx, rv)

#define REG_READ_RANGE_CHECKER_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, RANGE_CHECKER_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RANGE_CHECKER_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, RANGE_CHECKER_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RANGE_CHECKER_FIELD_SELr(unit, idx, rvp) \
	ROBO_REG_READ(unit, RANGE_CHECKER_FIELD_SELr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_RANGE_CHECKER_FIELD_SELr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, RANGE_CHECKER_FIELD_SELr, REG_PORT_ANY, idx, rv)

#define REG_READ_RATE_INBANDr(unit, rvp) \
	ROBO_REG_READ(unit, RATE_INBANDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_INBANDr(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_INBANDr, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER0r(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER0r(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER0r, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER1r(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER1r(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER1r, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER2r(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER2r(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER2r, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER3r(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER3r(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER3r, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER4r(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER4r(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER4r, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER5r(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER5r(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER5r, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER6r(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER6r(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER6r, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_METER_GLOBAL_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, RATE_METER_GLOBAL_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_METER_GLOBAL_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_METER_GLOBAL_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RATE_OUTBANDr(unit, rvp) \
	ROBO_REG_READ(unit, RATE_OUTBANDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RATE_OUTBANDr(unit, rv) \
	ROBO_REG_WRITE(unit, RATE_OUTBANDr, REG_PORT_ANY, 0, rv)

#define REG_READ_RCM_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, RCM_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCM_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, RCM_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RCM_DATA0r(unit, rvp) \
	ROBO_REG_READ(unit, RCM_DATA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCM_DATA0r(unit, rv) \
	ROBO_REG_WRITE(unit, RCM_DATA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_RCM_DATA1r(unit, rvp) \
	ROBO_REG_READ(unit, RCM_DATA1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCM_DATA1r(unit, rv) \
	ROBO_REG_WRITE(unit, RCM_DATA1r, REG_PORT_ANY, 0, rv)

#define REG_READ_RCM_DATA2r(unit, rvp) \
	ROBO_REG_READ(unit, RCM_DATA2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCM_DATA2r(unit, rv) \
	ROBO_REG_WRITE(unit, RCM_DATA2r, REG_PORT_ANY, 0, rv)

#define REG_READ_RCM_DATA3r(unit, rvp) \
	ROBO_REG_READ(unit, RCM_DATA3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCM_DATA3r(unit, rv) \
	ROBO_REG_WRITE(unit, RCM_DATA3r, REG_PORT_ANY, 0, rv)

#define REG_READ_RCM_DATA4r(unit, rvp) \
	ROBO_REG_READ(unit, RCM_DATA4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCM_DATA4r(unit, rv) \
	ROBO_REG_WRITE(unit, RCM_DATA4r, REG_PORT_ANY, 0, rv)

#define REG_READ_RCM_PORTr(unit, rvp) \
	ROBO_REG_READ(unit, RCM_PORTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCM_PORTr(unit, rv) \
	ROBO_REG_WRITE(unit, RCM_PORTr, REG_PORT_ANY, 0, rv)

#define REG_READ_RCY_TIME_CFGr(unit, rvp) \
	ROBO_REG_READ(unit, RCY_TIME_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RCY_TIME_CFGr(unit, rv) \
	ROBO_REG_WRITE(unit, RCY_TIME_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_AQD_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, RED_AQD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RED_AQD_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, RED_AQD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, RED_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RED_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, RED_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_DROP_ADD_TO_MIBr(unit, rvp) \
	ROBO_REG_READ(unit, RED_DROP_ADD_TO_MIBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RED_DROP_ADD_TO_MIBr(unit, rv) \
	ROBO_REG_WRITE(unit, RED_DROP_ADD_TO_MIBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_DROP_CNTR_RSTr(unit, rvp) \
	ROBO_REG_READ(unit, RED_DROP_CNTR_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RED_DROP_CNTR_RSTr(unit, rv) \
	ROBO_REG_WRITE(unit, RED_DROP_CNTR_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_EGRESS_BYPASSr(unit, rvp) \
	ROBO_REG_READ(unit, RED_EGRESS_BYPASSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RED_EGRESS_BYPASSr(unit, rv) \
	ROBO_REG_WRITE(unit, RED_EGRESS_BYPASSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_EXPONENTr(unit, rvp) \
	ROBO_REG_READ(unit, RED_EXPONENTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RED_EXPONENTr(unit, rv) \
	ROBO_REG_WRITE(unit, RED_EXPONENTr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_PROFILE_DEFAULTr(unit, rvp) \
	ROBO_REG_READ(unit, RED_PROFILE_DEFAULTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RED_PROFILE_DEFAULTr(unit, rv) \
	ROBO_REG_WRITE(unit, RED_PROFILE_DEFAULTr, REG_PORT_ANY, 0, rv)

#define REG_READ_RED_PROFILE_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, RED_PROFILE_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_RED_PROFILE_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, RED_PROFILE_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_REGULATOR_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, REGULATOR_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_REGULATOR_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, REGULATOR_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_REGULATOR_UNLOCKr(unit, rvp) \
	ROBO_REG_READ(unit, REGULATOR_UNLOCKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_REGULATOR_UNLOCKr(unit, rv) \
	ROBO_REG_WRITE(unit, REGULATOR_UNLOCKr, REG_PORT_ANY, 0, rv)

#define REG_READ_REGULATOR_VOLT_SELr(unit, rvp) \
	ROBO_REG_READ(unit, REGULATOR_VOLT_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_REGULATOR_VOLT_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, REGULATOR_VOLT_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_RESET_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, RESET_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RESET_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, RESET_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RESE_AV_EN_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, RESE_AV_EN_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RESE_AV_EN_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, RESE_AV_EN_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RESE_C4_BW_CNTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, RESE_C4_BW_CNTLr, port, 0, rvp)
#define REG_WRITE_RESE_C4_BW_CNTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RESE_C4_BW_CNTLr, port, 0, rv)

#define REG_READ_RESE_C5_BW_CNTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, RESE_C5_BW_CNTLr, port, 0, rvp)
#define REG_WRITE_RESE_C5_BW_CNTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RESE_C5_BW_CNTLr, port, 0, rv)

#define REG_READ_RESE_EGRESS_TM_STAMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, RESE_EGRESS_TM_STAMPr, port, 0, rvp)
#define REG_WRITE_RESE_EGRESS_TM_STAMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RESE_EGRESS_TM_STAMPr, port, 0, rv)

#define REG_READ_RESE_MAX_AV_PKT_SZr(unit, rvp) \
	ROBO_REG_READ(unit, RESE_MAX_AV_PKT_SZr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RESE_MAX_AV_PKT_SZr(unit, rv) \
	ROBO_REG_WRITE(unit, RESE_MAX_AV_PKT_SZr, REG_PORT_ANY, 0, rv)

#define REG_READ_RESE_SLOT_ADJr(unit, rvp) \
	ROBO_REG_READ(unit, RESE_SLOT_ADJr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RESE_SLOT_ADJr(unit, rv) \
	ROBO_REG_WRITE(unit, RESE_SLOT_ADJr, REG_PORT_ANY, 0, rv)

#define REG_READ_RESE_SLOT_TICK_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, RESE_SLOT_TICK_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RESE_SLOT_TICK_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, RESE_SLOT_TICK_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_RESE_TM_ADJr(unit, rvp) \
	ROBO_REG_READ(unit, RESE_TM_ADJr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RESE_TM_ADJr(unit, rv) \
	ROBO_REG_WRITE(unit, RESE_TM_ADJr, REG_PORT_ANY, 0, rv)

#define REG_READ_RESE_TM_BASEr(unit, rvp) \
	ROBO_REG_READ(unit, RESE_TM_BASEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RESE_TM_BASEr(unit, rv) \
	ROBO_REG_WRITE(unit, RESE_TM_BASEr, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_CTL_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, RGMII_CTL_GPr, port, 0, rvp)
#define REG_WRITE_RGMII_CTL_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RGMII_CTL_GPr, port, 0, rv)

#define REG_READ_RGMII_CTL_GP49r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_CTL_GP49r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_CTL_GP49r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_CTL_GP49r, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_CTL_GP50r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_CTL_GP50r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_CTL_GP50r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_CTL_GP50r, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_CTRL_GP25r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_CTRL_GP25r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_CTRL_GP25r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_CTRL_GP25r, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_CTRL_GP26r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_CTRL_GP26r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_CTRL_GP26r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_CTRL_GP26r, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_CTRL_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_CTRL_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_CTRL_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_CTRL_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_TIME_DELAY_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_TIME_DELAY_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_TIME_DELAY_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_TIME_DELAY_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_TIME_DLY_CTRL_GP25r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_TIME_DLY_CTRL_GP25r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_TIME_DLY_CTRL_GP25r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_TIME_DLY_CTRL_GP25r, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_TIME_DLY_CTRL_GP26r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_TIME_DLY_CTRL_GP26r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_TIME_DLY_CTRL_GP26r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_TIME_DLY_CTRL_GP26r, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_TIME_DLY_CTRL_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_TIME_DLY_CTRL_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_TIME_DLY_CTRL_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_TIME_DLY_CTRL_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_TIME_DLY_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, RGMII_TIME_DLY_GPr, port, 0, rvp)
#define REG_WRITE_RGMII_TIME_DLY_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RGMII_TIME_DLY_GPr, port, 0, rv)

#define REG_READ_RGMII_TIME_DLY_GP49r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_TIME_DLY_GP49r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_TIME_DLY_GP49r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_TIME_DLY_GP49r, REG_PORT_ANY, 0, rv)

#define REG_READ_RGMII_TIME_DLY_GP50r(unit, rvp) \
	ROBO_REG_READ(unit, RGMII_TIME_DLY_GP50r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RGMII_TIME_DLY_GP50r(unit, rv) \
	ROBO_REG_WRITE(unit, RGMII_TIME_DLY_GP50r, REG_PORT_ANY, 0, rv)

#define REG_READ_RMONSTEERr(unit, rvp) \
	ROBO_REG_READ(unit, RMONSTEERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RMONSTEERr(unit, rv) \
	ROBO_REG_WRITE(unit, RMONSTEERr, REG_PORT_ANY, 0, rv)

#define REG_READ_RM_PINS_DEBUGr(unit, rvp) \
	ROBO_REG_READ(unit, RM_PINS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RM_PINS_DEBUGr(unit, rv) \
	ROBO_REG_WRITE(unit, RM_PINS_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_ROW_VMASK_OVR_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, ROW_VMASK_OVR_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ROW_VMASK_OVR_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, ROW_VMASK_OVR_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RST_MIB_CNT_ENr(unit, rvp) \
	ROBO_REG_READ(unit, RST_MIB_CNT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RST_MIB_CNT_ENr(unit, rv) \
	ROBO_REG_WRITE(unit, RST_MIB_CNT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_RST_TABLE_MEMr(unit, rvp) \
	ROBO_REG_READ(unit, RST_TABLE_MEMr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RST_TABLE_MEMr(unit, rv) \
	ROBO_REG_WRITE(unit, RST_TABLE_MEMr, REG_PORT_ANY, 0, rv)

#define REG_READ_RST_TABLE_MEM1r(unit, rvp) \
	ROBO_REG_READ(unit, RST_TABLE_MEM1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RST_TABLE_MEM1r(unit, rv) \
	ROBO_REG_WRITE(unit, RST_TABLE_MEM1r, REG_PORT_ANY, 0, rv)

#define REG_READ_RSV_MCAST_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, RSV_MCAST_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RSV_MCAST_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, RSV_MCAST_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXALIGNMENTERRORSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXALIGNMENTERRORSr, port, 0, rvp)
#define REG_WRITE_RXALIGNMENTERRORSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXALIGNMENTERRORSr, port, 0, rv)

#define REG_READ_RXBROADCASTPKTr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXBROADCASTPKTr, port, 0, rvp)
#define REG_WRITE_RXBROADCASTPKTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXBROADCASTPKTr, port, 0, rv)

#define REG_READ_RXBROADCASTPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, RXBROADCASTPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXBROADCASTPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXBROADCASTPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXDISCARDr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXDISCARDr, port, 0, rvp)
#define REG_WRITE_RXDISCARDr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXDISCARDr, port, 0, rv)

#define REG_READ_RXDROPPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXDROPPKTSr, port, 0, rvp)
#define REG_WRITE_RXDROPPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXDROPPKTSr, port, 0, rv)

#define REG_READ_RXEXCESSSIZEDISCr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXEXCESSSIZEDISCr, port, 0, rvp)
#define REG_WRITE_RXEXCESSSIZEDISCr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXEXCESSSIZEDISCr, port, 0, rv)

#define REG_READ_RXFCSERRORSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXFCSERRORSr, port, 0, rvp)
#define REG_WRITE_RXFCSERRORSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXFCSERRORSr, port, 0, rv)

#define REG_READ_RXFRAGMENTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXFRAGMENTSr, port, 0, rvp)
#define REG_WRITE_RXFRAGMENTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXFRAGMENTSr, port, 0, rv)

#define REG_READ_RXFWDDISCPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXFWDDISCPKTSr, port, 0, rvp)
#define REG_WRITE_RXFWDDISCPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXFWDDISCPKTSr, port, 0, rv)

#define REG_READ_RXGOODOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXGOODOCTETSr, port, 0, rvp)
#define REG_WRITE_RXGOODOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXGOODOCTETSr, port, 0, rv)

#define REG_READ_RXGOODPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXGOODPKTSr, port, 0, rvp)
#define REG_WRITE_RXGOODPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXGOODPKTSr, port, 0, rv)

#define REG_READ_RXJABBERPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, RXJABBERPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXJABBERPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXJABBERPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXJABBERSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXJABBERSr, port, 0, rvp)
#define REG_WRITE_RXJABBERSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXJABBERSr, port, 0, rv)

#define REG_READ_RXJUMBOPKTr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXJUMBOPKTr, port, 0, rvp)
#define REG_WRITE_RXJUMBOPKTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXJUMBOPKTr, port, 0, rv)

#define REG_READ_RXMULTICASTPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXMULTICASTPKTSr, port, 0, rvp)
#define REG_WRITE_RXMULTICASTPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXMULTICASTPKTSr, port, 0, rv)

#define REG_READ_RXOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXOCTETSr, port, 0, rvp)
#define REG_WRITE_RXOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXOCTETSr, port, 0, rv)

#define REG_READ_RXOVERSIZEPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXOVERSIZEPKTSr, port, 0, rvp)
#define REG_WRITE_RXOVERSIZEPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXOVERSIZEPKTSr, port, 0, rv)

#define REG_READ_RXPAUSEPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXPAUSEPKTSr, port, 0, rvp)
#define REG_WRITE_RXPAUSEPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXPAUSEPKTSr, port, 0, rv)

#define REG_READ_RXPAUSESTSr(unit, rvp) \
	ROBO_REG_READ(unit, RXPAUSESTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXPAUSESTSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXPAUSESTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXPKTS1024TOMAXPKTr(unit, rvp) \
	ROBO_REG_READ(unit, RXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXPKTS1024TOMAXPKTr(unit, rv) \
	ROBO_REG_WRITE(unit, RXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXPKTS1024TOMAXPKTOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXPKTS1024TOMAXPKTOCTETSr, port, 0, rvp)
#define REG_WRITE_RXPKTS1024TOMAXPKTOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXPKTS1024TOMAXPKTOCTETSr, port, 0, rv)

#define REG_READ_RXPKTS128TO255OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, RXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXPKTS128TO255OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXPKTS256TO511OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, RXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXPKTS256TO511OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXPKTS512TO1023OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, RXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXPKTS512TO1023OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXPKTS64OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, RXPKTS64OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXPKTS64OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXPKTS64OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXPKTS65TO127OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, RXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXPKTS65TO127OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, RXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXQOSOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXQOSOCTETSr, port, 0, rvp)
#define REG_WRITE_RXQOSOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXQOSOCTETSr, port, 0, rv)

#define REG_READ_RXQOSPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXQOSPKTSr, port, 0, rvp)
#define REG_WRITE_RXQOSPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXQOSPKTSr, port, 0, rv)

#define REG_READ_RXSACHANGESr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXSACHANGESr, port, 0, rvp)
#define REG_WRITE_RXSACHANGESr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXSACHANGESr, port, 0, rv)

#define REG_READ_RXSYMBLERRr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXSYMBLERRr, port, 0, rvp)
#define REG_WRITE_RXSYMBLERRr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXSYMBLERRr, port, 0, rv)

#define REG_READ_RXSYMBOLERRr(unit, rvp) \
	ROBO_REG_READ(unit, RXSYMBOLERRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RXSYMBOLERRr(unit, rv) \
	ROBO_REG_WRITE(unit, RXSYMBOLERRr, REG_PORT_ANY, 0, rv)

#define REG_READ_RXUNDERSIZEPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXUNDERSIZEPKTSr, port, 0, rvp)
#define REG_WRITE_RXUNDERSIZEPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXUNDERSIZEPKTSr, port, 0, rv)

#define REG_READ_RXUNICASTPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, RXUNICASTPKTSr, port, 0, rvp)
#define REG_WRITE_RXUNICASTPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RXUNICASTPKTSr, port, 0, rv)

#define REG_READ_RX_CF_SPECr(unit, rvp) \
	ROBO_REG_READ(unit, RX_CF_SPECr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_CF_SPECr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_CF_SPECr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_COUNTERr(unit, rvp) \
	ROBO_REG_READ(unit, RX_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_COUNTERr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, RX_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_GLOBAL_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, RX_GLOBAL_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_GLOBAL_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_GLOBAL_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_JUMBO_PACKET_COUNTERr(unit, rvp) \
	ROBO_REG_READ(unit, RX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_JUMBO_PACKET_COUNTERr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_MODE_PORTr(unit, port, rvp) \
	ROBO_REG_READ(unit, RX_MODE_PORTr, port, 0, rvp)
#define REG_WRITE_RX_MODE_PORTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, RX_MODE_PORTr, port, 0, rv)

#define REG_READ_RX_MODE_PORT_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, RX_MODE_PORT_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_MODE_PORT_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_MODE_PORT_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_MODE_PORT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, RX_MODE_PORT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_MODE_PORT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, RX_MODE_PORT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PAUSE_PASSr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PAUSE_PASSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PAUSE_PASSr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PAUSE_PASSr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_0_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_0_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_0_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_0_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_0_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_0_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_0_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_0_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_0_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_0_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_0_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_0_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_0_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_0_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_0_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_0_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_1_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_1_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_1_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_1_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_1_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_1_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_1_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_1_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_1_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_1_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_1_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_1_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_1_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_1_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_1_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_1_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_2_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_2_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_2_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_2_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_2_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_2_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_2_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_2_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_2_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_2_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_2_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_2_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_2_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_2_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_2_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_2_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_3_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_3_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_3_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_3_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_3_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_3_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_3_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_3_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_3_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_3_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_3_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_3_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_3_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_3_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_3_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_3_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_4_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_4_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_4_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_4_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_4_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_4_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_4_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_4_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_4_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_4_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_4_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_4_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_4_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_4_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_4_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_4_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_5_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_5_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_5_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_5_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_5_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_5_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_5_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_5_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_5_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_5_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_5_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_5_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_5_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_5_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_5_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_5_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_7_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_7_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_7_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_7_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_7_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_7_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_7_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_7_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_7_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_7_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_7_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_7_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_7_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_7_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_7_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_7_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_8_LINK_DELAY_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_8_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_8_LINK_DELAY_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_8_LINK_DELAY_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_8_LINK_DELAY_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_8_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_8_LINK_DELAY_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_8_LINK_DELAY_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_8_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_8_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_8_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_8_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_PORT_8_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, RX_PORT_8_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_PORT_8_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_PORT_8_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_TS_CAPr(unit, rvp) \
	ROBO_REG_READ(unit, RX_TS_CAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_TS_CAPr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_TS_CAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_TX_1588_COUNTERr(unit, rvp) \
	ROBO_REG_READ(unit, RX_TX_1588_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_TX_1588_COUNTERr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_TX_1588_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_TX_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, RX_TX_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_TX_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_TX_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_RX_TX_OPTIONr(unit, rvp) \
	ROBO_REG_READ(unit, RX_TX_OPTIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_RX_TX_OPTIONr(unit, rv) \
	ROBO_REG_WRITE(unit, RX_TX_OPTIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_SA_LIMIT_ENABLEr(unit, rvp) \
	ROBO_REG_READ(unit, SA_LIMIT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SA_LIMIT_ENABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, SA_LIMIT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_SA_LRN_CNTR_RSTr(unit, rvp) \
	ROBO_REG_READ(unit, SA_LRN_CNTR_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SA_LRN_CNTR_RSTr(unit, rv) \
	ROBO_REG_WRITE(unit, SA_LRN_CNTR_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_SA_OVERLIMIT_CNTR_RSTr(unit, rvp) \
	ROBO_REG_READ(unit, SA_OVERLIMIT_CNTR_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SA_OVERLIMIT_CNTR_RSTr(unit, rv) \
	ROBO_REG_WRITE(unit, SA_OVERLIMIT_CNTR_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_SA_OVER_LIMIT_COPY_REDIRECTr(unit, rvp) \
	ROBO_REG_READ(unit, SA_OVER_LIMIT_COPY_REDIRECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SA_OVER_LIMIT_COPY_REDIRECTr(unit, rv) \
	ROBO_REG_WRITE(unit, SA_OVER_LIMIT_COPY_REDIRECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_SCAN_RSLT_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, SCAN_RSLT_GPr, port, 0, rvp)
#define REG_WRITE_SCAN_RSLT_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SCAN_RSLT_GPr, port, 0, rv)

#define REG_READ_SCAN_RSLT_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, SCAN_RSLT_IMPr, port, 0, rvp)
#define REG_WRITE_SCAN_RSLT_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SCAN_RSLT_IMPr, port, 0, rv)

#define REG_READ_SCAN_RSLT_Pr(unit, port, rvp) \
	ROBO_REG_READ(unit, SCAN_RSLT_Pr, port, 0, rvp)
#define REG_WRITE_SCAN_RSLT_Pr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SCAN_RSLT_Pr, port, 0, rv)

#define REG_READ_SCAN_TIMEOUTr(unit, rvp) \
	ROBO_REG_READ(unit, SCAN_TIMEOUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SCAN_TIMEOUTr(unit, rv) \
	ROBO_REG_WRITE(unit, SCAN_TIMEOUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_SCHEDULER_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, SCHEDULER_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SCHEDULER_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, SCHEDULER_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_SCHEDULER_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, SCHEDULER_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SCHEDULER_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, SCHEDULER_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_SDACTLSTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDACTLSTSr, port, 0, rvp)
#define REG_WRITE_SDACTLSTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDACTLSTSr, port, 0, rv)

#define REG_READ_SDAEGSTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDAEGSTSr, port, 0, rvp)
#define REG_WRITE_SDAEGSTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDAEGSTSr, port, 0, rv)

#define REG_READ_SDAMODE2r(unit, port, rvp) \
	ROBO_REG_READ(unit, SDAMODE2r, port, 0, rvp)
#define REG_WRITE_SDAMODE2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDAMODE2r, port, 0, rv)

#define REG_READ_SDAMPHYr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDAMPHYr, port, 0, rvp)
#define REG_WRITE_SDAMPHYr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDAMPHYr, port, 0, rv)

#define REG_READ_SDANADVr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDANADVr, port, 0, rvp)
#define REG_WRITE_SDANADVr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDANADVr, port, 0, rv)

#define REG_READ_SDANEXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDANEXPr, port, 0, rvp)
#define REG_WRITE_SDANEXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDANEXPr, port, 0, rv)

#define REG_READ_SDANLPAr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDANLPAr, port, 0, rvp)
#define REG_WRITE_SDANLPAr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDANLPAr, port, 0, rv)

#define REG_READ_SDANNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDANNXPr, port, 0, rvp)
#define REG_WRITE_SDANNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDANNXPr, port, 0, rv)

#define REG_READ_SDASTSSUMr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDASTSSUMr, port, 0, rvp)
#define REG_WRITE_SDASTSSUMr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDASTSSUMr, port, 0, rv)

#define REG_READ_SDBRCMTSTr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDBRCMTSTr, port, 0, rvp)
#define REG_WRITE_SDBRCMTSTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDBRCMTSTr, port, 0, rv)

#define REG_READ_SDHNDRD_ACTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDHNDRD_ACTLr, port, 0, rvp)
#define REG_WRITE_SDHNDRD_ACTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDHNDRD_ACTLr, port, 0, rv)

#define REG_READ_SDHNDRD_ASTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDHNDRD_ASTSr, port, 0, rvp)
#define REG_WRITE_SDHNDRD_ASTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDHNDRD_ASTSr, port, 0, rv)

#define REG_READ_SDHNDRD_FCSCNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDHNDRD_FCSCNTr, port, 0, rvp)
#define REG_WRITE_SDHNDRD_FCSCNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDHNDRD_FCSCNTr, port, 0, rv)

#define REG_READ_SDHNDRD_RECNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDHNDRD_RECNTr, port, 0, rvp)
#define REG_WRITE_SDHNDRD_RECNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDHNDRD_RECNTr, port, 0, rv)

#define REG_READ_SDLPNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDLPNXPr, port, 0, rvp)
#define REG_WRITE_SDLPNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDLPNXPr, port, 0, rv)

#define REG_READ_SDMIICTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDMIICTLr, port, 0, rvp)
#define REG_WRITE_SDMIICTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDMIICTLr, port, 0, rv)

#define REG_READ_SDMIISTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDMIISTSr, port, 0, rvp)
#define REG_WRITE_SDMIISTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDMIISTSr, port, 0, rv)

#define REG_READ_SDPHYIDHr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDPHYIDHr, port, 0, rvp)
#define REG_WRITE_SDPHYIDHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDPHYIDHr, port, 0, rv)

#define REG_READ_SDPHYIDLr(unit, port, rvp) \
	ROBO_REG_READ(unit, SDPHYIDLr, port, 0, rvp)
#define REG_WRITE_SDPHYIDLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SDPHYIDLr, port, 0, rv)

#define REG_READ_SD_ANADVr(unit, rvp) \
	ROBO_REG_READ(unit, SD_ANADVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_ANADVr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_ANADVr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_ANEXPr(unit, rvp) \
	ROBO_REG_READ(unit, SD_ANEXPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_ANEXPr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_ANEXPr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_ANLPAr(unit, rvp) \
	ROBO_REG_READ(unit, SD_ANLPAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_ANLPAr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_ANLPAr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_ANNXPr(unit, rvp) \
	ROBO_REG_READ(unit, SD_ANNXPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_ANNXPr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_ANNXPr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_B1000X_CTL1r(unit, rvp) \
	ROBO_REG_READ(unit, SD_B1000X_CTL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_B1000X_CTL1r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_B1000X_CTL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_B1000X_CTL2r(unit, rvp) \
	ROBO_REG_READ(unit, SD_B1000X_CTL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_B1000X_CTL2r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_B1000X_CTL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_B1000X_CTL3r(unit, rvp) \
	ROBO_REG_READ(unit, SD_B1000X_CTL3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_B1000X_CTL3r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_B1000X_CTL3r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_B1000X_CTL4r(unit, rvp) \
	ROBO_REG_READ(unit, SD_B1000X_CTL4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_B1000X_CTL4r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_B1000X_CTL4r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_B1000X_STS1r(unit, rvp) \
	ROBO_REG_READ(unit, SD_B1000X_STS1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_B1000X_STS1r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_B1000X_STS1r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_B1000X_STS2r(unit, rvp) \
	ROBO_REG_READ(unit, SD_B1000X_STS2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_B1000X_STS2r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_B1000X_STS2r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_B1000X_STS3r(unit, rvp) \
	ROBO_REG_READ(unit, SD_B1000X_STS3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_B1000X_STS3r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_B1000X_STS3r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_BER_CRCERR_RXPKTCNTRr(unit, rvp) \
	ROBO_REG_READ(unit, SD_BER_CRCERR_RXPKTCNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_BER_CRCERR_RXPKTCNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_BER_CRCERR_RXPKTCNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_BLOCK_ADDRr(unit, rvp) \
	ROBO_REG_READ(unit, SD_BLOCK_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_BLOCK_ADDRr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_BLOCK_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_DEFAULTr(unit, rvp) \
	ROBO_REG_READ(unit, SD_DEFAULTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_DEFAULTr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_DEFAULTr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_EXT_STSr(unit, rvp) \
	ROBO_REG_READ(unit, SD_EXT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_EXT_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_EXT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_FORCE_TX_DATA1r(unit, rvp) \
	ROBO_REG_READ(unit, SD_FORCE_TX_DATA1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_FORCE_TX_DATA1r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_FORCE_TX_DATA1r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_FORCE_TX_DATA2r(unit, rvp) \
	ROBO_REG_READ(unit, SD_FORCE_TX_DATA2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_FORCE_TX_DATA2r(unit, rv) \
	ROBO_REG_WRITE(unit, SD_FORCE_TX_DATA2r, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_LPNXPr(unit, rvp) \
	ROBO_REG_READ(unit, SD_LPNXPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_LPNXPr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_LPNXPr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_MIICTLr(unit, rvp) \
	ROBO_REG_READ(unit, SD_MIICTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_MIICTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_MIICTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_MIISTSr(unit, rvp) \
	ROBO_REG_READ(unit, SD_MIISTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_MIISTSr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_MIISTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_PATGEN_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, SD_PATGEN_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_PATGEN_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_PATGEN_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_PATGEN_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, SD_PATGEN_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_PATGEN_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_PATGEN_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_PHYIDHr(unit, rvp) \
	ROBO_REG_READ(unit, SD_PHYIDHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_PHYIDHr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_PHYIDHr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_PHYIDLr(unit, rvp) \
	ROBO_REG_READ(unit, SD_PHYIDLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_PHYIDLr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_PHYIDLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_PRBS_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, SD_PRBS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_PRBS_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_PRBS_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_PRBS_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, SD_PRBS_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_PRBS_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_PRBS_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_SEL_EARLYr(unit, rvp) \
	ROBO_REG_READ(unit, SD_SEL_EARLYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_SEL_EARLYr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_SEL_EARLYr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_SIGNAL_DETCr(unit, rvp) \
	ROBO_REG_READ(unit, SD_SIGNAL_DETCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_SIGNAL_DETCr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_SIGNAL_DETCr, REG_PORT_ANY, 0, rv)

#define REG_READ_SD_TEST_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, SD_TEST_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SD_TEST_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, SD_TEST_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_SECURITY_BYPASS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, SECURITY_BYPASS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SECURITY_BYPASS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SECURITY_BYPASS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SECURITY_GLOBAL_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, SECURITY_GLOBAL_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SECURITY_GLOBAL_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SECURITY_GLOBAL_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SEC_TDIP0r(unit, rvp) \
	ROBO_REG_READ(unit, SEC_TDIP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SEC_TDIP0r(unit, rv) \
	ROBO_REG_WRITE(unit, SEC_TDIP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_SEC_TDIP1r(unit, rvp) \
	ROBO_REG_READ(unit, SEC_TDIP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SEC_TDIP1r(unit, rv) \
	ROBO_REG_WRITE(unit, SEC_TDIP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_SERDES_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, SERDES_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SERDES_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, SERDES_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SFT_LRN_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, SFT_LRN_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SFT_LRN_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SFT_LRN_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SGMII_CLR_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, SGMII_CLR_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SGMII_CLR_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SGMII_CLR_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SGMII_CTL_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, SGMII_CTL_GPr, port, 0, rvp)
#define REG_WRITE_SGMII_CTL_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SGMII_CTL_GPr, port, 0, rv)

#define REG_READ_SGMII_STA_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, SGMII_STA_GPr, port, 0, rvp)
#define REG_WRITE_SGMII_STA_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SGMII_STA_GPr, port, 0, rv)

#define REG_READ_SHD_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, SHD_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SHD_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SHD_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SHD_LDr(unit, rvp) \
	ROBO_REG_READ(unit, SHD_LDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SHD_LDr(unit, rv) \
	ROBO_REG_WRITE(unit, SHD_LDr, REG_PORT_ANY, 0, rv)

#define REG_READ_SIP_REGr(unit, rvp) \
	ROBO_REG_READ(unit, SIP_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SIP_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, SIP_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_SPARE_1Cr(unit, port, rvp) \
	ROBO_REG_READ(unit, SPARE_1Cr, port, 0, rvp)
#define REG_WRITE_SPARE_1Cr(unit, port, rv) \
	ROBO_REG_WRITE(unit, SPARE_1Cr, port, 0, rv)

#define REG_READ_SPARE_REG_0r(unit, rvp) \
	ROBO_REG_READ(unit, SPARE_REG_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPARE_REG_0r(unit, rv) \
	ROBO_REG_WRITE(unit, SPARE_REG_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPDSTSr(unit, rvp) \
	ROBO_REG_READ(unit, SPDSTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPDSTSr(unit, rv) \
	ROBO_REG_WRITE(unit, SPDSTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_SPECIAL_MNGTr(unit, rvp) \
	ROBO_REG_READ(unit, SPECIAL_MNGTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPECIAL_MNGTr(unit, rv) \
	ROBO_REG_WRITE(unit, SPECIAL_MNGTr, REG_PORT_ANY, 0, rv)

#define REG_READ_SPICTLr(unit, rvp) \
	ROBO_REG_READ(unit, SPICTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPICTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SPICTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO0r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO0r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO0r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO1r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO1r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO1r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO2r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO2r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO2r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO3r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO3r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO3r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO4r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO4r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO4r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO5r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO5r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO5r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO6r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO6r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO6r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPIDIO7r(unit, rvp) \
	ROBO_REG_READ(unit, SPIDIO7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPIDIO7r(unit, rv) \
	ROBO_REG_WRITE(unit, SPIDIO7r, REG_PORT_ANY, 0, rv)

#define REG_READ_SPISTSr(unit, rvp) \
	ROBO_REG_READ(unit, SPISTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPISTSr(unit, rv) \
	ROBO_REG_WRITE(unit, SPISTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_SPTAGTr(unit, rvp) \
	ROBO_REG_READ(unit, SPTAGTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPTAGTr(unit, rv) \
	ROBO_REG_WRITE(unit, SPTAGTr, REG_PORT_ANY, 0, rv)

#define REG_READ_SPT_MULTI_ADDR_BPS_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, SPT_MULTI_ADDR_BPS_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SPT_MULTI_ADDR_BPS_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, SPT_MULTI_ADDR_BPS_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SRCADRCHGr(unit, rvp) \
	ROBO_REG_READ(unit, SRCADRCHGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SRCADRCHGr(unit, rv) \
	ROBO_REG_WRITE(unit, SRCADRCHGr, REG_PORT_ANY, 0, rv)

#define REG_READ_STAT_GREEN_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, STAT_GREEN_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STAT_GREEN_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, STAT_GREEN_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_STAT_RED_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, STAT_RED_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STAT_RED_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, STAT_RED_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_STAT_YELLOW_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, STAT_YELLOW_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STAT_YELLOW_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, STAT_YELLOW_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_STP_BYPASS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, STP_BYPASS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STP_BYPASS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, STP_BYPASS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_STRAP_PIN_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, STRAP_PIN_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STRAP_PIN_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, STRAP_PIN_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_STRAP_STSr(unit, rvp) \
	ROBO_REG_READ(unit, STRAP_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STRAP_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, STRAP_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_STRAP_VALUEr(unit, rvp) \
	ROBO_REG_READ(unit, STRAP_VALUEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STRAP_VALUEr(unit, rv) \
	ROBO_REG_WRITE(unit, STRAP_VALUEr, REG_PORT_ANY, 0, rv)

#define REG_READ_STREG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, STREG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STREG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, STREG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_STREG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, STREG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STREG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, STREG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_STS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, STS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, STS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_STS_OVERRIDE_GMIIPr(unit, port, rvp) \
	ROBO_REG_READ(unit, STS_OVERRIDE_GMIIPr, port, 0, rvp)
#define REG_WRITE_STS_OVERRIDE_GMIIPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, STS_OVERRIDE_GMIIPr, port, 0, rv)

#define REG_READ_STS_OVERRIDE_GPr(unit, port, rvp) \
	ROBO_REG_READ(unit, STS_OVERRIDE_GPr, port, 0, rvp)
#define REG_WRITE_STS_OVERRIDE_GPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, STS_OVERRIDE_GPr, port, 0, rv)

#define REG_READ_STS_OVERRIDE_IMPr(unit, port, rvp) \
	ROBO_REG_READ(unit, STS_OVERRIDE_IMPr, port, 0, rvp)
#define REG_WRITE_STS_OVERRIDE_IMPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, STS_OVERRIDE_IMPr, port, 0, rv)

#define REG_READ_STS_OVERRIDE_Pr(unit, port, rvp) \
	ROBO_REG_READ(unit, STS_OVERRIDE_Pr, port, 0, rvp)
#define REG_WRITE_STS_OVERRIDE_Pr(unit, port, rv) \
	ROBO_REG_WRITE(unit, STS_OVERRIDE_Pr, port, 0, rv)

#define REG_READ_STS_OVERRIDE_P5r(unit, rvp) \
	ROBO_REG_READ(unit, STS_OVERRIDE_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STS_OVERRIDE_P5r(unit, rv) \
	ROBO_REG_WRITE(unit, STS_OVERRIDE_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_STS_OVERRIDE_P7r(unit, rvp) \
	ROBO_REG_READ(unit, STS_OVERRIDE_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_STS_OVERRIDE_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, STS_OVERRIDE_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_SWITCH_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, SWITCH_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SWITCH_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, SWITCH_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_SWMODEr(unit, rvp) \
	ROBO_REG_READ(unit, SWMODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SWMODEr(unit, rv) \
	ROBO_REG_WRITE(unit, SWMODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_SW_FLOW_CONr(unit, rvp) \
	ROBO_REG_READ(unit, SW_FLOW_CONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SW_FLOW_CONr(unit, rv) \
	ROBO_REG_WRITE(unit, SW_FLOW_CONr, REG_PORT_ANY, 0, rv)

#define REG_READ_SW_XOFF_PORT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, SW_XOFF_PORT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_SW_XOFF_PORT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, SW_XOFF_PORT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_ANADVr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_ANADVr, port, 0, rvp)
#define REG_WRITE_S_ANADVr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_ANADVr, port, 0, rv)

#define REG_READ_S_ANEXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_ANEXPr, port, 0, rvp)
#define REG_WRITE_S_ANEXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_ANEXPr, port, 0, rv)

#define REG_READ_S_ANLPA1r(unit, port, rvp) \
	ROBO_REG_READ(unit, S_ANLPA1r, port, 0, rvp)
#define REG_WRITE_S_ANLPA1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_ANLPA1r, port, 0, rv)

#define REG_READ_S_ANLPA2r(unit, port, rvp) \
	ROBO_REG_READ(unit, S_ANLPA2r, port, 0, rvp)
#define REG_WRITE_S_ANLPA2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_ANLPA2r, port, 0, rv)

#define REG_READ_S_ANNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_ANNXPr, port, 0, rvp)
#define REG_WRITE_S_ANNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_ANNXPr, port, 0, rv)

#define REG_READ_S_EEE_LPI_DURATIONr(unit, rvp) \
	ROBO_REG_READ(unit, S_EEE_LPI_DURATIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_EEE_LPI_DURATIONr(unit, rv) \
	ROBO_REG_WRITE(unit, S_EEE_LPI_DURATIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_EEE_LPI_EVENTr(unit, rvp) \
	ROBO_REG_READ(unit, S_EEE_LPI_EVENTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_EEE_LPI_EVENTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_EEE_LPI_EVENTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_EXT_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_EXT_STSr, port, 0, rvp)
#define REG_WRITE_S_EXT_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_EXT_STSr, port, 0, rv)

#define REG_READ_S_INRANGEERRCOUNTr(unit, rvp) \
	ROBO_REG_READ(unit, S_INRANGEERRCOUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_INRANGEERRCOUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_INRANGEERRCOUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_INRANGEERRPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_INRANGEERRPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_INRANGEERRPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_INRANGEERRPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_JUMBOPKTr(unit, rvp) \
	ROBO_REG_READ(unit, S_JUMBOPKTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_JUMBOPKTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_JUMBOPKTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_MIICTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_MIICTLr, port, 0, rvp)
#define REG_WRITE_S_MIICTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_MIICTLr, port, 0, rv)

#define REG_READ_S_MIISTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_MIISTSr, port, 0, rvp)
#define REG_WRITE_S_MIISTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_MIISTSr, port, 0, rv)

#define REG_READ_S_OUTOFRANGEERRPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_OUTOFRANGEERRPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_OUTOFRANGEERRPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_OUTOFRANGEERRPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_OUTRANGEERRCOUNTr(unit, rvp) \
	ROBO_REG_READ(unit, S_OUTRANGEERRCOUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_OUTRANGEERRCOUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_OUTRANGEERRCOUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_PHYIDHr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_PHYIDHr, port, 0, rvp)
#define REG_WRITE_S_PHYIDHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_PHYIDHr, port, 0, rv)

#define REG_READ_S_PHYIDLr(unit, port, rvp) \
	ROBO_REG_READ(unit, S_PHYIDLr, port, 0, rvp)
#define REG_WRITE_S_PHYIDLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, S_PHYIDLr, port, 0, rv)

#define REG_READ_S_PKTS1024TOMAXOCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_PKTS1024TOMAXOCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_PKTS1024TOMAXOCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_PKTS1024TOMAXOCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_PKTS1024TOMAXPKTOCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_PKTS1024TOMAXPKTOCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_PKTS1024TOMAXPKTOCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_PKTS1024TOMAXPKTOCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_PKTS128TO255OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_PKTS128TO255OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_PKTS128TO255OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_PKTS128TO255OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_PKTS256TO511OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_PKTS256TO511OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_PKTS256TO511OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_PKTS256TO511OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_PKTS512TO1023OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_PKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_PKTS512TO1023OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_PKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_PKTS64OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_PKTS64OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_PKTS64OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_PKTS64OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_PKTS65TO127OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_PKTS65TO127OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_PKTS65TO127OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_PKTS65TO127OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXALIGNMENTERRORSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXALIGNMENTERRORSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXALIGNMENTERRORSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXALIGNMENTERRORSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXBROADCASTPKTr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXBROADCASTPKTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXBROADCASTPKTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXBROADCASTPKTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXBROADCASTPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXBROADCASTPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXBROADCASTPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXBROADCASTPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXDISCARDr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXDISCARDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXDISCARDr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXDISCARDr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXDROPPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXDROPPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXDROPPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXDROPPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXEXCESSSIZEDISCr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXEXCESSSIZEDISCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXEXCESSSIZEDISCr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXEXCESSSIZEDISCr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXFCSERRORSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXFCSERRORSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXFCSERRORSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXFCSERRORSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXFRAGMENTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXFRAGMENTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXFRAGMENTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXFRAGMENTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXFWDDISCPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXFWDDISCPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXFWDDISCPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXFWDDISCPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXGOODOCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXGOODOCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXGOODOCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXGOODOCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXJABBERPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXJABBERPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXJABBERPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXJABBERPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXJABBERSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXJABBERSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXJABBERSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXJABBERSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXJUMBOPKTr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXJUMBOPKTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXJUMBOPKTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXJUMBOPKTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXMULTICASTPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXMULTICASTPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXMULTICASTPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXMULTICASTPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXOCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXOCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXOCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXOCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXOVERSIZEPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXOVERSIZEPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXOVERSIZEPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXOVERSIZEPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPAUSEPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPAUSEPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPAUSEPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPAUSEPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPKTS1024TOMAXPKTr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPKTS1024TOMAXPKTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPKTS1024TOMAXPKTOCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPKTS1024TOMAXPKTOCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPKTS1024TOMAXPKTOCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPKTS1024TOMAXPKTOCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPKTS128TO255OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPKTS128TO255OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPKTS256TO511OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPKTS256TO511OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPKTS512TO1023OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPKTS512TO1023OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPKTS64OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPKTS64OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPKTS64OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPKTS64OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXPKTS65TO127OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXPKTS65TO127OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXSACHANGESr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXSACHANGESr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXSACHANGESr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXSACHANGESr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXSYMBLERRr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXSYMBLERRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXSYMBLERRr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXSYMBLERRr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXSYMBOLERRr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXSYMBOLERRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXSYMBOLERRr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXSYMBOLERRr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXUNDERSIZEPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXUNDERSIZEPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXUNDERSIZEPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXUNDERSIZEPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RXUNICASTPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_RXUNICASTPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RXUNICASTPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RXUNICASTPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_RX_JUMBO_PACKET_COUNTERr(unit, rvp) \
	ROBO_REG_READ(unit, S_RX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_RX_JUMBO_PACKET_COUNTERr(unit, rv) \
	ROBO_REG_WRITE(unit, S_RX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXBROADCASTPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXBROADCASTPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXBROADCASTPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXBROADCASTPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXCOLLISIONSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXCOLLISIONSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXCOLLISIONSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXCOLLISIONSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXDEFERREDTRANSMITr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXDEFERREDTRANSMITr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXDEFERREDTRANSMITr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXDEFERREDTRANSMITr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXDROPPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXDROPPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXDROPPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXDROPPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXEXCESSIVECOLLISIONr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXEXCESSIVECOLLISIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXEXCESSIVECOLLISIONr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXEXCESSIVECOLLISIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXFRAMEINDISCr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXFRAMEINDISCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXFRAMEINDISCr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXFRAMEINDISCr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXLATECOLLISIONr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXLATECOLLISIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXLATECOLLISIONr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXLATECOLLISIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXMULTICASTPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXMULTICASTPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXMULTICASTPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXMULTICASTPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXMULTIPLECOLLISIONr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXMULTIPLECOLLISIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXMULTIPLECOLLISIONr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXMULTIPLECOLLISIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXMULTIPLECOLLISIONSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXMULTIPLECOLLISIONSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXMULTIPLECOLLISIONSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXMULTIPLECOLLISIONSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXOCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXOCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXOCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXOCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPAUSEPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPAUSEPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPAUSEPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPAUSEPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPKTS1024TOMAXPKTr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPKTS1024TOMAXPKTr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPKTS1024TOMAXPKTOCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPKTS1024TOMAXPKTOCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPKTS1024TOMAXPKTOCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPKTS1024TOMAXPKTOCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPKTS128TO255OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPKTS128TO255OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPKTS256TO511OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPKTS256TO511OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPKTS512TO1023OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPKTS512TO1023OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPKTS64OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPKTS64OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPKTS64OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPKTS64OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPKTS65TO127OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPKTS65TO127OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXPORTCONGESTIONDROPr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXPORTCONGESTIONDROPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXPORTCONGESTIONDROPr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXPORTCONGESTIONDROPr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS0OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS0OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS0OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS0OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS0PKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS0PKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS0PKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS0PKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS1OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS1OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS1OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS1OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS1PKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS1PKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS1PKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS1PKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS2OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS2OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS2OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS2OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS2PKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS2PKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS2PKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS2PKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS3OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS3OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS3OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS3OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQOS3PKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQOS3PKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQOS3PKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQOS3PKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ0r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ0r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ0r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ1r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ1r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ1r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ2r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ2r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ2r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ3r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ3r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ3r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ4r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ4r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ4r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ5r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ5r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ5r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ6r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ6r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ6r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQPKTQ7r(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQPKTQ7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQPKTQ7r(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQPKTQ7r, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ0OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ0OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ0OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ0OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ0PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ0PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ0PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ0PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ1OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ1OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ1OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ1OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ1PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ1PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ1PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ1PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ2OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ2OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ2OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ2OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ2PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ2PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ2PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ2PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ3OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ3OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ3OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ3OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ3PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ3PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ3PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ3PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ4OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ4OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ4OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ4OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ4PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ4PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ4PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ4PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ5OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ5OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ5OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ5OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ5PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ5PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ5PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ5PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ6OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ6OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ6OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ6OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ6PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ6PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ6PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ6PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ7OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ7OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ7OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ7OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQ7PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQ7PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQ7PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQ7PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQSEL0CONGESTIONDROPr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQSEL0CONGESTIONDROPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQSEL0CONGESTIONDROPr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQSEL0CONGESTIONDROPr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXQQSEL1CONGESTIONDROPr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXQQSEL1CONGESTIONDROPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXQQSEL1CONGESTIONDROPr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXQQSEL1CONGESTIONDROPr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXSINGLECOLLISIONr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXSINGLECOLLISIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXSINGLECOLLISIONr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXSINGLECOLLISIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXSINGLECOLLISIONSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXSINGLECOLLISIONSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXSINGLECOLLISIONSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXSINGLECOLLISIONSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TXUNICASTPKTSr(unit, rvp) \
	ROBO_REG_READ(unit, S_TXUNICASTPKTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TXUNICASTPKTSr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TXUNICASTPKTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_S_TX_JUMBO_PACKET_COUNTERr(unit, rvp) \
	ROBO_REG_READ(unit, S_TX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_S_TX_JUMBO_PACKET_COUNTERr(unit, rv) \
	ROBO_REG_WRITE(unit, S_TX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_TBI_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TBI_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TBI_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TBI_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TC2COLORr(unit, rvp) \
	ROBO_REG_READ(unit, TC2COLORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC2COLORr(unit, rv) \
	ROBO_REG_WRITE(unit, TC2COLORr, REG_PORT_ANY, 0, rv)

#define REG_READ_TC2COS_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, TC2COS_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC2COS_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, TC2COS_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_TC2RED_PROFILE_TABLEr(unit, rvp) \
	ROBO_REG_READ(unit, TC2RED_PROFILE_TABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC2RED_PROFILE_TABLEr(unit, rv) \
	ROBO_REG_WRITE(unit, TC2RED_PROFILE_TABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCAM_BIST_CONTROLr(unit, rvp) \
	ROBO_REG_READ(unit, TCAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCAM_BIST_CONTROLr(unit, rv) \
	ROBO_REG_WRITE(unit, TCAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCAM_BIST_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, TCAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCAM_BIST_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, TCAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCAM_CHKSUM_STSr(unit, rvp) \
	ROBO_REG_READ(unit, TCAM_CHKSUM_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCAM_CHKSUM_STSr(unit, rv) \
	ROBO_REG_WRITE(unit, TCAM_CHKSUM_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCAM_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TCAM_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCAM_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TCAM_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCAM_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, TCAM_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCAM_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, TCAM_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCAM_TEST_COMPARE_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, TCAM_TEST_COMPARE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCAM_TEST_COMPARE_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, TCAM_TEST_COMPARE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCP_UDP_ACTION_REGr(unit, idx, rvp) \
	ROBO_REG_READ(unit, TCP_UDP_ACTION_REGr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_TCP_UDP_ACTION_REGr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, TCP_UDP_ACTION_REGr, REG_PORT_ANY, idx, rv)

#define REG_READ_TCP_UDP_HIT_REGr(unit, rvp) \
	ROBO_REG_READ(unit, TCP_UDP_HIT_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCP_UDP_HIT_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, TCP_UDP_HIT_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_TCP_UDP_KEY_REGr(unit, idx, rvp) \
	ROBO_REG_READ(unit, TCP_UDP_KEY_REGr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_TCP_UDP_KEY_REGr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, TCP_UDP_KEY_REGr, REG_PORT_ANY, idx, rv)

#define REG_READ_TCP_UDP_WILDCARD_ACTION_REGr(unit, rvp) \
	ROBO_REG_READ(unit, TCP_UDP_WILDCARD_ACTION_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TCP_UDP_WILDCARD_ACTION_REGr(unit, rv) \
	ROBO_REG_WRITE(unit, TCP_UDP_WILDCARD_ACTION_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP0r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP0r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP1r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP1r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP2r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP2r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP3r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP3r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP3r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP4r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP4r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP4r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP5r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP5r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP5r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP6r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP6r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP6r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_DP2DSCP_MAP7r(unit, rvp) \
	ROBO_REG_READ(unit, TC_DP2DSCP_MAP7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_DP2DSCP_MAP7r(unit, rv) \
	ROBO_REG_WRITE(unit, TC_DP2DSCP_MAP7r, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_GROUP_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, TC_GROUP_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TC_GROUP_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, TC_GROUP_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TC_SEL_TABLEr(unit, port, rvp) \
	ROBO_REG_READ(unit, TC_SEL_TABLEr, port, 0, rvp)
#define REG_WRITE_TC_SEL_TABLEr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TC_SEL_TABLEr, port, 0, rv)

#define REG_READ_TEMP_MON_CALr(unit, rvp) \
	ROBO_REG_READ(unit, TEMP_MON_CALr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TEMP_MON_CALr(unit, rv) \
	ROBO_REG_WRITE(unit, TEMP_MON_CALr, REG_PORT_ANY, 0, rv)

#define REG_READ_TEMP_MON_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TEMP_MON_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TEMP_MON_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TEMP_MON_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TEMP_MON_RESUr(unit, rvp) \
	ROBO_REG_READ(unit, TEMP_MON_RESUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TEMP_MON_RESUr(unit, rv) \
	ROBO_REG_WRITE(unit, TEMP_MON_RESUr, REG_PORT_ANY, 0, rv)

#define REG_READ_TEMP_MON_SPEC_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TEMP_MON_SPEC_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TEMP_MON_SPEC_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TEMP_MON_SPEC_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TH_PCTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, TH_PCTLr, port, 0, rvp)
#define REG_WRITE_TH_PCTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TH_PCTLr, port, 0, rv)

#define REG_READ_TIMECODE_SELr(unit, rvp) \
	ROBO_REG_READ(unit, TIMECODE_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TIMECODE_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, TIMECODE_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_TIME_CODE_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, TIME_CODE_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_TIME_CODE_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, TIME_CODE_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_TIME_STAMP_3r(unit, rvp) \
	ROBO_REG_READ(unit, TIME_STAMP_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TIME_STAMP_3r(unit, rv) \
	ROBO_REG_WRITE(unit, TIME_STAMP_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_TIME_STAMP_INFO_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, TIME_STAMP_INFO_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_TIME_STAMP_INFO_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, TIME_STAMP_INFO_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_TIME_STAMP_Nr(unit, idx, rvp) \
	ROBO_REG_READ(unit, TIME_STAMP_Nr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_TIME_STAMP_Nr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, TIME_STAMP_Nr, REG_PORT_ANY, idx, rv)

#define REG_READ_TM_STAMP_RPT_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, TM_STAMP_RPT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TM_STAMP_RPT_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, TM_STAMP_RPT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TM_STAMP_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, TM_STAMP_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TM_STAMP_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, TM_STAMP_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_DLF_DROP_THRESH_Q1r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_DLF_DROP_THRESH_Q1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_DLF_DROP_THRESH_Q1r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_DLF_DROP_THRESH_Q1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_DLF_DROP_THRESH_Q2r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_DLF_DROP_THRESH_Q2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_DLF_DROP_THRESH_Q2r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_DLF_DROP_THRESH_Q2r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_DLF_DROP_THRESH_Q3r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_DLF_DROP_THRESH_Q3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_DLF_DROP_THRESH_Q3r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_DLF_DROP_THRESH_Q3r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_DROP_THRESH_Q1r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_DROP_THRESH_Q1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_DROP_THRESH_Q1r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_DROP_THRESH_Q1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_DROP_THRESH_Q2r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_DROP_THRESH_Q2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_DROP_THRESH_Q2r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_DROP_THRESH_Q2r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_DROP_THRESH_Q3r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_DROP_THRESH_Q3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_DROP_THRESH_Q3r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_DROP_THRESH_Q3r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_HYST_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_HYST_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_HYST_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_HYST_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_HYST_THRESH_Q1r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_HYST_THRESH_Q1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_HYST_THRESH_Q1r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_HYST_THRESH_Q1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_HYST_THRESH_Q2r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_HYST_THRESH_Q2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_HYST_THRESH_Q2r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_HYST_THRESH_Q2r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_HYST_THRESH_Q3r(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_HYST_THRESH_Q3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_HYST_THRESH_Q3r(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_HYST_THRESH_Q3r, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_LIMIT_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_LIMIT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_LIMIT_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_LIMIT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_MC_DROP_IMP_THRESHr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_MC_DROP_IMP_THRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_MC_DROP_IMP_THRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_MC_DROP_IMP_THRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_PAUSE_IMP_THRESHr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_PAUSE_IMP_THRESHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_PAUSE_IMP_THRESHr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_PAUSE_IMP_THRESHr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_REGION_STATUSr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_REGION_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_REGION_STATUSr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_REGION_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_SA_LIMIT_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_SA_LIMIT_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_SA_LIMIT_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_SA_LIMIT_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TOTAL_SA_LRN_CNTRr(unit, rvp) \
	ROBO_REG_READ(unit, TOTAL_SA_LRN_CNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TOTAL_SA_LRN_CNTRr(unit, rv) \
	ROBO_REG_WRITE(unit, TOTAL_SA_LRN_CNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRREG_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, TRREG_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRREG_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRREG_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRREG_CTRL0r(unit, rvp) \
	ROBO_REG_READ(unit, TRREG_CTRL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRREG_CTRL0r(unit, rv) \
	ROBO_REG_WRITE(unit, TRREG_CTRL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_TRREG_CTRL1r(unit, rvp) \
	ROBO_REG_READ(unit, TRREG_CTRL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRREG_CTRL1r(unit, rv) \
	ROBO_REG_WRITE(unit, TRREG_CTRL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TRREG_CTRL2r(unit, rvp) \
	ROBO_REG_READ(unit, TRREG_CTRL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRREG_CTRL2r(unit, rv) \
	ROBO_REG_WRITE(unit, TRREG_CTRL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_TRREG_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, TRREG_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRREG_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, TRREG_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_TRREG_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, TRREG_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRREG_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, TRREG_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_00_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_00_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_00_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_00_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_01_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_01_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_01_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_01_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_02_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_02_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_02_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_02_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_03_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_03_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_03_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_03_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_04_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_04_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_04_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_04_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_05_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_05_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_05_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_05_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_06_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_06_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_06_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_06_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_07_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_07_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_07_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_07_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_08_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_08_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_08_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_08_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_09_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_09_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_09_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_09_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_10_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_10_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_10_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_10_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_11_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_11_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_11_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_11_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_12_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_12_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_12_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_12_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_13_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_13_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_GRP_13_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_13_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_GRP_CTLr(unit, idx, rvp) \
	ROBO_REG_READ(unit, TRUNK_GRP_CTLr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_TRUNK_GRP_CTLr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, TRUNK_GRP_CTLr, REG_PORT_ANY, idx, rv)

#define REG_READ_TRUNK_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUNK_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, TRUNK_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUNK_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, TRUNK_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUST_C1P_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUST_C1P_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUST_C1P_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUST_C1P_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUST_CVIDr(unit, rvp) \
	ROBO_REG_READ(unit, TRUST_CVIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUST_CVIDr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUST_CVIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUST_CVLANr(unit, rvp) \
	ROBO_REG_READ(unit, TRUST_CVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUST_CVLANr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUST_CVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUST_DSCP_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUST_DSCP_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUST_DSCP_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUST_DSCP_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TRUST_S1P_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TRUST_S1P_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TRUST_S1P_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TRUST_S1P_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TS_READ_START_ENDr(unit, rvp) \
	ROBO_REG_READ(unit, TS_READ_START_ENDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TS_READ_START_ENDr(unit, rv) \
	ROBO_REG_WRITE(unit, TS_READ_START_ENDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXBROADCASTPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXBROADCASTPKTSr, port, 0, rvp)
#define REG_WRITE_TXBROADCASTPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXBROADCASTPKTSr, port, 0, rv)

#define REG_READ_TXCOLLISIONSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXCOLLISIONSr, port, 0, rvp)
#define REG_WRITE_TXCOLLISIONSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXCOLLISIONSr, port, 0, rv)

#define REG_READ_TXDEFERREDTRANSMITr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXDEFERREDTRANSMITr, port, 0, rvp)
#define REG_WRITE_TXDEFERREDTRANSMITr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXDEFERREDTRANSMITr, port, 0, rv)

#define REG_READ_TXDROPPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXDROPPKTSr, port, 0, rvp)
#define REG_WRITE_TXDROPPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXDROPPKTSr, port, 0, rv)

#define REG_READ_TXEXCESSIVECOLLISIONr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXEXCESSIVECOLLISIONr, port, 0, rvp)
#define REG_WRITE_TXEXCESSIVECOLLISIONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXEXCESSIVECOLLISIONr, port, 0, rv)

#define REG_READ_TXFRAMEINDISCr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXFRAMEINDISCr, port, 0, rvp)
#define REG_WRITE_TXFRAMEINDISCr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXFRAMEINDISCr, port, 0, rv)

#define REG_READ_TXGOODPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXGOODPKTSr, port, 0, rvp)
#define REG_WRITE_TXGOODPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXGOODPKTSr, port, 0, rv)

#define REG_READ_TXLATECOLLISIONr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXLATECOLLISIONr, port, 0, rvp)
#define REG_WRITE_TXLATECOLLISIONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXLATECOLLISIONr, port, 0, rv)

#define REG_READ_TXMULTICASTPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXMULTICASTPKTSr, port, 0, rvp)
#define REG_WRITE_TXMULTICASTPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXMULTICASTPKTSr, port, 0, rv)

#define REG_READ_TXMULTIPLECOLLISIONr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXMULTIPLECOLLISIONr, port, 0, rvp)
#define REG_WRITE_TXMULTIPLECOLLISIONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXMULTIPLECOLLISIONr, port, 0, rv)

#define REG_READ_TXMULTIPLECOLLISIONSr(unit, rvp) \
	ROBO_REG_READ(unit, TXMULTIPLECOLLISIONSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXMULTIPLECOLLISIONSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXMULTIPLECOLLISIONSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXOCTETSr, port, 0, rvp)
#define REG_WRITE_TXOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXOCTETSr, port, 0, rv)

#define REG_READ_TXPAUSEPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXPAUSEPKTSr, port, 0, rvp)
#define REG_WRITE_TXPAUSEPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXPAUSEPKTSr, port, 0, rv)

#define REG_READ_TXPAUSESTSr(unit, rvp) \
	ROBO_REG_READ(unit, TXPAUSESTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPAUSESTSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPAUSESTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXPKTS1024TOMAXPKTr(unit, rvp) \
	ROBO_REG_READ(unit, TXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPKTS1024TOMAXPKTr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPKTS1024TOMAXPKTr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXPKTS1024TOMAXPKTOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXPKTS1024TOMAXPKTOCTETSr, port, 0, rvp)
#define REG_WRITE_TXPKTS1024TOMAXPKTOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXPKTS1024TOMAXPKTOCTETSr, port, 0, rv)

#define REG_READ_TXPKTS128TO255OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPKTS128TO255OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPKTS128TO255OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXPKTS256TO511OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPKTS256TO511OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPKTS256TO511OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXPKTS512TO1023OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPKTS512TO1023OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPKTS512TO1023OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXPKTS64OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXPKTS64OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPKTS64OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPKTS64OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXPKTS65TO127OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPKTS65TO127OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPKTS65TO127OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXPORTCONGESTIONDROPr(unit, rvp) \
	ROBO_REG_READ(unit, TXPORTCONGESTIONDROPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXPORTCONGESTIONDROPr(unit, rv) \
	ROBO_REG_WRITE(unit, TXPORTCONGESTIONDROPr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQOS0OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS0OCTETSr, port, 0, rvp)
#define REG_WRITE_TXQOS0OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS0OCTETSr, port, 0, rv)

#define REG_READ_TXQOS0PKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS0PKTSr, port, 0, rvp)
#define REG_WRITE_TXQOS0PKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS0PKTSr, port, 0, rv)

#define REG_READ_TXQOS1OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS1OCTETSr, port, 0, rvp)
#define REG_WRITE_TXQOS1OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS1OCTETSr, port, 0, rv)

#define REG_READ_TXQOS1PKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS1PKTSr, port, 0, rvp)
#define REG_WRITE_TXQOS1PKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS1PKTSr, port, 0, rv)

#define REG_READ_TXQOS2OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS2OCTETSr, port, 0, rvp)
#define REG_WRITE_TXQOS2OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS2OCTETSr, port, 0, rv)

#define REG_READ_TXQOS2PKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS2PKTSr, port, 0, rvp)
#define REG_WRITE_TXQOS2PKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS2PKTSr, port, 0, rv)

#define REG_READ_TXQOS3OCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS3OCTETSr, port, 0, rvp)
#define REG_WRITE_TXQOS3OCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS3OCTETSr, port, 0, rv)

#define REG_READ_TXQOS3PKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOS3PKTSr, port, 0, rvp)
#define REG_WRITE_TXQOS3PKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOS3PKTSr, port, 0, rv)

#define REG_READ_TXQOSOCTETSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOSOCTETSr, port, 0, rvp)
#define REG_WRITE_TXQOSOCTETSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOSOCTETSr, port, 0, rv)

#define REG_READ_TXQOSPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQOSPKTSr, port, 0, rvp)
#define REG_WRITE_TXQOSPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQOSPKTSr, port, 0, rv)

#define REG_READ_TXQPKTQ0r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ0r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ0r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ0r, port, 0, rv)

#define REG_READ_TXQPKTQ1r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ1r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ1r, port, 0, rv)

#define REG_READ_TXQPKTQ2r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ2r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ2r, port, 0, rv)

#define REG_READ_TXQPKTQ3r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ3r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ3r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ3r, port, 0, rv)

#define REG_READ_TXQPKTQ4r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ4r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ4r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ4r, port, 0, rv)

#define REG_READ_TXQPKTQ5r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ5r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ5r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ5r, port, 0, rv)

#define REG_READ_TXQPKTQ6r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ6r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ6r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ6r, port, 0, rv)

#define REG_READ_TXQPKTQ7r(unit, port, rvp) \
	ROBO_REG_READ(unit, TXQPKTQ7r, port, 0, rvp)
#define REG_WRITE_TXQPKTQ7r(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXQPKTQ7r, port, 0, rv)

#define REG_READ_TXQQ0OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ0OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ0OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ0OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ0PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ0PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ0PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ0PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ1OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ1OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ1OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ1OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ1PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ1PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ1PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ1PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ2OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ2OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ2OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ2OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ2PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ2PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ2PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ2PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ3OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ3OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ3OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ3OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ3PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ3PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ3PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ3PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ4OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ4OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ4OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ4OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ4PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ4PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ4PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ4PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ5OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ5OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ5OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ5OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ5PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ5PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ5PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ5PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ6OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ6OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ6OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ6OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ6PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ6PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ6PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ6PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ7OCTETSr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ7OCTETSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ7OCTETSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ7OCTETSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQ7PACKETr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQ7PACKETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQ7PACKETr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQ7PACKETr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQSEL0CONGESTIONDROPr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQSEL0CONGESTIONDROPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQSEL0CONGESTIONDROPr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQSEL0CONGESTIONDROPr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQQSEL1CONGESTIONDROPr(unit, rvp) \
	ROBO_REG_READ(unit, TXQQSEL1CONGESTIONDROPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQQSEL1CONGESTIONDROPr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQQSEL1CONGESTIONDROPr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_BACKPRESSURE_GE0_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_BACKPRESSURE_GE0_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_BACKPRESSURE_GE0_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_BACKPRESSURE_GE0_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_BACKPRESSURE_GE1_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_BACKPRESSURE_GE1_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_BACKPRESSURE_GE1_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_BACKPRESSURE_GE1_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_BACKPRESSURE_GE2_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_BACKPRESSURE_GE2_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_BACKPRESSURE_GE2_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_BACKPRESSURE_GE2_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_BACKPRESSURE_GE3_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_BACKPRESSURE_GE3_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_BACKPRESSURE_GE3_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_BACKPRESSURE_GE3_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_BACKPRESSURE_IMP_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_BACKPRESSURE_IMP_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_BACKPRESSURE_IMP_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_BACKPRESSURE_IMP_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_DROP_CNT_COS_SELECT_0r(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_DROP_CNT_COS_SELECT_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_DROP_CNT_COS_SELECT_0r(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_DROP_CNT_COS_SELECT_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_DROP_CNT_COS_SELECT_1r(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_DROP_CNT_COS_SELECT_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_DROP_CNT_COS_SELECT_1r(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_DROP_CNT_COS_SELECT_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_FLUSH_MODEr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_FLUSH_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_FLUSH_MODEr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_FLUSH_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_HYST_A_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_HYST_A_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_HYST_A_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_HYST_A_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_HYST_B_COUNTr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_HYST_B_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_HYST_B_COUNTr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_HYST_B_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q0_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q0_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q0_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q0_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q0_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q0_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q0_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q0_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q0_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q0_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q0_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q0_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q1_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q1_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q1_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q1_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q1_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q1_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q1_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q1_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q1_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q1_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q1_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q1_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q2_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q2_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q2_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q2_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q2_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q2_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q2_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q2_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q2_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q2_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q2_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q2_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q3_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q3_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q3_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q3_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q3_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q3_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q3_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q3_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q3_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q3_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q3_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q3_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q4_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q4_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q4_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q4_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q4_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q4_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q4_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q4_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q4_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q4_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q4_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q4_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q5_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q5_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q5_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q5_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q5_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q5_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q5_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q5_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q5_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q5_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q5_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q5_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q6_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q6_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q6_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q6_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q6_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q6_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q6_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q6_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q6_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q6_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q6_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q6_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q7_CONGESTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q7_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q7_CONGESTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q7_CONGESTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q7_OVERS_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q7_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q7_OVERS_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q7_OVERS_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_Q7_PROTECTION_ON_THRESHOLDr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_Q7_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_Q7_PROTECTION_ON_THRESHOLDr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_Q7_PROTECTION_ON_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXQ_WEIGHT_QUOTA_SZr(unit, rvp) \
	ROBO_REG_READ(unit, TXQ_WEIGHT_QUOTA_SZr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXQ_WEIGHT_QUOTA_SZr(unit, rv) \
	ROBO_REG_WRITE(unit, TXQ_WEIGHT_QUOTA_SZr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXSINGLECOLLISIONr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXSINGLECOLLISIONr, port, 0, rvp)
#define REG_WRITE_TXSINGLECOLLISIONr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXSINGLECOLLISIONr, port, 0, rv)

#define REG_READ_TXSINGLECOLLISIONSr(unit, rvp) \
	ROBO_REG_READ(unit, TXSINGLECOLLISIONSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TXSINGLECOLLISIONSr(unit, rv) \
	ROBO_REG_WRITE(unit, TXSINGLECOLLISIONSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TXUNICASTPKTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, TXUNICASTPKTSr, port, 0, rvp)
#define REG_WRITE_TXUNICASTPKTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TXUNICASTPKTSr, port, 0, rv)

#define REG_READ_TX_COUNTERr(unit, rvp) \
	ROBO_REG_READ(unit, TX_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_COUNTERr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, TX_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_EQZ_COEFr(unit, port, rvp) \
	ROBO_REG_READ(unit, TX_EQZ_COEFr, port, 0, rvp)
#define REG_WRITE_TX_EQZ_COEFr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TX_EQZ_COEFr, port, 0, rv)

#define REG_READ_TX_JUMBO_PACKET_COUNTERr(unit, rvp) \
	ROBO_REG_READ(unit, TX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_JUMBO_PACKET_COUNTERr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_JUMBO_PACKET_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_MODE_PORTr(unit, port, rvp) \
	ROBO_REG_READ(unit, TX_MODE_PORTr, port, 0, rvp)
#define REG_WRITE_TX_MODE_PORTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, TX_MODE_PORTr, port, 0, rv)

#define REG_READ_TX_MODE_PORT_IMPr(unit, rvp) \
	ROBO_REG_READ(unit, TX_MODE_PORT_IMPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_MODE_PORT_IMPr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_MODE_PORT_IMPr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_MODE_PORT_P7r(unit, rvp) \
	ROBO_REG_READ(unit, TX_MODE_PORT_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_MODE_PORT_P7r(unit, rv) \
	ROBO_REG_WRITE(unit, TX_MODE_PORT_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PAUSE_PASSr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PAUSE_PASSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PAUSE_PASSr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PAUSE_PASSr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_0_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_0_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_0_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_0_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_0_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_0_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_0_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_0_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_1_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_1_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_1_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_1_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_1_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_1_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_1_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_1_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_2_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_2_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_2_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_2_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_2_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_2_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_2_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_2_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_3_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_3_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_3_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_3_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_3_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_3_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_3_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_3_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_4_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_4_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_4_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_4_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_4_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_4_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_4_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_4_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_5_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_5_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_5_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_5_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_5_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_5_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_5_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_5_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_7_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_7_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_7_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_7_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_7_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_7_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_7_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_7_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_8_TS_OFFSET_LSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_8_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_8_TS_OFFSET_LSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_8_TS_OFFSET_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_PORT_8_TS_OFFSET_MSBr(unit, rvp) \
	ROBO_REG_READ(unit, TX_PORT_8_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_PORT_8_TS_OFFSET_MSBr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_PORT_8_TS_OFFSET_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_TX_TS_CAPr(unit, rvp) \
	ROBO_REG_READ(unit, TX_TS_CAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_TX_TS_CAPr(unit, rv) \
	ROBO_REG_WRITE(unit, TX_TS_CAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_UDF_0_A_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_0_A_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_0_A_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_0_A_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_0_B_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_0_B_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_0_B_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_0_B_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_0_C_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_0_C_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_0_C_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_0_C_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_0_D_0_11r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_0_D_0_11r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_0_D_0_11r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_0_D_0_11r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_1_A_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_1_A_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_1_A_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_1_A_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_1_B_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_1_B_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_1_B_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_1_B_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_1_C_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_1_C_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_1_C_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_1_C_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_2_A_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_2_A_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_2_A_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_2_A_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_2_B_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_2_B_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_2_B_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_2_B_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_UDF_2_C_0_8r(unit, idx, rvp) \
	ROBO_REG_READ(unit, UDF_2_C_0_8r, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_UDF_2_C_0_8r(unit, idx, rv) \
	ROBO_REG_WRITE(unit, UDF_2_C_0_8r, REG_PORT_ANY, idx, rv)

#define REG_READ_ULF_DROP_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, ULF_DROP_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ULF_DROP_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, ULF_DROP_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_ULF_FORWARD_MAPr(unit, rvp) \
	ROBO_REG_READ(unit, ULF_FORWARD_MAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_ULF_FORWARD_MAPr(unit, rv) \
	ROBO_REG_WRITE(unit, ULF_FORWARD_MAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_VID_RANGE_CHECKERr(unit, idx, rvp) \
	ROBO_REG_READ(unit, VID_RANGE_CHECKERr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_VID_RANGE_CHECKERr(unit, idx, rv) \
	ROBO_REG_WRITE(unit, VID_RANGE_CHECKERr, REG_PORT_ANY, idx, rv)

#define REG_READ_VLAN2VLAN_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, VLAN2VLAN_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN2VLAN_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN2VLAN_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_BYPASS_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_BYPASS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_BYPASS_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_BYPASS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_CTRL0r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_CTRL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_CTRL0r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_CTRL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_CTRL1r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_CTRL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_CTRL1r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_CTRL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_CTRL2r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_CTRL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_CTRL2r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_CTRL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_CTRL3r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_CTRL3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_CTRL3r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_CTRL3r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_CTRL4r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_CTRL4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_CTRL4r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_CTRL4r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_CTRL5r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_CTRL5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_CTRL5r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_CTRL5r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_CTRL6r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_CTRL6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_CTRL6r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_CTRL6r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_GLOBAL_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_GLOBAL_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_GLOBAL_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_GLOBAL_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_ITPIDr(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_ITPIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_ITPIDr(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_ITPIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_MULTI_PORT_ADDR_CTLr(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_MULTI_PORT_ADDR_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_MULTI_PORT_ADDR_CTLr(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_MULTI_PORT_ADDR_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_OTPIDr(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_OTPIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_OTPIDr(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_OTPIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_VLAN_REMAPr(unit, rvp) \
	ROBO_REG_READ(unit, VLAN_REMAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VLAN_REMAPr(unit, rv) \
	ROBO_REG_WRITE(unit, VLAN_REMAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_VREG_UNLOCKr(unit, rvp) \
	ROBO_REG_READ(unit, VREG_UNLOCKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_VREG_UNLOCKr(unit, rv) \
	ROBO_REG_WRITE(unit, VREG_UNLOCKr, REG_PORT_ANY, 0, rv)

#define REG_READ_WAN_PORT_SELr(unit, rvp) \
	ROBO_REG_READ(unit, WAN_PORT_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WAN_PORT_SELr(unit, rv) \
	ROBO_REG_WRITE(unit, WAN_PORT_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_WAN_SLEEP_TIMERr(unit, rvp) \
	ROBO_REG_READ(unit, WAN_SLEEP_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WAN_SLEEP_TIMERr(unit, rv) \
	ROBO_REG_WRITE(unit, WAN_SLEEP_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_WATCH_DOG_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, WATCH_DOG_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WATCH_DOG_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, WATCH_DOG_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_WATCH_DOG_RPT1r(unit, rvp) \
	ROBO_REG_READ(unit, WATCH_DOG_RPT1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WATCH_DOG_RPT1r(unit, rv) \
	ROBO_REG_WRITE(unit, WATCH_DOG_RPT1r, REG_PORT_ANY, 0, rv)

#define REG_READ_WATCH_DOG_RPT2r(unit, rvp) \
	ROBO_REG_READ(unit, WATCH_DOG_RPT2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WATCH_DOG_RPT2r(unit, rv) \
	ROBO_REG_WRITE(unit, WATCH_DOG_RPT2r, REG_PORT_ANY, 0, rv)

#define REG_READ_WATCH_DOG_RPT3r(unit, rvp) \
	ROBO_REG_READ(unit, WATCH_DOG_RPT3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WATCH_DOG_RPT3r(unit, rv) \
	ROBO_REG_WRITE(unit, WATCH_DOG_RPT3r, REG_PORT_ANY, 0, rv)

#define REG_READ_WRED_REG_SPARE0r(unit, rvp) \
	ROBO_REG_READ(unit, WRED_REG_SPARE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WRED_REG_SPARE0r(unit, rv) \
	ROBO_REG_WRITE(unit, WRED_REG_SPARE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_WRED_REG_SPARE1r(unit, rvp) \
	ROBO_REG_READ(unit, WRED_REG_SPARE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_WRED_REG_SPARE1r(unit, rv) \
	ROBO_REG_WRITE(unit, WRED_REG_SPARE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_X1K_ANADVr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_ANADVr, port, 0, rvp)
#define REG_WRITE_X1K_ANADVr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_ANADVr, port, 0, rv)

#define REG_READ_X1K_ANEXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_ANEXPr, port, 0, rvp)
#define REG_WRITE_X1K_ANEXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_ANEXPr, port, 0, rv)

#define REG_READ_X1K_ANLPAr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_ANLPAr, port, 0, rvp)
#define REG_WRITE_X1K_ANLPAr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_ANLPAr, port, 0, rv)

#define REG_READ_X1K_ANNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_ANNXPr, port, 0, rvp)
#define REG_WRITE_X1K_ANNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_ANNXPr, port, 0, rv)

#define REG_READ_X1K_BER_CRC_RXCNTr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_BER_CRC_RXCNTr, port, 0, rvp)
#define REG_WRITE_X1K_BER_CRC_RXCNTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_BER_CRC_RXCNTr, port, 0, rv)

#define REG_READ_X1K_BRCMTSTr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_BRCMTSTr, port, 0, rvp)
#define REG_WRITE_X1K_BRCMTSTr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_BRCMTSTr, port, 0, rv)

#define REG_READ_X1K_CTL1r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_CTL1r, port, 0, rvp)
#define REG_WRITE_X1K_CTL1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_CTL1r, port, 0, rv)

#define REG_READ_X1K_CTL2r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_CTL2r, port, 0, rvp)
#define REG_WRITE_X1K_CTL2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_CTL2r, port, 0, rv)

#define REG_READ_X1K_CTL3r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_CTL3r, port, 0, rvp)
#define REG_WRITE_X1K_CTL3r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_CTL3r, port, 0, rv)

#define REG_READ_X1K_CTL4r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_CTL4r, port, 0, rvp)
#define REG_WRITE_X1K_CTL4r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_CTL4r, port, 0, rv)

#define REG_READ_X1K_EXT_MIISTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_EXT_MIISTSr, port, 0, rvp)
#define REG_WRITE_X1K_EXT_MIISTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_EXT_MIISTSr, port, 0, rv)

#define REG_READ_X1K_FORCE_TXD1r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_FORCE_TXD1r, port, 0, rvp)
#define REG_WRITE_X1K_FORCE_TXD1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_FORCE_TXD1r, port, 0, rv)

#define REG_READ_X1K_FORCE_TXD2r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_FORCE_TXD2r, port, 0, rvp)
#define REG_WRITE_X1K_FORCE_TXD2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_FORCE_TXD2r, port, 0, rv)

#define REG_READ_X1K_LPNXPr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_LPNXPr, port, 0, rvp)
#define REG_WRITE_X1K_LPNXPr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_LPNXPr, port, 0, rv)

#define REG_READ_X1K_MIICTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_MIICTLr, port, 0, rvp)
#define REG_WRITE_X1K_MIICTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_MIICTLr, port, 0, rv)

#define REG_READ_X1K_MIISTSr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_MIISTSr, port, 0, rvp)
#define REG_WRITE_X1K_MIISTSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_MIISTSr, port, 0, rv)

#define REG_READ_X1K_PATT_GEN_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_PATT_GEN_CTLr, port, 0, rvp)
#define REG_WRITE_X1K_PATT_GEN_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_PATT_GEN_CTLr, port, 0, rv)

#define REG_READ_X1K_PATT_GEN_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_PATT_GEN_STSr, port, 0, rvp)
#define REG_WRITE_X1K_PATT_GEN_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_PATT_GEN_STSr, port, 0, rv)

#define REG_READ_X1K_PHYIDHr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_PHYIDHr, port, 0, rvp)
#define REG_WRITE_X1K_PHYIDHr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_PHYIDHr, port, 0, rv)

#define REG_READ_X1K_PHYIDLr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_PHYIDLr, port, 0, rvp)
#define REG_WRITE_X1K_PHYIDLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_PHYIDLr, port, 0, rv)

#define REG_READ_X1K_PRBS_CTLr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_PRBS_CTLr, port, 0, rvp)
#define REG_WRITE_X1K_PRBS_CTLr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_PRBS_CTLr, port, 0, rv)

#define REG_READ_X1K_PRBS_STSr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_PRBS_STSr, port, 0, rvp)
#define REG_WRITE_X1K_PRBS_STSr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_PRBS_STSr, port, 0, rv)

#define REG_READ_X1K_STS1r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_STS1r, port, 0, rvp)
#define REG_WRITE_X1K_STS1r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_STS1r, port, 0, rv)

#define REG_READ_X1K_STS2r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_STS2r, port, 0, rvp)
#define REG_WRITE_X1K_STS2r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_STS2r, port, 0, rv)

#define REG_READ_X1K_STS3r(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_STS3r, port, 0, rvp)
#define REG_WRITE_X1K_STS3r(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_STS3r, port, 0, rv)

#define REG_READ_X1K_TST_MODr(unit, port, rvp) \
	ROBO_REG_READ(unit, X1K_TST_MODr, port, 0, rvp)
#define REG_WRITE_X1K_TST_MODr(unit, port, rv) \
	ROBO_REG_WRITE(unit, X1K_TST_MODr, port, 0, rv)

#define REG_READ_XOFF_PORT_HISTORYr(unit, rvp) \
	ROBO_REG_READ(unit, XOFF_PORT_HISTORYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XOFF_PORT_HISTORYr(unit, rv) \
	ROBO_REG_WRITE(unit, XOFF_PORT_HISTORYr, REG_PORT_ANY, 0, rv)

#define REG_READ_XOFF_TRIG_PORT_CTRLr(unit, rvp) \
	ROBO_REG_READ(unit, XOFF_TRIG_PORT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XOFF_TRIG_PORT_CTRLr(unit, rv) \
	ROBO_REG_WRITE(unit, XOFF_TRIG_PORT_CTRLr, REG_PORT_ANY, 0, rv)



/*****************************************************************************
 **
 **	MEMORY READ and WRITE MACROS
 **
 *****************************************************************************/

#define MEM_READ_CFP_ACT_POLm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_ACT_POLm, index, data)
#define MEM_WRITE_CFP_ACT_POLm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_ACT_POLm, index, data)

#define MEM_READ_CFP_DATAm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_DATAm, index, data)
#define MEM_WRITE_CFP_DATAm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_DATAm, index, data)

#define MEM_READ_CFP_DATA_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_DATA_MASKm, index, data)
#define MEM_WRITE_CFP_DATA_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_DATA_MASKm, index, data)

#define MEM_READ_CFP_GREEN_STATm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_GREEN_STATm, index, data)
#define MEM_WRITE_CFP_GREEN_STATm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_GREEN_STATm, index, data)

#define MEM_READ_CFP_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_MASKm, index, data)
#define MEM_WRITE_CFP_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_MASKm, index, data)

#define MEM_READ_CFP_METERm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_METERm, index, data)
#define MEM_WRITE_CFP_METERm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_METERm, index, data)

#define MEM_READ_CFP_RATE_METERm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_RATE_METERm, index, data)
#define MEM_WRITE_CFP_RATE_METERm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_RATE_METERm, index, data)

#define MEM_READ_CFP_RED_STATm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_RED_STATm, index, data)
#define MEM_WRITE_CFP_RED_STATm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_RED_STATm, index, data)

#define MEM_READ_CFP_STATm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_STATm, index, data)
#define MEM_WRITE_CFP_STATm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_STATm, index, data)

#define MEM_READ_CFP_STAT_IBm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_STAT_IBm, index, data)
#define MEM_WRITE_CFP_STAT_IBm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_STAT_IBm, index, data)

#define MEM_READ_CFP_STAT_OBm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_STAT_OBm, index, data)
#define MEM_WRITE_CFP_STAT_OBm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_STAT_OBm, index, data)

#define MEM_READ_CFP_TCAM_CHAIN_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_CHAIN_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_CHAIN_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_CHAIN_MASKm, index, data)

#define MEM_READ_CFP_TCAM_CHAIN_SCm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_CHAIN_SCm, index, data)
#define MEM_WRITE_CFP_TCAM_CHAIN_SCm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_CHAIN_SCm, index, data)

#define MEM_READ_CFP_TCAM_IPV4_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV4_S0m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_S0m, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_S0m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_S0m, index, data)

#define MEM_READ_CFP_TCAM_IPV4_S1m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_S1m, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_S1m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_S1m, index, data)

#define MEM_READ_CFP_TCAM_IPV4_S2m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_S2m, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_S2m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_S2m, index, data)

#define MEM_READ_CFP_TCAM_IPV4_S0_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_S0_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_S0_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_S0_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV4_S1_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_S1_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_S1_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_S1_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV4_S2_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_S2_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_S2_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_S2_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV4_SCm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV4_SCm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV4_SCm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV4_SCm, index, data)

#define MEM_READ_CFP_TCAM_IPV6_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV6_S0m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_S0m, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_S0m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_S0m, index, data)

#define MEM_READ_CFP_TCAM_IPV6_S1m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_S1m, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_S1m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_S1m, index, data)

#define MEM_READ_CFP_TCAM_IPV6_S2m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_S2m, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_S2m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_S2m, index, data)

#define MEM_READ_CFP_TCAM_IPV6_S0_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_S0_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_S0_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_S0_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV6_S1_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_S1_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_S1_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_S1_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV6_S2_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_S2_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_S2_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_S2_MASKm, index, data)

#define MEM_READ_CFP_TCAM_IPV6_SCm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_IPV6_SCm, index, data)
#define MEM_WRITE_CFP_TCAM_IPV6_SCm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_IPV6_SCm, index, data)

#define MEM_READ_CFP_TCAM_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_MASKm, index, data)

#define MEM_READ_CFP_TCAM_NONIP_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_NONIP_MASKm, index, data)
#define MEM_WRITE_CFP_TCAM_NONIP_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_NONIP_MASKm, index, data)

#define MEM_READ_CFP_TCAM_NONIP_SCm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_NONIP_SCm, index, data)
#define MEM_WRITE_CFP_TCAM_NONIP_SCm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_NONIP_SCm, index, data)

#define MEM_READ_CFP_TCAM_S0m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_S0m, index, data)
#define MEM_WRITE_CFP_TCAM_S0m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_S0m, index, data)

#define MEM_READ_CFP_TCAM_S1m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_S1m, index, data)
#define MEM_WRITE_CFP_TCAM_S1m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_S1m, index, data)

#define MEM_READ_CFP_TCAM_S2m(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_S2m, index, data)
#define MEM_WRITE_CFP_TCAM_S2m(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_S2m, index, data)

#define MEM_READ_CFP_TCAM_SCm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_TCAM_SCm, index, data)
#define MEM_WRITE_CFP_TCAM_SCm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_TCAM_SCm, index, data)

#define MEM_READ_CFP_YELLOW_STATm(unit, index, data) \
	ROBO_MEM_READ(unit, CFP_YELLOW_STATm, index, data)
#define MEM_WRITE_CFP_YELLOW_STATm(unit, index, data) \
	ROBO_MEM_WRITE(unit, CFP_YELLOW_STATm, index, data)

#define MEM_READ_DPTC2PCPm(unit, index, data) \
	ROBO_MEM_READ(unit, DPTC2PCPm, index, data)
#define MEM_WRITE_DPTC2PCPm(unit, index, data) \
	ROBO_MEM_WRITE(unit, DPTC2PCPm, index, data)

#define MEM_READ_DSCPECN2TCDPm(unit, index, data) \
	ROBO_MEM_READ(unit, DSCPECN2TCDPm, index, data)
#define MEM_WRITE_DSCPECN2TCDPm(unit, index, data) \
	ROBO_MEM_WRITE(unit, DSCPECN2TCDPm, index, data)

#define MEM_READ_EGRESS_VID_REMARKm(unit, index, data) \
	ROBO_MEM_READ(unit, EGRESS_VID_REMARKm, index, data)
#define MEM_WRITE_EGRESS_VID_REMARKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, EGRESS_VID_REMARKm, index, data)

#define MEM_READ_ERC_PORTm(unit, index, data) \
	ROBO_MEM_READ(unit, ERC_PORTm, index, data)
#define MEM_WRITE_ERC_PORTm(unit, index, data) \
	ROBO_MEM_WRITE(unit, ERC_PORTm, index, data)

#define MEM_READ_EVM_ACTm(unit, index, data) \
	ROBO_MEM_READ(unit, EVM_ACTm, index, data)
#define MEM_WRITE_EVM_ACTm(unit, index, data) \
	ROBO_MEM_WRITE(unit, EVM_ACTm, index, data)

#define MEM_READ_EVM_KEY_DATAm(unit, index, data) \
	ROBO_MEM_READ(unit, EVM_KEY_DATAm, index, data)
#define MEM_WRITE_EVM_KEY_DATAm(unit, index, data) \
	ROBO_MEM_WRITE(unit, EVM_KEY_DATAm, index, data)

#define MEM_READ_EVM_KEY_DATA_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, EVM_KEY_DATA_MASKm, index, data)
#define MEM_WRITE_EVM_KEY_DATA_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, EVM_KEY_DATA_MASKm, index, data)

#define MEM_READ_EVM_KEY_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, EVM_KEY_MASKm, index, data)
#define MEM_WRITE_EVM_KEY_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, EVM_KEY_MASKm, index, data)

#define MEM_READ_FLOW2VLANm(unit, index, data) \
	ROBO_MEM_READ(unit, FLOW2VLANm, index, data)
#define MEM_WRITE_FLOW2VLANm(unit, index, data) \
	ROBO_MEM_WRITE(unit, FLOW2VLANm, index, data)

#define MEM_READ_GEN_MEMORYm(unit, index, data) \
	ROBO_MEM_READ(unit, GEN_MEMORYm, index, data)
#define MEM_WRITE_GEN_MEMORYm(unit, index, data) \
	ROBO_MEM_WRITE(unit, GEN_MEMORYm, index, data)

#define MEM_READ_INT_8051_RAMm(unit, index, data) \
	ROBO_MEM_READ(unit, INT_8051_RAMm, index, data)
#define MEM_WRITE_INT_8051_RAMm(unit, index, data) \
	ROBO_MEM_WRITE(unit, INT_8051_RAMm, index, data)

#define MEM_READ_INT_8051_ROMm(unit, index, data) \
	ROBO_MEM_READ(unit, INT_8051_ROMm, index, data)
#define MEM_WRITE_INT_8051_ROMm(unit, index, data) \
	ROBO_MEM_WRITE(unit, INT_8051_ROMm, index, data)

#define MEM_READ_IRC_PORTm(unit, index, data) \
	ROBO_MEM_READ(unit, IRC_PORTm, index, data)
#define MEM_WRITE_IRC_PORTm(unit, index, data) \
	ROBO_MEM_WRITE(unit, IRC_PORTm, index, data)

#define MEM_READ_IVM_ACTm(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_ACTm, index, data)
#define MEM_WRITE_IVM_ACTm(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_ACTm, index, data)

#define MEM_READ_IVM_KEY_DATA_0m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_DATA_0m, index, data)
#define MEM_WRITE_IVM_KEY_DATA_0m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_DATA_0m, index, data)

#define MEM_READ_IVM_KEY_DATA_1m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_DATA_1m, index, data)
#define MEM_WRITE_IVM_KEY_DATA_1m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_DATA_1m, index, data)

#define MEM_READ_IVM_KEY_DATA_2m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_DATA_2m, index, data)
#define MEM_WRITE_IVM_KEY_DATA_2m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_DATA_2m, index, data)

#define MEM_READ_IVM_KEY_DATA_3m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_DATA_3m, index, data)
#define MEM_WRITE_IVM_KEY_DATA_3m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_DATA_3m, index, data)

#define MEM_READ_IVM_KEY_DATA_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_DATA_MASKm, index, data)
#define MEM_WRITE_IVM_KEY_DATA_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_DATA_MASKm, index, data)

#define MEM_READ_IVM_KEY_MASK_0m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_MASK_0m, index, data)
#define MEM_WRITE_IVM_KEY_MASK_0m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_MASK_0m, index, data)

#define MEM_READ_IVM_KEY_MASK_1m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_MASK_1m, index, data)
#define MEM_WRITE_IVM_KEY_MASK_1m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_MASK_1m, index, data)

#define MEM_READ_IVM_KEY_MASK_2m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_MASK_2m, index, data)
#define MEM_WRITE_IVM_KEY_MASK_2m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_MASK_2m, index, data)

#define MEM_READ_IVM_KEY_MASK_3m(unit, index, data) \
	ROBO_MEM_READ(unit, IVM_KEY_MASK_3m, index, data)
#define MEM_WRITE_IVM_KEY_MASK_3m(unit, index, data) \
	ROBO_MEM_WRITE(unit, IVM_KEY_MASK_3m, index, data)

#define MEM_READ_L2_ARLm(unit, index, data) \
	ROBO_MEM_READ(unit, L2_ARLm, index, data)
#define MEM_WRITE_L2_ARLm(unit, index, data) \
	ROBO_MEM_WRITE(unit, L2_ARLm, index, data)

#define MEM_READ_L2_ARL_SWm(unit, index, data) \
	ROBO_MEM_READ(unit, L2_ARL_SWm, index, data)
#define MEM_WRITE_L2_ARL_SWm(unit, index, data) \
	ROBO_MEM_WRITE(unit, L2_ARL_SWm, index, data)

#define MEM_READ_L2_MARLm(unit, index, data) \
	ROBO_MEM_READ(unit, L2_MARLm, index, data)
#define MEM_WRITE_L2_MARLm(unit, index, data) \
	ROBO_MEM_WRITE(unit, L2_MARLm, index, data)

#define MEM_READ_L2_MARL_SWm(unit, index, data) \
	ROBO_MEM_READ(unit, L2_MARL_SWm, index, data)
#define MEM_WRITE_L2_MARL_SWm(unit, index, data) \
	ROBO_MEM_WRITE(unit, L2_MARL_SWm, index, data)

#define MEM_READ_MAC2VLANm(unit, index, data) \
	ROBO_MEM_READ(unit, MAC2VLANm, index, data)
#define MEM_WRITE_MAC2VLANm(unit, index, data) \
	ROBO_MEM_WRITE(unit, MAC2VLANm, index, data)

#define MEM_READ_MARL_PBMPm(unit, index, data) \
	ROBO_MEM_READ(unit, MARL_PBMPm, index, data)
#define MEM_WRITE_MARL_PBMPm(unit, index, data) \
	ROBO_MEM_WRITE(unit, MARL_PBMPm, index, data)

#define MEM_READ_MCAST_VPORT_MAPm(unit, index, data) \
	ROBO_MEM_READ(unit, MCAST_VPORT_MAPm, index, data)
#define MEM_WRITE_MCAST_VPORT_MAPm(unit, index, data) \
	ROBO_MEM_WRITE(unit, MCAST_VPORT_MAPm, index, data)

#define MEM_READ_MSPT_TABm(unit, index, data) \
	ROBO_MEM_READ(unit, MSPT_TABm, index, data)
#define MEM_WRITE_MSPT_TABm(unit, index, data) \
	ROBO_MEM_WRITE(unit, MSPT_TABm, index, data)

#define MEM_READ_PCP2DPTCm(unit, index, data) \
	ROBO_MEM_READ(unit, PCP2DPTCm, index, data)
#define MEM_WRITE_PCP2DPTCm(unit, index, data) \
	ROBO_MEM_WRITE(unit, PCP2DPTCm, index, data)

#define MEM_READ_PORT_MASKm(unit, index, data) \
	ROBO_MEM_READ(unit, PORT_MASKm, index, data)
#define MEM_WRITE_PORT_MASKm(unit, index, data) \
	ROBO_MEM_WRITE(unit, PORT_MASKm, index, data)

#define MEM_READ_PROTOCOL2VLANm(unit, index, data) \
	ROBO_MEM_READ(unit, PROTOCOL2VLANm, index, data)
#define MEM_WRITE_PROTOCOL2VLANm(unit, index, data) \
	ROBO_MEM_WRITE(unit, PROTOCOL2VLANm, index, data)

#define MEM_READ_SA_LRN_CNTm(unit, index, data) \
	ROBO_MEM_READ(unit, SA_LRN_CNTm, index, data)
#define MEM_WRITE_SA_LRN_CNTm(unit, index, data) \
	ROBO_MEM_WRITE(unit, SA_LRN_CNTm, index, data)

#define MEM_READ_TCDP2DSCPECNm(unit, index, data) \
	ROBO_MEM_READ(unit, TCDP2DSCPECNm, index, data)
#define MEM_WRITE_TCDP2DSCPECNm(unit, index, data) \
	ROBO_MEM_WRITE(unit, TCDP2DSCPECNm, index, data)

#define MEM_READ_VLAN2VLANm(unit, index, data) \
	ROBO_MEM_READ(unit, VLAN2VLANm, index, data)
#define MEM_WRITE_VLAN2VLANm(unit, index, data) \
	ROBO_MEM_WRITE(unit, VLAN2VLANm, index, data)

#define MEM_READ_VLAN_1Qm(unit, index, data) \
	ROBO_MEM_READ(unit, VLAN_1Qm, index, data)
#define MEM_WRITE_VLAN_1Qm(unit, index, data) \
	ROBO_MEM_WRITE(unit, VLAN_1Qm, index, data)

#define MEM_READ_VPORT_VID_MAPm(unit, index, data) \
	ROBO_MEM_READ(unit, VPORT_VID_MAPm, index, data)
#define MEM_WRITE_VPORT_VID_MAPm(unit, index, data) \
	ROBO_MEM_WRITE(unit, VPORT_VID_MAPm, index, data)


#endif	/* !_SOC_ROBO_MEMREGS_H */
