<def f='llvm/llvm/include/llvm/ADT/APInt.h' l='958' type='llvm::APInt llvm::APInt::operator&lt;&lt;(const llvm::APInt &amp; Bits) const'/>
<doc f='llvm/llvm/include/llvm/ADT/APInt.h' l='955'>/// Left logical shift operator.
  ///
  /// Shifts this APInt left by \p Bits and returns the result.</doc>
<use f='llvm/llvm/lib/Analysis/InstructionSimplify.cpp' l='2935' u='c' c='_ZL26simplifyICmpWithBinOpOnLHSN4llvm7CmpInst9PredicateEPNS_14BinaryOperatorEPNS_5ValueERKNS_13SimplifyQueryEj'/>
<use f='llvm/llvm/lib/Analysis/InstructionSimplify.cpp' l='2937' u='c' c='_ZL26simplifyICmpWithBinOpOnLHSN4llvm7CmpInst9PredicateEPNS_14BinaryOperatorEPNS_5ValueERKNS_13SimplifyQueryEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='451' u='c' c='_ZN4llvm17ConstantFoldBinOpEjNS_8RegisterES0_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='8260' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='4853' u='c' c='_ZL9FoldValuejRKN4llvm5APIntES2_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5369' u='c' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='2024' u='c' c='_ZNK4llvm5APInt7sshl_ovERKS0_Rb'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='2034' u='c' c='_ZNK4llvm5APInt7ushl_ovERKS0_Rb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8702' u='c' c='_ZNK4llvm16SITargetLowering20performSHLPtrCombineEPNS_6SDNodeEjNS_3EVTERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1474' u='c' c='_ZL24lowerMSABinaryBitImmIntrN4llvm7SDValueERNS_12SelectionDAGEjS0_b'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1534' u='c' c='_ZL19lowerMSABitClearImmN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4650' u='c' c='_ZL17TryMULWIDECombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2275' u='c' c='_ZNK4llvm19RISCVTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineAddSub.cpp' l='1360' u='c' c='_ZN4llvm16InstCombinerImpl8visitAddERNS_14BinaryOperatorE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/StraightLineStrengthReduce.cpp' l='421' u='c' c='_ZN12_GLOBAL__N_126StraightLineStrengthReduce36allocateCandidatesAndFindBasisForAddEPN4llvm5ValueES3_PNS1_11InstructionE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/StraightLineStrengthReduce.cpp' l='524' u='c' c='_ZN12_GLOBAL__N_126StraightLineStrengthReduce16factorArrayIndexEPN4llvm5ValueEPKNS1_4SCEVEmPNS1_17GetElementPtrInstE'/>
<use f='llvm/llvm/unittests/ADT/APIntTest.cpp' l='286' u='c' c='_ZN12_GLOBAL__N_117APIntTest_i1_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/ADT/APIntTest.cpp' l='287' u='c' c='_ZN12_GLOBAL__N_117APIntTest_i1_Test8TestBodyEv'/>
