Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 19 20:24:42 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file automa2_timing_summary_routed.rpt -pb automa2_timing_summary_routed.pb -rpx automa2_timing_summary_routed.rpx -warn_on_violation
| Design       : automa2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.810        0.000                      0                  204        0.178        0.000                      0                  204        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.810        0.000                      0                  204        0.178        0.000                      0                  204        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.919ns (20.867%)  route 3.485ns (79.133%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.963     9.730    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.605    15.028    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.727    14.540    btn_mode/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.919ns (20.867%)  route 3.485ns (79.133%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.963     9.730    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.605    15.028    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.727    14.540    btn_mode/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.919ns (20.867%)  route 3.485ns (79.133%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.963     9.730    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.605    15.028    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.727    14.540    btn_mode/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.919ns (20.867%)  route 3.485ns (79.133%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.963     9.730    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.605    15.028    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  btn_mode/deb.count_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.727    14.540    btn_mode/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.919ns (20.866%)  route 3.485ns (79.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.963     9.730    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y97          FDRE                                         r  btn_mode/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.606    15.029    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  btn_mode/deb.count_reg[29]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.727    14.541    btn_mode/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.919ns (20.866%)  route 3.485ns (79.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.963     9.730    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y97          FDRE                                         r  btn_mode/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.606    15.029    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  btn_mode/deb.count_reg[30]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.727    14.541    btn_mode/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.919ns (20.866%)  route 3.485ns (79.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.963     9.730    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y97          FDRE                                         r  btn_mode/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.606    15.029    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  btn_mode/deb.count_reg[31]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.727    14.541    btn_mode/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.919ns (20.879%)  route 3.482ns (79.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.960     9.727    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y94          FDRE                                         r  btn_mode/deb.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.605    15.028    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  btn_mode/deb.count_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.727    14.540    btn_mode/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.919ns (20.879%)  route 3.482ns (79.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.960     9.727    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y94          FDRE                                         r  btn_mode/deb.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.605    15.028    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  btn_mode/deb.count_reg[18]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.727    14.540    btn_mode/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 btn_mode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.919ns (20.879%)  route 3.482ns (79.121%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  btn_mode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.653    btn_mode/deb.count_reg_n_0_[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.777 f  btn_mode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.648     7.425    btn_mode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.549 f  btn_mode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           1.065     8.614    btn_mode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.153     8.767 r  btn_mode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.960     9.727    btn_mode/deb.count[31]_i_1__0_n_0
    SLICE_X2Y94          FDRE                                         r  btn_mode/deb.count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.605    15.028    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  btn_mode/deb.count_reg[19]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.727    14.540    btn_mode/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  4.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 automa_ps.d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  automa_ps.d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  automa_ps.d_reg/Q
                         net (fo=2, routed)           0.123     1.787    d
    SLICE_X3Y96          FDRE                                         r  test_y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  test_y_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.070     1.609    test_y_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 automa_ps.state_current_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automa_ps.state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  automa_ps.state_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  automa_ps.state_current_reg[2]/Q
                         net (fo=5, routed)           0.123     1.787    btn_in/Q[2]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  btn_in/automa_ps.state_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    btn_in_n_2
    SLICE_X3Y93          FDCE                                         r  automa_ps.state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  automa_ps.state_current_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.092     1.615    automa_ps.state_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 btn_in/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automa_ps.d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.794%)  route 0.150ns (44.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    btn_in/CLK_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  btn_in/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_in/CLEARED_BTN_reg/Q
                         net (fo=12, routed)          0.150     1.814    btn_in/take_input
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.048     1.862 r  btn_in/automa_ps.d_i_1/O
                         net (fo=1, routed)           0.000     1.862    btn_in_n_6
    SLICE_X3Y95          FDRE                                         r  automa_ps.d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  automa_ps.d_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.644    automa_ps.d_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 btn_in/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_in/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.153%)  route 0.139ns (42.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    btn_in/CLK_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  btn_in/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_in/CLEARED_BTN_reg/Q
                         net (fo=12, routed)          0.139     1.804    btn_in/take_input
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  btn_in/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.849    btn_in/CLEARED_BTN_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  btn_in/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_in/CLK_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  btn_in/CLEARED_BTN_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.091     1.614    btn_in/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 btn_mode/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_mode/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.157     1.822    btn_mode/count
    SLICE_X1Y93          LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  btn_mode/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    btn_mode/BTN_state__0[0]
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.615    btn_mode/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 btn_in/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_in/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.942%)  route 0.159ns (46.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    btn_in/CLK_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  btn_in/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_in/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.159     1.823    btn_in/count
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  btn_in/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    btn_in/BTN_state__0[0]
    SLICE_X1Y94          FDRE                                         r  btn_in/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_in/CLK_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  btn_in/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.092     1.615    btn_in/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 btn_mode/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.940%)  route 0.165ns (47.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_mode/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.165     1.830    btn_mode/BTN_state[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  btn_mode/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    btn_mode/BTN_state__0[1]
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.615    btn_mode/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_mode/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.603     1.522    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  btn_mode/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  btn_mode/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.812    btn_mode/deb.count_reg_n_0_[11]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  btn_mode/deb.count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    btn_mode/deb.count_reg[12]_i_1__0_n_5
    SLICE_X2Y92          FDRE                                         r  btn_mode/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  btn_mode/deb.count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    btn_mode/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_mode/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.603     1.522    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  btn_mode/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.812    btn_mode/deb.count_reg_n_0_[3]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  btn_mode/deb.count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    btn_mode/deb.count_reg[4]_i_1__0_n_5
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    btn_mode/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_mode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.603     1.522    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  btn_mode/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.812    btn_mode/deb.count_reg_n_0_[7]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  btn_mode/deb.count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    btn_mode/deb.count_reg[8]_i_1__0_n_5
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    btn_mode/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     automa_ps.d_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     automa_ps.state_current_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     automa_ps.state_current_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     automa_ps.state_current_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     n_y_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     output_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     rst_y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     test_y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     btn_in/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     automa_ps.d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     automa_ps.d_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     automa_ps.state_current_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     automa_ps.state_current_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     n_y_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     n_y_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     automa_ps.d_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     automa_ps.d_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     automa_ps.state_current_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     automa_ps.state_current_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     automa_ps.state_current_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     n_y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     n_y_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 4.009ns (63.489%)  route 2.305ns (36.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  test_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  test_y_reg/Q
                         net (fo=1, routed)           2.305     8.089    test_y_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.642 r  test_y_OBUF_inst/O
                         net (fo=0)                   0.000    11.642    test_y
    J13                                                               r  test_y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.281ns  (logic 3.976ns (63.311%)  route 2.304ns (36.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    CLK_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  output_reg/Q
                         net (fo=1, routed)           2.304     8.088    output_reg_n_0
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.608 r  output_INST_0/O
                         net (fo=0)                   0.000    11.608    output
    H17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_y_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 4.007ns (67.937%)  route 1.891ns (32.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.723     5.326    CLK_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  rst_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.456     5.782 r  rst_y_reg/Q
                         net (fo=1, routed)           1.891     7.673    rst_y_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.223 r  rst_y_OBUF_inst/O
                         net (fo=0)                   0.000    11.223    rst_y
    N14                                                               r  rst_y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.991ns (67.712%)  route 1.903ns (32.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.724     5.327    CLK_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  n_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  n_y_reg/Q
                         net (fo=1, routed)           1.903     7.686    n_y_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.221 r  n_y_OBUF_inst/O
                         net (fo=0)                   0.000    11.221    n_y
    K15                                                               r  n_y (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.377ns (76.112%)  route 0.432ns (23.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.603     1.522    CLK_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  n_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  n_y_reg/Q
                         net (fo=1, routed)           0.432     2.096    n_y_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.332 r  n_y_OBUF_inst/O
                         net (fo=0)                   0.000     3.332    n_y
    K15                                                               r  n_y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_y_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.392ns (76.785%)  route 0.421ns (23.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.602     1.521    CLK_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  rst_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  rst_y_reg/Q
                         net (fo=1, routed)           0.421     2.083    rst_y_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.334 r  rst_y_OBUF_inst/O
                         net (fo=0)                   0.000     3.334    rst_y
    N14                                                               r  rst_y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.362ns (69.167%)  route 0.607ns (30.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  output_reg/Q
                         net (fo=1, routed)           0.607     2.272    output_reg_n_0
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.493 r  output_INST_0/O
                         net (fo=0)                   0.000     3.493    output
    H17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.394ns (69.522%)  route 0.611ns (30.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  test_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  test_y_reg/Q
                         net (fo=1, routed)           0.611     2.276    test_y_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.529 r  test_y_OBUF_inst/O
                         net (fo=0)                   0.000     3.529    test_y
    J13                                                               r  test_y (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.610ns (26.621%)  route 4.437ns (73.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.400     6.047    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.603     5.026    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.610ns (26.621%)  route 4.437ns (73.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.400     6.047    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.603     5.026    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.610ns (26.621%)  route 4.437ns (73.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.400     6.047    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.603     5.026    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.610ns (26.621%)  route 4.437ns (73.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.400     6.047    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.603     5.026    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  btn_mode/deb.count_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 1.610ns (27.256%)  route 4.296ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.259     5.906    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604     5.027    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 1.610ns (27.256%)  route 4.296ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.259     5.906    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604     5.027    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 1.610ns (27.256%)  route 4.296ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.259     5.906    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604     5.027    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 1.610ns (27.256%)  route 4.296ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.259     5.906    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604     5.027    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  btn_mode/deb.count_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.755ns  (logic 1.610ns (27.970%)  route 4.146ns (72.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.108     5.755    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y92          FDRE                                         r  btn_mode/deb.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604     5.027    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  btn_mode/deb.count_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.755ns  (logic 1.610ns (27.970%)  route 4.146ns (72.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.037     4.523    btn_mode/RST_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.647 r  btn_mode/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.108     5.755    btn_mode/deb.count[31]_i_2__0_n_0
    SLICE_X2Y92          FDRE                                         r  btn_mode/deb.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.604     5.027    btn_mode/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  btn_mode/deb.count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_in/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.299ns (43.179%)  route 0.393ns (56.821%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RST_IBUF_inst/O
                         net (fo=20, routed)          0.393     0.646    btn_in/RST_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.691 r  btn_in/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.691    btn_in/deb.count[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  btn_in/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    btn_in/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  btn_in/deb.count_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rst_y_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.877%)  route 0.495ns (66.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=20, routed)          0.495     0.749    RST_IBUF
    SLICE_X0Y89          FDPE                                         f  rst_y_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.875     2.040    CLK_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  rst_y_reg/C

Slack:                    inf
  Source:                 load_mode
                            (input port)
  Destination:            btn_mode/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.280ns (33.010%)  route 0.569ns (66.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_mode (IN)
                         net (fo=0)                   0.000     0.000    load_mode
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_mode_IBUF_inst/O
                         net (fo=3, routed)           0.569     0.804    btn_mode/load_mode_IBUF
    SLICE_X1Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.849 r  btn_mode/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.849    btn_mode/CLEARED_BTN_i_1__0_n_0
    SLICE_X1Y93          FDRE                                         r  btn_mode/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.254ns (29.527%)  route 0.605ns (70.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RST_IBUF_inst/O
                         net (fo=20, routed)          0.605     0.859    btn_mode/RST_IBUF
    SLICE_X1Y93          FDRE                                         r  btn_mode/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.254ns (29.527%)  route 0.605ns (70.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RST_IBUF_inst/O
                         net (fo=20, routed)          0.605     0.859    btn_mode/RST_IBUF
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.254ns (29.527%)  route 0.605ns (70.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RST_IBUF_inst/O
                         net (fo=20, routed)          0.605     0.859    btn_mode/RST_IBUF
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    btn_mode/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 s_in
                            (input port)
  Destination:            output_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.292ns (33.336%)  route 0.585ns (66.664%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  s_in (IN)
                         net (fo=0)                   0.000     0.000    s_in
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  s_in_IBUF_inst/O
                         net (fo=6, routed)           0.469     0.716    btn_in/s_in_IBUF
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.761 r  btn_in/output_i_2/O
                         net (fo=1, routed)           0.116     0.877    output1_out
    SLICE_X3Y94          FDCE                                         r  output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  output_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            btn_mode/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.299ns (33.799%)  route 0.585ns (66.201%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RST_IBUF_inst/O
                         net (fo=20, routed)          0.585     0.838    btn_mode/RST_IBUF
    SLICE_X3Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.883 r  btn_mode/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.883    btn_mode/deb.count[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  btn_mode/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    btn_mode/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_mode/deb.count_reg[0]/C

Slack:                    inf
  Source:                 s_in
                            (input port)
  Destination:            automa_ps.state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.337ns (37.971%)  route 0.551ns (62.029%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  s_in (IN)
                         net (fo=0)                   0.000     0.000    s_in
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  s_in_IBUF_inst/O
                         net (fo=6, routed)           0.446     0.693    btn_in/s_in_IBUF
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.045     0.738 r  btn_in/automa_ps.state_current[0]_i_3/O
                         net (fo=1, routed)           0.105     0.844    btn_mode/automa_ps.state_current_reg[0]
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.889 r  btn_mode/automa_ps.state_current[0]_i_1/O
                         net (fo=1, routed)           0.000     0.889    btn_mode_n_1
    SLICE_X3Y93          FDCE                                         r  automa_ps.state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  automa_ps.state_current_reg[0]/C

Slack:                    inf
  Source:                 s_m
                            (input port)
  Destination:            automa_ps.state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.290ns (32.453%)  route 0.605ns (67.547%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  s_m (IN)
                         net (fo=0)                   0.000     0.000    s_m
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  s_m_IBUF_inst/O
                         net (fo=4, routed)           0.605     0.850    btn_in/s_m_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.045     0.895 r  btn_in/automa_ps.state_current[2]_i_1/O
                         net (fo=1, routed)           0.000     0.895    btn_in_n_2
    SLICE_X3Y93          FDCE                                         r  automa_ps.state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  automa_ps.state_current_reg[2]/C





