Analysis & Synthesis report for EnhancedProcessor
Sun Dec 02 18:24:04 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |enhanced_processor_top|processor:p0|Tstep_Q
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sram_1p:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated
 15. Parameter Settings for User Entity Instance: processor:p0
 16. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_inst
 17. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_A
 18. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_G
 19. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_0
 20. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_1
 21. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_2
 22. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_3
 23. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_4
 24. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_5
 25. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_6
 26. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_ADDR
 27. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_DOUT
 28. Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_WEN
 29. Parameter Settings for User Entity Instance: processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component
 30. Parameter Settings for User Entity Instance: sram_1p:memory|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: reg_enable:reg_OUT
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "processor:p0|reg_enable:reg_WEN"
 34. Port Connectivity Checks: "processor:p0|dec3to8:decY"
 35. Port Connectivity Checks: "processor:p0|dec3to8:decX"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 02 18:24:04 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; EnhancedProcessor                           ;
; Top-level Entity Name           ; enhanced_processor_top                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 143                                         ;
; Total pins                      ; 13                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,152                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8         ;                    ;
; Top-level entity name                                                           ; enhanced_processor_top ; EnhancedProcessor  ;
; Family name                                                                     ; Cyclone V              ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; reg_enable.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/reg_enable.v             ;         ;
; processor.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v              ;         ;
; enhanced_processor_top.v         ; yes             ; User Verilog HDL File                  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/enhanced_processor_top.v ;         ;
; dec3to8.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/dec3to8.v                ;         ;
; addsub.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/addsub.v                 ;         ;
; counterlpm.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v             ;         ;
; sram_1p.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v                ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                       ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                            ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc               ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                        ;         ;
; db/cntr_qvk.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cntr_qvk.tdf          ;         ;
; db/cmpr_h9c.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cmpr_h9c.tdf          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_fko1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/altsyncram_fko1.tdf   ;         ;
; inst_mem.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/inst_mem.mif             ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 156           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 205           ;
;     -- 7 input functions                    ; 3             ;
;     -- 6 input functions                    ; 90            ;
;     -- 5 input functions                    ; 30            ;
;     -- 4 input functions                    ; 28            ;
;     -- <=3 input functions                  ; 54            ;
;                                             ;               ;
; Dedicated logic registers                   ; 143           ;
;                                             ;               ;
; I/O pins                                    ; 13            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 1152          ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; SYS_CLK~input ;
; Maximum fan-out                             ; 152           ;
; Total fan-out                               ; 1515          ;
; Average fan-out                             ; 3.96          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name            ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |enhanced_processor_top                      ; 205 (2)             ; 143 (2)                   ; 1152              ; 0          ; 13   ; 0            ; |enhanced_processor_top                                                                                                            ; enhanced_processor_top ; work         ;
;    |processor:p0|                            ; 203 (168)           ; 132 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0                                                                                               ; processor              ; work         ;
;       |addsub:Addsub|                        ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|addsub:Addsub                                                                                 ; addsub                 ; work         ;
;       |counterlpm:ProgCount|                 ; 23 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|counterlpm:ProgCount                                                                          ; counterlpm             ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 23 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component                                        ; lpm_counter            ; work         ;
;             |cntr_qvk:auto_generated|        ; 23 (21)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component|cntr_qvk:auto_generated                ; cntr_qvk               ; work         ;
;                |cmpr_h9c:cmpr1|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component|cntr_qvk:auto_generated|cmpr_h9c:cmpr1 ; cmpr_h9c               ; work         ;
;       |dec3to8:decX|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|dec3to8:decX                                                                                  ; dec3to8                ; work         ;
;       |dec3to8:decY|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|dec3to8:decY                                                                                  ; dec3to8                ; work         ;
;       |reg_enable:reg_0|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_0                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_1|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_1                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_2|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_2                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_3|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_3                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_4|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_4                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_5|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_5                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_6|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_6                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_ADDR|                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_ADDR                                                                           ; reg_enable             ; work         ;
;       |reg_enable:reg_A|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_A                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_DOUT|                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_DOUT                                                                           ; reg_enable             ; work         ;
;       |reg_enable:reg_G|                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_G                                                                              ; reg_enable             ; work         ;
;       |reg_enable:reg_inst|                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|processor:p0|reg_enable:reg_inst                                                                           ; reg_enable             ; work         ;
;    |reg_enable:reg_OUT|                      ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |enhanced_processor_top|reg_enable:reg_OUT                                                                                         ; reg_enable             ; work         ;
;    |sram_1p:memory|                          ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |enhanced_processor_top|sram_1p:memory                                                                                             ; sram_1p                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |enhanced_processor_top|sram_1p:memory|altsyncram:altsyncram_component                                                             ; altsyncram             ; work         ;
;          |altsyncram_fko1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |enhanced_processor_top|sram_1p:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated                              ; altsyncram_fko1        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; sram_1p:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 9            ; --           ; --           ; 1152 ; inst_mem.mif ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |enhanced_processor_top|sram_1p:memory                    ; sram_1p.v       ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |enhanced_processor_top|processor:p0|counterlpm:ProgCount ; counterlpm.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |enhanced_processor_top|processor:p0|Tstep_Q                                     ;
+---------------+------------+------------+------------+------------+---------------+--------------+
; Name          ; Tstep_Q.T4 ; Tstep_Q.T3 ; Tstep_Q.T2 ; Tstep_Q.T1 ; Tstep_Q.T_RUN ; Tstep_Q.T_LD ;
+---------------+------------+------------+------------+------------+---------------+--------------+
; Tstep_Q.T_LD  ; 0          ; 0          ; 0          ; 0          ; 0             ; 0            ;
; Tstep_Q.T_RUN ; 0          ; 0          ; 0          ; 0          ; 1             ; 1            ;
; Tstep_Q.T1    ; 0          ; 0          ; 0          ; 1          ; 0             ; 1            ;
; Tstep_Q.T2    ; 0          ; 0          ; 1          ; 0          ; 0             ; 1            ;
; Tstep_Q.T3    ; 0          ; 1          ; 0          ; 0          ; 0             ; 1            ;
; Tstep_Q.T4    ; 1          ; 0          ; 0          ; 0          ; 0             ; 1            ;
+---------------+------------+------------+------------+------------+---------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; processor:p0|reg_enable:reg_WEN|Q[0]  ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 143   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 126   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |enhanced_processor_top|processor:p0|Mux22      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |enhanced_processor_top|processor:p0|Mux2       ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |enhanced_processor_top|processor:p0|Selector21 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |enhanced_processor_top|processor:p0|Selector18 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for sram_1p:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0 ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; T_LD           ; 000001 ; Unsigned Binary                 ;
; T_RUN          ; 000010 ; Unsigned Binary                 ;
; T1             ; 000100 ; Unsigned Binary                 ;
; T2             ; 001000 ; Unsigned Binary                 ;
; T3             ; 010000 ; Unsigned Binary                 ;
; T4             ; 100000 ; Unsigned Binary                 ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 9     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_A ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_G ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_6 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_ADDR ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 9     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_DOUT ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 9     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|reg_enable:reg_WEN ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 9     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                            ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                   ;
; LPM_MODULUS            ; 32          ; Signed Integer                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                        ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                   ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                   ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cntr_qvk    ; Untyped                                                                   ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_1p:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 9                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; inst_mem.mif         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_fko1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_enable:reg_OUT ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 9     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; sram_1p:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 9                                              ;
;     -- NUMWORDS_A                         ; 128                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:p0|reg_enable:reg_WEN"                                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "D[8..1]" will be connected to GND. ;
; D    ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; Q    ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[8..1]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "processor:p0|dec3to8:decY" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; En   ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "processor:p0|dec3to8:decX" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; En   ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 143                         ;
;     CLR               ; 8                           ;
;     ENA               ; 117                         ;
;     ENA CLR SLD       ; 9                           ;
;     plain             ; 9                           ;
; arriav_lcell_comb     ; 205                         ;
;     arith             ; 20                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 9                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 182                         ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 30                          ;
;         6 data inputs ; 90                          ;
; boundary_port         ; 13                          ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 8.80                        ;
; Average LUT depth     ; 5.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 02 18:23:41 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EnhancedProcessor -c EnhancedProcessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_enable.v
    Info (12023): Found entity 1: reg_enable File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/reg_enable.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file enhanced_processor_top.v
    Info (12023): Found entity 1: enhanced_processor_top File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/enhanced_processor_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec3to8.v
    Info (12023): Found entity 1: dec3to8 File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/dec3to8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addsub.v
    Info (12023): Found entity 1: addsub File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/addsub.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counterlpm.v
    Info (12023): Found entity 1: counterlpm File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sram_1p.v
    Info (12023): Found entity 1: sram_1p File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v Line: 39
Info (12127): Elaborating entity "enhanced_processor_top" for the top level hierarchy
Info (12128): Elaborating entity "processor" for hierarchy "processor:p0" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/enhanced_processor_top.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at processor.v(218): variable "reg_G_empty" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 218
Warning (10270): Verilog HDL Case Statement warning at processor.v(179): incomplete case statement has no default case item File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 179
Warning (10270): Verilog HDL Case Statement warning at processor.v(226): incomplete case statement has no default case item File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 226
Warning (10272): Verilog HDL Case Statement warning at processor.v(273): case item expression covers a value already covered by a previous case item File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 273
Warning (10270): Verilog HDL Case Statement warning at processor.v(261): incomplete case statement has no default case item File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 261
Warning (10270): Verilog HDL Case Statement warning at processor.v(293): incomplete case statement has no default case item File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 293
Warning (10235): Verilog HDL Always Construct warning at processor.v(359): variable "DIN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 359
Warning (10235): Verilog HDL Always Construct warning at processor.v(360): variable "G" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 360
Warning (10235): Verilog HDL Always Construct warning at processor.v(361): variable "R0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 361
Warning (10235): Verilog HDL Always Construct warning at processor.v(362): variable "R1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 362
Warning (10235): Verilog HDL Always Construct warning at processor.v(363): variable "R2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 363
Warning (10235): Verilog HDL Always Construct warning at processor.v(364): variable "R3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 364
Warning (10235): Verilog HDL Always Construct warning at processor.v(365): variable "R4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 365
Warning (10235): Verilog HDL Always Construct warning at processor.v(366): variable "R5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 366
Warning (10235): Verilog HDL Always Construct warning at processor.v(367): variable "R6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 367
Warning (10235): Verilog HDL Always Construct warning at processor.v(368): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 368
Warning (10235): Verilog HDL Always Construct warning at processor.v(369): variable "DIN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 369
Info (10264): Verilog HDL Case Statement information at processor.v(358): all case item expressions in this case statement are onehot File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 358
Info (12128): Elaborating entity "dec3to8" for hierarchy "processor:p0|dec3to8:decX" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 74
Info (12128): Elaborating entity "reg_enable" for hierarchy "processor:p0|reg_enable:reg_inst" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 316
Info (12128): Elaborating entity "addsub" for hierarchy "processor:p0|addsub:Addsub" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 320
Info (12128): Elaborating entity "counterlpm" for hierarchy "processor:p0|counterlpm:ProgCount" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/processor.v Line: 352
Info (12128): Elaborating entity "lpm_counter" for hierarchy "processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v Line: 72
Info (12130): Elaborated megafunction instantiation "processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v Line: 72
Info (12133): Instantiated megafunction "processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/counterlpm.v Line: 72
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "32"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qvk.tdf
    Info (12023): Found entity 1: cntr_qvk File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cntr_qvk.tdf Line: 27
Info (12128): Elaborating entity "cntr_qvk" for hierarchy "processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component|cntr_qvk:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cmpr_h9c.tdf Line: 22
Info (12128): Elaborating entity "cmpr_h9c" for hierarchy "processor:p0|counterlpm:ProgCount|lpm_counter:LPM_COUNTER_component|cntr_qvk:auto_generated|cmpr_h9c:cmpr1" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/cntr_qvk.tdf Line: 38
Info (12128): Elaborating entity "sram_1p" for hierarchy "sram_1p:memory" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/enhanced_processor_top.v Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "sram_1p:memory|altsyncram:altsyncram_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v Line: 85
Info (12130): Elaborated megafunction instantiation "sram_1p:memory|altsyncram:altsyncram_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v Line: 85
Info (12133): Instantiated megafunction "sram_1p:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/sram_1p.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fko1.tdf
    Info (12023): Found entity 1: altsyncram_fko1 File: C:/Users/mfida/OneDrive/Documents/Altera/projects/EnhancedProcessor/db/altsyncram_fko1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fko1" for hierarchy "sram_1p:memory|altsyncram:altsyncram_component|altsyncram_fko1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 348 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 326 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Sun Dec 02 18:24:04 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:47


