

================================================================
== Vitis HLS Report for 'read_lin_reg_1'
================================================================
* Date:           Thu Jan 26 11:10:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %offset"   --->   Operation 10 'read' 'offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lin_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lin_reg"   --->   Operation 11 'read' 'lin_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %offset_read, i32 2, i32 4" [dlin.c:83]   --->   Operation 12 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp, i2 0" [dlin.c:83]   --->   Operation 13 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %and_ln" [dlin.c:83]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.89ns)   --->   "%add_ln83 = add i32 %zext_ln83, i32 %lin_reg_read" [dlin.c:83]   --->   Operation 15 'add' 'add_ln83' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln83, i32 2, i32 31" [dlin.c:83]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i30 %trunc_ln" [dlin.c:83]   --->   Operation 17 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lin_addr_addr = getelementptr i32 %lin_addr, i32 %sext_ln83" [dlin.c:83]   --->   Operation 18 'getelementptr' 'lin_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [7/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:83]   --->   Operation 19 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 20 [6/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:83]   --->   Operation 20 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 21 [5/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:83]   --->   Operation 21 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 22 [4/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:83]   --->   Operation 22 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 23 [3/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:83]   --->   Operation 23 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 24 [2/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:83]   --->   Operation 24 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 25 [1/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:83]   --->   Operation 25 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_1, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_43" [dlin.c:82]   --->   Operation 27 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (7.30ns)   --->   "%lin_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %lin_addr_addr" [dlin.c:83]   --->   Operation 28 'read' 'lin_addr_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %lin_addr_addr_read" [dlin.c:83]   --->   Operation 29 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln84 = ret i8 %trunc_ln83" [dlin.c:84]   --->   Operation 30 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.9ns
The critical path consists of the following:
	wire read operation ('offset') on port 'offset' [4]  (0 ns)
	'add' operation ('add_ln83', dlin.c:83) [11]  (1.9 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('lin_addr_addr', dlin.c:83) [14]  (0 ns)
	bus request operation ('lin_addr_load_req', dlin.c:83) on port 'lin_addr' (dlin.c:83) [15]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:83) on port 'lin_addr' (dlin.c:83) [15]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:83) on port 'lin_addr' (dlin.c:83) [15]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:83) on port 'lin_addr' (dlin.c:83) [15]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:83) on port 'lin_addr' (dlin.c:83) [15]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:83) on port 'lin_addr' (dlin.c:83) [15]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:83) on port 'lin_addr' (dlin.c:83) [15]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('lin_addr_addr_read', dlin.c:83) on port 'lin_addr' (dlin.c:83) [16]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
