\hypertarget{liftoff-assembler-arm-inl_8h}{}\doxysection{liftoff-\/assembler-\/arm-\/inl.h File Reference}
\label{liftoff-assembler-arm-inl_8h}\index{liftoff-\/assembler-\/arm-\/inl.h@{liftoff-\/assembler-\/arm-\/inl.h}}
{\ttfamily \#include $<$optional$>$}\newline
{\ttfamily \#include \char`\"{}src/codegen/arm/assembler-\/arm-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/arm/register-\/arm.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/interface-\/descriptors-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/common/globals.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/heap/mutable-\/page-\/metadata.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/register.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/parallel-\/move-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/object-\/access.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/linkage.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/objects.\+h\char`\"{}}\newline
Include dependency graph for liftoff-\/assembler-\/arm-\/inl.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{liftoff-assembler-arm-inl_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1liftoff_1_1CacheStatePreservingTempRegisters}{v8\+::internal\+::wasm\+::liftoff\+::\+Cache\+State\+Preserving\+Temp\+Registers}}
\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm}{v8\+::internal\+::wasm}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff}{v8\+::internal\+::wasm\+::liftoff}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~lasm-\/$>$
\item 
\#define \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~lasm-\/$>$
\item 
\#define \mbox{\hyperlink{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~lasm-\/$>$
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{v8\+::internal\+::wasm\+::liftoff\+::\+Min\+Or\+Max}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
 \}
\item 
enum \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1f}{v8\+::internal\+::wasm\+::liftoff\+::\+Shift\+Direction}} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14aced8dcdc3697a2e997d8eb9b1a823e6c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Left}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac82efccf491e8a5a884908fc3fc94c14af67dfcfab7086ed09a6ad4c69a58dc14}{v8\+::internal\+::wasm\+::liftoff\+::k\+Right}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2d5fde1d924910a2a01ecd8e70a87c28}{v8\+::internal\+::wasm\+::liftoff\+::k\+Left}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0bfb363b0678f2047561fb8e99f36b1fa2dd2b017192f8a09367d48c7648213c9}{v8\+::internal\+::wasm\+::liftoff\+::k\+Right}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Stack\+Slot}} (int \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}})
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Half\+Stack\+Slot}} (int \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}}, Reg\+Pair\+Half half)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Instance\+Data\+Operand}} ()
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad159f59ab3f72bb86263e4becfed17b7}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op}} (Liftoff\+Assembler $\ast$assm, Use\+Scratch\+Register\+Scope $\ast$temps, Register addr, Register \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}}, int32\+\_\+t offset\+\_\+imm, unsigned shift\+\_\+amount=0)
\item 
Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a3226690f4e640f2806e91abb2ad4a570}{v8\+::internal\+::wasm\+::liftoff\+::\+Calculate\+Actual\+Address}} (Liftoff\+Assembler $\ast$assm, Use\+Scratch\+Register\+Scope $\ast$temps, Register addr\+\_\+reg, Register offset\+\_\+reg, uintptr\+\_\+t offset\+\_\+imm, Register result\+\_\+reg=no\+\_\+reg)
\item 
Condition \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a194349c16c4333a7ff8c6fa14b9e0447}{v8\+::internal\+::wasm\+::liftoff\+::\+Make\+Unsigned}} (Condition cond)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register, Register, SBit, Condition) op, void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op\+\_\+with\+\_\+carry$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae5475a670ec8711a4423f2b405ac5095}{v8\+::internal\+::wasm\+::liftoff\+::\+I64\+Binop}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op, void(\+Assembler\+::$\ast$)(\+Register, Register, const Operand \&, SBit, Condition) op\+\_\+with\+\_\+carry$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a68de027480f7a57f736cd3209d6638f9}{v8\+::internal\+::wasm\+::liftoff\+::\+I64\+BinopI}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, int64\+\_\+t imm)
\item 
{\footnotesize template$<$void(\+Macro\+Assembler\+::$\ast$)(\+Register, Register, Register, Register, Register) op, bool is\+\_\+left\+\_\+shift$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a31f1666048ca688e73024cf25bc67738}{v8\+::internal\+::wasm\+::liftoff\+::\+I64\+Shiftop}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src, Register amount)
\item 
Float\+Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa8e6e99a4ca9b8fc5ab44ff9f59d0544}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Float\+Register}} (Double\+Register \mbox{\hyperlink{liftoff-compiler_8cc_a0b22b2be5dbaab38c23b09bdd78d7c43}{reg}})
\item 
Simd128\+Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a912812ceac52bc2b20365f74f7812add}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Simd128\+Register}} (Double\+Register \mbox{\hyperlink{liftoff-compiler_8cc_a0b22b2be5dbaab38c23b09bdd78d7c43}{reg}})
\item 
Simd128\+Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2e612a0e188b136d3ee20287eec0778c}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Simd128\+Register}} (Liftoff\+Register \mbox{\hyperlink{liftoff-compiler_8cc_a0b22b2be5dbaab38c23b09bdd78d7c43}{reg}})
\item 
{\footnotesize template$<$typename Register\+Type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a32de6d89ccfb34453f693da153c01d62}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Min\+Or\+Max}} (Liftoff\+Assembler $\ast$assm, Register\+Type dst, Register\+Type lhs, Register\+Type rhs, Min\+Or\+Max min\+\_\+or\+\_\+max)
\item 
Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a79dade142d70bbf4af62046bd8455a34}{v8\+::internal\+::wasm\+::liftoff\+::\+Ensure\+No\+Alias}} (Assembler $\ast$assm, Register \mbox{\hyperlink{liftoff-compiler_8cc_a0b22b2be5dbaab38c23b09bdd78d7c43}{reg}}, Register must\+\_\+not\+\_\+alias, Use\+Scratch\+Register\+Scope $\ast$temps)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afb6a243a345c492880c8155dcd79e480}{v8\+::internal\+::wasm\+::liftoff\+::\+S128\+Narrow\+Op}} (Liftoff\+Assembler $\ast$assm, Neon\+Data\+Type dt, Neon\+Data\+Type sdt, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a73e9e697bccd068e7c63c0035d2ce8e8}{v8\+::internal\+::wasm\+::liftoff\+::\+F64x2\+Compare}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs, Condition cond)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0ecba5b44024d8add4d50d38bd3bb8af}{v8\+::internal\+::wasm\+::liftoff\+::\+Store}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register src, Mem\+Operand dst, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4}{v8\+::internal\+::wasm\+::liftoff\+::\+Load}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Mem\+Operand src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
constexpr int \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a098927c86c9ebaed6918caa2e8d8140d}{v8\+::internal\+::wasm\+::liftoff\+::\+Mask\+From\+Neon\+Data\+Type}} (Neon\+Data\+Type dt)
\item 
{\footnotesize template$<$Shift\+Direction dir = k\+Left, Neon\+Data\+Type dt, Neon\+Size sz$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a8a05a8728964a34c1f9d391243c99e51}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs)
\item 
{\footnotesize template$<$Shift\+Direction dir, Neon\+Data\+Type dt$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0916f8150ebbaf94c3ee6816279ed313}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Immediate}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, int32\+\_\+t rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Any\+True}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aaad63bfcfad4dfc066e235d1fb8aaa24}{v8\+::internal\+::wasm\+::liftoff\+::\+Load\+Internal}} (Liftoff\+Assembler $\ast$lasm, Liftoff\+Register dst, Register src\+\_\+addr, Register offset\+\_\+reg, int32\+\_\+t offset\+\_\+imm, Load\+Type \mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}}, uint32\+\_\+t $\ast$protected\+\_\+load\+\_\+pc=\mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}, bool needs\+\_\+shift=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a649e5888ed8e74c7d0b92d36b5eba065}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Op32}} (Liftoff\+Assembler $\ast$lasm, Register dst\+\_\+addr, Register offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, Liftoff\+Register \mbox{\hyperlink{instance-type-generator_8cc_ac4f474c82e82cbb89ca7c36dd52be0ed}{value}}, Liftoff\+Register \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}, Liftoff\+Reg\+List pinned, void(Assembler\+::$\ast$load)(Register, Register, Condition), void(Assembler\+::$\ast$\mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}})(Register, Register, Register, Condition), void($\ast$op)(Liftoff\+Assembler $\ast$, Register, Register, Register))
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a67c1e82677289ec29615daebc8cd81c6}{v8\+::internal\+::wasm\+::liftoff\+::\+Add}} (Liftoff\+Assembler $\ast$lasm, Register dst, Register lhs, Register rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af235e0902cf4fbd4131a93f64a84552d}{v8\+::internal\+::wasm\+::liftoff\+::\+Sub}} (Liftoff\+Assembler $\ast$lasm, Register dst, Register lhs, Register rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab4890d575215a42aa89598b56f9082bd}{v8\+::internal\+::wasm\+::liftoff\+::\+And}} (Liftoff\+Assembler $\ast$lasm, Register dst, Register lhs, Register rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a24872df7f8d6cca2dfa5d306274d315e}{v8\+::internal\+::wasm\+::liftoff\+::\+Or}} (Liftoff\+Assembler $\ast$lasm, Register dst, Register lhs, Register rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc68fba13d62f020ba376f9d5a806de}{v8\+::internal\+::wasm\+::liftoff\+::\+Xor}} (Liftoff\+Assembler $\ast$lasm, Register dst, Register lhs, Register rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac9db9305895095093f18131d6572030d}{v8\+::internal\+::wasm\+::liftoff\+::\+Exchange}} (Liftoff\+Assembler $\ast$lasm, Register dst, Register lhs, Register rhs)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aefb78ac7a34d30dbf9f1a65c9af4428e}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop32}} (Liftoff\+Assembler $\ast$lasm, Register dst\+\_\+addr, Register offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, Liftoff\+Register \mbox{\hyperlink{instance-type-generator_8cc_ac4f474c82e82cbb89ca7c36dd52be0ed}{value}}, Liftoff\+Register \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}, Store\+Type \mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}}, void($\ast$op)(Liftoff\+Assembler $\ast$, Register, Register, Register))
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a7fda6cb417993bac3b94468da891b10c}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Op64}} (Liftoff\+Assembler $\ast$lasm, Register dst\+\_\+addr, Register offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, Liftoff\+Register \mbox{\hyperlink{instance-type-generator_8cc_ac4f474c82e82cbb89ca7c36dd52be0ed}{value}}, std\+::optional$<$ Liftoff\+Register $>$ \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}, void($\ast$op)(Liftoff\+Assembler $\ast$, Liftoff\+Register, Liftoff\+Register, Liftoff\+Register))
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af92bdfb1116d30cd8f659107a06d33a9}{v8\+::internal\+::wasm\+::liftoff\+::\+I64\+Store}} (Liftoff\+Assembler $\ast$lasm, Liftoff\+Register dst, Liftoff\+Register, Liftoff\+Register src)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afda2e73a351df9fe2527dd84964acf13}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+I64\+Compare\+Exchange}} (Liftoff\+Assembler $\ast$lasm, Register dst\+\_\+addr\+\_\+reg, Register offset\+\_\+reg, uint32\+\_\+t offset\+\_\+imm, Liftoff\+Register expected, Liftoff\+Register new\+\_\+value, Liftoff\+Register \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff7ad3119ac971e6314c6cad66476a1b}{v8\+::internal\+::wasm\+::liftoff\+::\+Generate\+Pop\+Cnt}} (Assembler $\ast$assm, Register dst, Register src, Register scratch1, Register scratch2)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
constexpr int32\+\_\+t \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9d09d5ad187c43ec72afa1aa84afc652}{v8\+::internal\+::wasm\+::liftoff\+::k\+Patch\+Instructions\+Required}} = 3
\item 
constexpr int \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae36b5a92de1655749a9b92ba8e7941d8}{v8\+::internal\+::wasm\+::liftoff\+::k\+Half\+Stack\+Slot\+Size}} = Liftoff\+Assembler\+::k\+Stack\+Slot\+Size $>$$>$ 1
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/arm-\/inl.h@{liftoff-\/assembler-\/arm-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/arm-\/inl.h@{liftoff-\/assembler-\/arm-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~lasm-\/$>$}

\mbox{\Hypertarget{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/arm-\/inl.h@{liftoff-\/assembler-\/arm-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/arm-\/inl.h@{liftoff-\/assembler-\/arm-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~lasm-\/$>$}

\mbox{\Hypertarget{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/arm-\/inl.h@{liftoff-\/assembler-\/arm-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/arm-\/inl.h@{liftoff-\/assembler-\/arm-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~lasm-\/$>$}

