
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//envsubst_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401358 <.init>:
  401358:	stp	x29, x30, [sp, #-16]!
  40135c:	mov	x29, sp
  401360:	bl	401760 <ferror@plt+0x60>
  401364:	ldp	x29, x30, [sp], #16
  401368:	ret

Disassembly of section .plt:

0000000000401370 <mbrtowc@plt-0x20>:
  401370:	stp	x16, x30, [sp, #-16]!
  401374:	adrp	x16, 414000 <ferror@plt+0x12900>
  401378:	ldr	x17, [x16, #4088]
  40137c:	add	x16, x16, #0xff8
  401380:	br	x17
  401384:	nop
  401388:	nop
  40138c:	nop

0000000000401390 <mbrtowc@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13900>
  401394:	ldr	x17, [x16]
  401398:	add	x16, x16, #0x0
  40139c:	br	x17

00000000004013a0 <memcpy@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013a4:	ldr	x17, [x16, #8]
  4013a8:	add	x16, x16, #0x8
  4013ac:	br	x17

00000000004013b0 <memmove@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013b4:	ldr	x17, [x16, #16]
  4013b8:	add	x16, x16, #0x10
  4013bc:	br	x17

00000000004013c0 <strlen@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013c4:	ldr	x17, [x16, #24]
  4013c8:	add	x16, x16, #0x18
  4013cc:	br	x17

00000000004013d0 <fputs@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013d4:	ldr	x17, [x16, #32]
  4013d8:	add	x16, x16, #0x20
  4013dc:	br	x17

00000000004013e0 <exit@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013e4:	ldr	x17, [x16, #40]
  4013e8:	add	x16, x16, #0x28
  4013ec:	br	x17

00000000004013f0 <error@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013f4:	ldr	x17, [x16, #48]
  4013f8:	add	x16, x16, #0x30
  4013fc:	br	x17

0000000000401400 <strnlen@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13900>
  401404:	ldr	x17, [x16, #56]
  401408:	add	x16, x16, #0x38
  40140c:	br	x17

0000000000401410 <iconv_close@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13900>
  401414:	ldr	x17, [x16, #64]
  401418:	add	x16, x16, #0x40
  40141c:	br	x17

0000000000401420 <sprintf@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13900>
  401424:	ldr	x17, [x16, #72]
  401428:	add	x16, x16, #0x48
  40142c:	br	x17

0000000000401430 <__cxa_atexit@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13900>
  401434:	ldr	x17, [x16, #80]
  401438:	add	x16, x16, #0x50
  40143c:	br	x17

0000000000401440 <fputc@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13900>
  401444:	ldr	x17, [x16, #88]
  401448:	add	x16, x16, #0x58
  40144c:	br	x17

0000000000401450 <iswcntrl@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13900>
  401454:	ldr	x17, [x16, #96]
  401458:	add	x16, x16, #0x60
  40145c:	br	x17

0000000000401460 <qsort@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13900>
  401464:	ldr	x17, [x16, #104]
  401468:	add	x16, x16, #0x68
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13900>
  401474:	ldr	x17, [x16, #112]
  401478:	add	x16, x16, #0x70
  40147c:	br	x17

0000000000401480 <iswspace@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13900>
  401484:	ldr	x17, [x16, #120]
  401488:	add	x16, x16, #0x78
  40148c:	br	x17

0000000000401490 <nl_langinfo@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13900>
  401494:	ldr	x17, [x16, #128]
  401498:	add	x16, x16, #0x80
  40149c:	br	x17

00000000004014a0 <malloc@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014a4:	ldr	x17, [x16, #136]
  4014a8:	add	x16, x16, #0x88
  4014ac:	br	x17

00000000004014b0 <wcwidth@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014b4:	ldr	x17, [x16, #144]
  4014b8:	add	x16, x16, #0x90
  4014bc:	br	x17

00000000004014c0 <strncmp@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014c4:	ldr	x17, [x16, #152]
  4014c8:	add	x16, x16, #0x98
  4014cc:	br	x17

00000000004014d0 <bindtextdomain@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014d4:	ldr	x17, [x16, #160]
  4014d8:	add	x16, x16, #0xa0
  4014dc:	br	x17

00000000004014e0 <__libc_start_main@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014e4:	ldr	x17, [x16, #168]
  4014e8:	add	x16, x16, #0xa8
  4014ec:	br	x17

00000000004014f0 <memset@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014f4:	ldr	x17, [x16, #176]
  4014f8:	add	x16, x16, #0xb0
  4014fc:	br	x17

0000000000401500 <calloc@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13900>
  401504:	ldr	x17, [x16, #184]
  401508:	add	x16, x16, #0xb8
  40150c:	br	x17

0000000000401510 <bcmp@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13900>
  401514:	ldr	x17, [x16, #192]
  401518:	add	x16, x16, #0xc0
  40151c:	br	x17

0000000000401520 <realloc@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13900>
  401524:	ldr	x17, [x16, #200]
  401528:	add	x16, x16, #0xc8
  40152c:	br	x17

0000000000401530 <getc@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13900>
  401534:	ldr	x17, [x16, #208]
  401538:	add	x16, x16, #0xd0
  40153c:	br	x17

0000000000401540 <strdup@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13900>
  401544:	ldr	x17, [x16, #216]
  401548:	add	x16, x16, #0xd8
  40154c:	br	x17

0000000000401550 <strrchr@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13900>
  401554:	ldr	x17, [x16, #224]
  401558:	add	x16, x16, #0xe0
  40155c:	br	x17

0000000000401560 <__gmon_start__@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13900>
  401564:	ldr	x17, [x16, #232]
  401568:	add	x16, x16, #0xe8
  40156c:	br	x17

0000000000401570 <abort@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13900>
  401574:	ldr	x17, [x16, #240]
  401578:	add	x16, x16, #0xf0
  40157c:	br	x17

0000000000401580 <mbsinit@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13900>
  401584:	ldr	x17, [x16, #248]
  401588:	add	x16, x16, #0xf8
  40158c:	br	x17

0000000000401590 <textdomain@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13900>
  401594:	ldr	x17, [x16, #256]
  401598:	add	x16, x16, #0x100
  40159c:	br	x17

00000000004015a0 <getopt_long@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015a4:	ldr	x17, [x16, #264]
  4015a8:	add	x16, x16, #0x108
  4015ac:	br	x17

00000000004015b0 <strcmp@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015b4:	ldr	x17, [x16, #272]
  4015b8:	add	x16, x16, #0x110
  4015bc:	br	x17

00000000004015c0 <basename@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015c4:	ldr	x17, [x16, #280]
  4015c8:	add	x16, x16, #0x118
  4015cc:	br	x17

00000000004015d0 <iconv@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015d4:	ldr	x17, [x16, #288]
  4015d8:	add	x16, x16, #0x120
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015e4:	ldr	x17, [x16, #296]
  4015e8:	add	x16, x16, #0x128
  4015ec:	br	x17

00000000004015f0 <free@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015f4:	ldr	x17, [x16, #304]
  4015f8:	add	x16, x16, #0x130
  4015fc:	br	x17

0000000000401600 <ungetc@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13900>
  401604:	ldr	x17, [x16, #312]
  401608:	add	x16, x16, #0x138
  40160c:	br	x17

0000000000401610 <__ctype_get_mb_cur_max@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13900>
  401614:	ldr	x17, [x16, #320]
  401618:	add	x16, x16, #0x140
  40161c:	br	x17

0000000000401620 <strchr@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13900>
  401624:	ldr	x17, [x16, #328]
  401628:	add	x16, x16, #0x148
  40162c:	br	x17

0000000000401630 <fwrite@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13900>
  401634:	ldr	x17, [x16, #336]
  401638:	add	x16, x16, #0x150
  40163c:	br	x17

0000000000401640 <fflush@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13900>
  401644:	ldr	x17, [x16, #344]
  401648:	add	x16, x16, #0x158
  40164c:	br	x17

0000000000401650 <iconv_open@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13900>
  401654:	ldr	x17, [x16, #352]
  401658:	add	x16, x16, #0x160
  40165c:	br	x17

0000000000401660 <memchr@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13900>
  401664:	ldr	x17, [x16, #360]
  401668:	add	x16, x16, #0x168
  40166c:	br	x17

0000000000401670 <iswalnum@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13900>
  401674:	ldr	x17, [x16, #368]
  401678:	add	x16, x16, #0x170
  40167c:	br	x17

0000000000401680 <dcgettext@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13900>
  401684:	ldr	x17, [x16, #376]
  401688:	add	x16, x16, #0x178
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13900>
  401694:	ldr	x17, [x16, #384]
  401698:	add	x16, x16, #0x180
  40169c:	br	x17

00000000004016a0 <__assert_fail@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016a4:	ldr	x17, [x16, #392]
  4016a8:	add	x16, x16, #0x188
  4016ac:	br	x17

00000000004016b0 <__errno_location@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016b4:	ldr	x17, [x16, #400]
  4016b8:	add	x16, x16, #0x190
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016c4:	ldr	x17, [x16, #408]
  4016c8:	add	x16, x16, #0x198
  4016cc:	br	x17

00000000004016d0 <putchar@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016d4:	ldr	x17, [x16, #416]
  4016d8:	add	x16, x16, #0x1a0
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016e4:	ldr	x17, [x16, #424]
  4016e8:	add	x16, x16, #0x1a8
  4016ec:	br	x17

00000000004016f0 <setlocale@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016f4:	ldr	x17, [x16, #432]
  4016f8:	add	x16, x16, #0x1b0
  4016fc:	br	x17

0000000000401700 <ferror@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13900>
  401704:	ldr	x17, [x16, #440]
  401708:	add	x16, x16, #0x1b8
  40170c:	br	x17

Disassembly of section .text:

0000000000401710 <.text>:
  401710:	mov	x29, #0x0                   	// #0
  401714:	mov	x30, #0x0                   	// #0
  401718:	mov	x5, x0
  40171c:	ldr	x1, [sp]
  401720:	add	x2, sp, #0x8
  401724:	mov	x6, sp
  401728:	movz	x0, #0x0, lsl #48
  40172c:	movk	x0, #0x0, lsl #32
  401730:	movk	x0, #0x40, lsl #16
  401734:	movk	x0, #0x181c
  401738:	movz	x3, #0x0, lsl #48
  40173c:	movk	x3, #0x0, lsl #32
  401740:	movk	x3, #0x40, lsl #16
  401744:	movk	x3, #0x4298
  401748:	movz	x4, #0x0, lsl #48
  40174c:	movk	x4, #0x0, lsl #32
  401750:	movk	x4, #0x40, lsl #16
  401754:	movk	x4, #0x4318
  401758:	bl	4014e0 <__libc_start_main@plt>
  40175c:	bl	401570 <abort@plt>
  401760:	adrp	x0, 414000 <ferror@plt+0x12900>
  401764:	ldr	x0, [x0, #4064]
  401768:	cbz	x0, 401770 <ferror@plt+0x70>
  40176c:	b	401560 <__gmon_start__@plt>
  401770:	ret
  401774:	nop
  401778:	adrp	x0, 415000 <ferror@plt+0x13900>
  40177c:	add	x0, x0, #0x1d8
  401780:	adrp	x1, 415000 <ferror@plt+0x13900>
  401784:	add	x1, x1, #0x1d8
  401788:	cmp	x1, x0
  40178c:	b.eq	4017a4 <ferror@plt+0xa4>  // b.none
  401790:	adrp	x1, 404000 <ferror@plt+0x2900>
  401794:	ldr	x1, [x1, #840]
  401798:	cbz	x1, 4017a4 <ferror@plt+0xa4>
  40179c:	mov	x16, x1
  4017a0:	br	x16
  4017a4:	ret
  4017a8:	adrp	x0, 415000 <ferror@plt+0x13900>
  4017ac:	add	x0, x0, #0x1d8
  4017b0:	adrp	x1, 415000 <ferror@plt+0x13900>
  4017b4:	add	x1, x1, #0x1d8
  4017b8:	sub	x1, x1, x0
  4017bc:	lsr	x2, x1, #63
  4017c0:	add	x1, x2, x1, asr #3
  4017c4:	cmp	xzr, x1, asr #1
  4017c8:	asr	x1, x1, #1
  4017cc:	b.eq	4017e4 <ferror@plt+0xe4>  // b.none
  4017d0:	adrp	x2, 404000 <ferror@plt+0x2900>
  4017d4:	ldr	x2, [x2, #848]
  4017d8:	cbz	x2, 4017e4 <ferror@plt+0xe4>
  4017dc:	mov	x16, x2
  4017e0:	br	x16
  4017e4:	ret
  4017e8:	stp	x29, x30, [sp, #-32]!
  4017ec:	mov	x29, sp
  4017f0:	str	x19, [sp, #16]
  4017f4:	adrp	x19, 415000 <ferror@plt+0x13900>
  4017f8:	ldrb	w0, [x19, #520]
  4017fc:	cbnz	w0, 40180c <ferror@plt+0x10c>
  401800:	bl	401778 <ferror@plt+0x78>
  401804:	mov	w0, #0x1                   	// #1
  401808:	strb	w0, [x19, #520]
  40180c:	ldr	x19, [sp, #16]
  401810:	ldp	x29, x30, [sp], #32
  401814:	ret
  401818:	b	4017a8 <ferror@plt+0xa8>
  40181c:	stp	x29, x30, [sp, #-96]!
  401820:	stp	x26, x25, [sp, #32]
  401824:	stp	x24, x23, [sp, #48]
  401828:	stp	x22, x21, [sp, #64]
  40182c:	stp	x20, x19, [sp, #80]
  401830:	ldr	x8, [x1]
  401834:	mov	w20, w0
  401838:	str	x27, [sp, #16]
  40183c:	mov	x29, sp
  401840:	mov	x0, x8
  401844:	mov	x19, x1
  401848:	bl	4022ac <ferror@plt+0xbac>
  40184c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401850:	add	x1, x1, #0x8ce
  401854:	mov	w0, #0x6                   	// #6
  401858:	bl	4016f0 <setlocale@plt>
  40185c:	adrp	x21, 404000 <ferror@plt+0x2900>
  401860:	add	x21, x21, #0x358
  401864:	adrp	x1, 404000 <ferror@plt+0x2900>
  401868:	add	x1, x1, #0x368
  40186c:	mov	x0, x21
  401870:	bl	4014d0 <bindtextdomain@plt>
  401874:	mov	x0, x21
  401878:	bl	401590 <textdomain@plt>
  40187c:	adrp	x0, 402000 <ferror@plt+0x900>
  401880:	add	x0, x0, #0xec
  401884:	bl	404320 <ferror@plt+0x2c20>
  401888:	adrp	x21, 404000 <ferror@plt+0x2900>
  40188c:	adrp	x22, 404000 <ferror@plt+0x2900>
  401890:	mov	w25, wzr
  401894:	mov	w24, wzr
  401898:	mov	w23, wzr
  40189c:	add	x21, x21, #0x37a
  4018a0:	add	x22, x22, #0x938
  4018a4:	mov	w0, w20
  4018a8:	mov	x1, x19
  4018ac:	mov	x2, x21
  4018b0:	mov	x3, x22
  4018b4:	mov	x4, xzr
  4018b8:	bl	4015a0 <getopt_long@plt>
  4018bc:	cmp	w0, #0x67
  4018c0:	b.gt	4018d8 <ferror@plt+0x1d8>
  4018c4:	cbz	w0, 4018a4 <ferror@plt+0x1a4>
  4018c8:	cmp	w0, #0x56
  4018cc:	b.ne	4018f8 <ferror@plt+0x1f8>  // b.any
  4018d0:	mov	w25, #0x1                   	// #1
  4018d4:	b	4018a4 <ferror@plt+0x1a4>
  4018d8:	cmp	w0, #0x68
  4018dc:	b.ne	4018e8 <ferror@plt+0x1e8>  // b.any
  4018e0:	mov	w24, #0x1                   	// #1
  4018e4:	b	4018a4 <ferror@plt+0x1a4>
  4018e8:	cmp	w0, #0x76
  4018ec:	b.ne	40199c <ferror@plt+0x29c>  // b.any
  4018f0:	mov	w23, #0x1                   	// #1
  4018f4:	b	4018a4 <ferror@plt+0x1a4>
  4018f8:	cmn	w0, #0x1
  4018fc:	b.ne	40199c <ferror@plt+0x29c>  // b.any
  401900:	tbz	w25, #0, 401990 <ferror@plt+0x290>
  401904:	adrp	x8, 415000 <ferror@plt+0x13900>
  401908:	ldr	x0, [x8, #592]
  40190c:	bl	4015c0 <basename@plt>
  401910:	mov	x1, x0
  401914:	adrp	x0, 404000 <ferror@plt+0x2900>
  401918:	adrp	x2, 404000 <ferror@plt+0x2900>
  40191c:	adrp	x3, 404000 <ferror@plt+0x2900>
  401920:	add	x0, x0, #0x37e
  401924:	add	x2, x2, #0x358
  401928:	add	x3, x3, #0x38e
  40192c:	bl	401690 <printf@plt>
  401930:	adrp	x1, 404000 <ferror@plt+0x2900>
  401934:	add	x1, x1, #0x395
  401938:	mov	w2, #0x5                   	// #5
  40193c:	mov	x0, xzr
  401940:	bl	401680 <dcgettext@plt>
  401944:	adrp	x1, 404000 <ferror@plt+0x2900>
  401948:	adrp	x2, 404000 <ferror@plt+0x2900>
  40194c:	add	x1, x1, #0x46f
  401950:	add	x2, x2, #0x479
  401954:	bl	401690 <printf@plt>
  401958:	adrp	x1, 404000 <ferror@plt+0x2900>
  40195c:	add	x1, x1, #0x49b
  401960:	mov	w2, #0x5                   	// #5
  401964:	mov	x0, xzr
  401968:	bl	401680 <dcgettext@plt>
  40196c:	mov	x19, x0
  401970:	adrp	x0, 404000 <ferror@plt+0x2900>
  401974:	add	x0, x0, #0x4ab
  401978:	bl	402350 <ferror@plt+0xc50>
  40197c:	mov	x1, x0
  401980:	mov	x0, x19
  401984:	bl	401690 <printf@plt>
  401988:	mov	w0, wzr
  40198c:	bl	4013e0 <exit@plt>
  401990:	tbz	w24, #0, 4019a4 <ferror@plt+0x2a4>
  401994:	mov	w0, wzr
  401998:	bl	401d0c <ferror@plt+0x60c>
  40199c:	mov	w0, #0x1                   	// #1
  4019a0:	bl	401d0c <ferror@plt+0x60c>
  4019a4:	adrp	x21, 415000 <ferror@plt+0x13900>
  4019a8:	ldr	w8, [x21, #488]
  4019ac:	sub	w9, w20, w8
  4019b0:	cmp	w9, #0x2
  4019b4:	b.lt	4019e0 <ferror@plt+0x2e0>  // b.tstop
  4019b8:	adrp	x1, 404000 <ferror@plt+0x2900>
  4019bc:	add	x1, x1, #0x4b8
  4019c0:	mov	w2, #0x5                   	// #5
  4019c4:	mov	x0, xzr
  4019c8:	bl	401680 <dcgettext@plt>
  4019cc:	mov	x2, x0
  4019d0:	mov	w0, #0x1                   	// #1
  4019d4:	mov	w1, wzr
  4019d8:	bl	4013f0 <error@plt>
  4019dc:	ldr	w8, [x21, #488]
  4019e0:	sub	w9, w20, w8
  4019e4:	tbz	w23, #0, 401a1c <ferror@plt+0x31c>
  4019e8:	cmp	w9, #0x1
  4019ec:	b.eq	401a80 <ferror@plt+0x380>  // b.none
  4019f0:	cbnz	w9, 401a7c <ferror@plt+0x37c>
  4019f4:	adrp	x1, 404000 <ferror@plt+0x2900>
  4019f8:	add	x1, x1, #0x4cb
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	mov	x0, xzr
  401a04:	bl	401680 <dcgettext@plt>
  401a08:	mov	x2, x0
  401a0c:	mov	w0, #0x1                   	// #1
  401a10:	mov	w1, wzr
  401a14:	bl	4013f0 <error@plt>
  401a18:	b	401a7c <ferror@plt+0x37c>
  401a1c:	cbz	w9, 401a9c <ferror@plt+0x39c>
  401a20:	cmp	w9, #0x1
  401a24:	b.ne	401a7c <ferror@plt+0x37c>  // b.any
  401a28:	adrp	x9, 415000 <ferror@plt+0x13900>
  401a2c:	add	w10, w8, #0x1
  401a30:	strb	wzr, [x9, #528]
  401a34:	str	w10, [x21, #488]
  401a38:	ldr	x0, [x19, w8, sxtw #3]
  401a3c:	adrp	x19, 415000 <ferror@plt+0x13900>
  401a40:	adrp	x1, 401000 <mbrtowc@plt-0x390>
  401a44:	add	x19, x19, #0x218
  401a48:	add	x1, x1, #0xfb4
  401a4c:	stp	xzr, xzr, [x19]
  401a50:	str	xzr, [x19, #16]
  401a54:	bl	401e94 <ferror@plt+0x794>
  401a58:	ldr	x1, [x19, #8]
  401a5c:	cbz	x1, 401cfc <ferror@plt+0x5fc>
  401a60:	adrp	x8, 415000 <ferror@plt+0x13900>
  401a64:	ldr	x0, [x8, #536]
  401a68:	adrp	x3, 402000 <ferror@plt+0x900>
  401a6c:	add	x3, x3, #0x50
  401a70:	mov	w2, #0x8                   	// #8
  401a74:	bl	401460 <qsort@plt>
  401a78:	b	401cfc <ferror@plt+0x5fc>
  401a7c:	bl	401570 <abort@plt>
  401a80:	add	w9, w8, #0x1
  401a84:	str	w9, [x21, #488]
  401a88:	ldr	x0, [x19, w8, sxtw #3]
  401a8c:	adrp	x1, 401000 <mbrtowc@plt-0x390>
  401a90:	add	x1, x1, #0xf90
  401a94:	bl	401e94 <ferror@plt+0x794>
  401a98:	b	401988 <ferror@plt+0x288>
  401a9c:	adrp	x8, 415000 <ferror@plt+0x13900>
  401aa0:	mov	w9, #0x1                   	// #1
  401aa4:	strb	w9, [x8, #528]
  401aa8:	b	401cfc <ferror@plt+0x5fc>
  401aac:	cmp	w0, #0x24
  401ab0:	b.ne	401cf8 <ferror@plt+0x5f8>  // b.any
  401ab4:	bl	40205c <ferror@plt+0x95c>
  401ab8:	cmp	w0, #0x7b
  401abc:	b.ne	401ad0 <ferror@plt+0x3d0>  // b.any
  401ac0:	mov	w20, #0x1                   	// #1
  401ac4:	bl	40205c <ferror@plt+0x95c>
  401ac8:	mov	w19, w0
  401acc:	b	401ad8 <ferror@plt+0x3d8>
  401ad0:	mov	w19, w0
  401ad4:	mov	w20, wzr
  401ad8:	sub	w8, w19, #0x41
  401adc:	cmp	w8, #0x1a
  401ae0:	b.cs	401b84 <ferror@plt+0x484>  // b.hs, b.nlast
  401ae4:	mov	x8, xzr
  401ae8:	adrp	x21, 415000 <ferror@plt+0x13900>
  401aec:	adrp	x24, 415000 <ferror@plt+0x13900>
  401af0:	adrp	x22, 415000 <ferror@plt+0x13900>
  401af4:	str	xzr, [x21, #576]
  401af8:	ldr	x9, [x24, #568]
  401afc:	cmp	x8, x9
  401b00:	b.cs	401b0c <ferror@plt+0x40c>  // b.hs, b.nlast
  401b04:	ldr	x0, [x22, #560]
  401b08:	b	401b28 <ferror@plt+0x428>
  401b0c:	ldr	x0, [x22, #560]
  401b10:	lsl	x8, x9, #1
  401b14:	add	x1, x8, #0xa
  401b18:	str	x1, [x24, #568]
  401b1c:	bl	402bb4 <ferror@plt+0x14b4>
  401b20:	ldr	x8, [x21, #576]
  401b24:	str	x0, [x22, #560]
  401b28:	add	x9, x8, #0x1
  401b2c:	str	x9, [x21, #576]
  401b30:	strb	w19, [x0, x8]
  401b34:	bl	40205c <ferror@plt+0x95c>
  401b38:	and	w8, w0, #0xffffffdf
  401b3c:	sub	w8, w8, #0x41
  401b40:	mov	w19, w0
  401b44:	cmp	w8, #0x19
  401b48:	b.ls	401b60 <ferror@plt+0x460>  // b.plast
  401b4c:	cmp	w19, #0x5f
  401b50:	sub	w8, w19, #0x30
  401b54:	b.eq	401b60 <ferror@plt+0x460>  // b.none
  401b58:	cmp	w8, #0xa
  401b5c:	b.cs	401b68 <ferror@plt+0x468>  // b.hs, b.nlast
  401b60:	ldr	x8, [x21, #576]
  401b64:	b	401af8 <ferror@plt+0x3f8>
  401b68:	cmn	w19, #0x1
  401b6c:	cbz	w20, 401bc4 <ferror@plt+0x4c4>
  401b70:	b.eq	401c9c <ferror@plt+0x59c>  // b.none
  401b74:	cmp	w19, #0x7d
  401b78:	b.ne	401c8c <ferror@plt+0x58c>  // b.any
  401b7c:	mov	w23, #0x1                   	// #1
  401b80:	b	401bdc <ferror@plt+0x4dc>
  401b84:	cmp	w19, #0x5f
  401b88:	b.eq	401ae4 <ferror@plt+0x3e4>  // b.none
  401b8c:	sub	w8, w19, #0x61
  401b90:	cmp	w8, #0x19
  401b94:	b.ls	401ae4 <ferror@plt+0x3e4>  // b.plast
  401b98:	cmn	w19, #0x1
  401b9c:	b.eq	401bb0 <ferror@plt+0x4b0>  // b.none
  401ba0:	adrp	x8, 415000 <ferror@plt+0x13900>
  401ba4:	ldr	x1, [x8, #504]
  401ba8:	mov	w0, w19
  401bac:	bl	401600 <ungetc@plt>
  401bb0:	mov	w0, #0x24                  	// #36
  401bb4:	bl	4016d0 <putchar@plt>
  401bb8:	cbz	w20, 401cfc <ferror@plt+0x5fc>
  401bbc:	mov	w0, #0x7b                  	// #123
  401bc0:	b	401cf8 <ferror@plt+0x5f8>
  401bc4:	b.eq	401bd8 <ferror@plt+0x4d8>  // b.none
  401bc8:	adrp	x8, 415000 <ferror@plt+0x13900>
  401bcc:	ldr	x1, [x8, #504]
  401bd0:	mov	w0, w19
  401bd4:	bl	401600 <ungetc@plt>
  401bd8:	mov	w23, wzr
  401bdc:	ldr	x8, [x21, #576]
  401be0:	ldr	x9, [x24, #568]
  401be4:	cmp	x8, x9
  401be8:	b.cs	401bf4 <ferror@plt+0x4f4>  // b.hs, b.nlast
  401bec:	ldr	x19, [x22, #560]
  401bf0:	b	401c14 <ferror@plt+0x514>
  401bf4:	ldr	x0, [x22, #560]
  401bf8:	lsl	x8, x9, #1
  401bfc:	add	x1, x8, #0xa
  401c00:	str	x1, [x24, #568]
  401c04:	bl	402bb4 <ferror@plt+0x14b4>
  401c08:	ldr	x8, [x21, #576]
  401c0c:	mov	x19, x0
  401c10:	str	x0, [x22, #560]
  401c14:	strb	wzr, [x19, x8]
  401c18:	adrp	x8, 415000 <ferror@plt+0x13900>
  401c1c:	ldrb	w8, [x8, #528]
  401c20:	tbz	w8, #0, 401c40 <ferror@plt+0x540>
  401c24:	mov	x0, x19
  401c28:	bl	4016c0 <getenv@plt>
  401c2c:	cbz	x0, 401cfc <ferror@plt+0x5fc>
  401c30:	adrp	x8, 415000 <ferror@plt+0x13900>
  401c34:	ldr	x1, [x8, #496]
  401c38:	bl	4013d0 <fputs@plt>
  401c3c:	b	401cfc <ferror@plt+0x5fc>
  401c40:	adrp	x8, 415000 <ferror@plt+0x13900>
  401c44:	ldr	x24, [x8, #544]
  401c48:	cbz	x24, 401cc4 <ferror@plt+0x5c4>
  401c4c:	adrp	x8, 415000 <ferror@plt+0x13900>
  401c50:	ldr	x25, [x8, #536]
  401c54:	mov	x26, xzr
  401c58:	sub	x8, x24, x26
  401c5c:	cmp	x8, #0x2
  401c60:	b.cc	401cac <ferror@plt+0x5ac>  // b.lo, b.ul, b.last
  401c64:	add	x8, x26, x24
  401c68:	lsr	x27, x8, #1
  401c6c:	ldr	x0, [x25, x27, lsl #3]
  401c70:	mov	x1, x19
  401c74:	bl	4015b0 <strcmp@plt>
  401c78:	cmp	w0, #0x0
  401c7c:	csel	x24, x27, x24, gt
  401c80:	csinc	x26, x26, x27, ge  // ge = tcont
  401c84:	cbnz	w0, 401c58 <ferror@plt+0x558>
  401c88:	b	401c24 <ferror@plt+0x524>
  401c8c:	adrp	x8, 415000 <ferror@plt+0x13900>
  401c90:	ldr	x1, [x8, #504]
  401c94:	mov	w0, w19
  401c98:	bl	401600 <ungetc@plt>
  401c9c:	mov	w0, #0x24                  	// #36
  401ca0:	bl	4016d0 <putchar@plt>
  401ca4:	mov	w23, wzr
  401ca8:	b	401cd0 <ferror@plt+0x5d0>
  401cac:	cmp	x24, x26
  401cb0:	b.ls	401cc4 <ferror@plt+0x5c4>  // b.plast
  401cb4:	ldr	x0, [x25, x26, lsl #3]
  401cb8:	mov	x1, x19
  401cbc:	bl	4015b0 <strcmp@plt>
  401cc0:	cbz	w0, 401c24 <ferror@plt+0x524>
  401cc4:	mov	w0, #0x24                  	// #36
  401cc8:	bl	4016d0 <putchar@plt>
  401ccc:	cbz	w20, 401cd8 <ferror@plt+0x5d8>
  401cd0:	mov	w0, #0x7b                  	// #123
  401cd4:	bl	4016d0 <putchar@plt>
  401cd8:	adrp	x8, 415000 <ferror@plt+0x13900>
  401cdc:	ldr	x0, [x22, #560]
  401ce0:	ldr	x1, [x21, #576]
  401ce4:	ldr	x3, [x8, #496]
  401ce8:	mov	w2, #0x1                   	// #1
  401cec:	bl	401630 <fwrite@plt>
  401cf0:	cbz	w23, 401cfc <ferror@plt+0x5fc>
  401cf4:	mov	w0, #0x7d                  	// #125
  401cf8:	bl	4016d0 <putchar@plt>
  401cfc:	bl	40205c <ferror@plt+0x95c>
  401d00:	cmn	w0, #0x1
  401d04:	b.ne	401aac <ferror@plt+0x3ac>  // b.any
  401d08:	b	401988 <ferror@plt+0x288>
  401d0c:	stp	x29, x30, [sp, #-32]!
  401d10:	stp	x20, x19, [sp, #16]
  401d14:	mov	w19, w0
  401d18:	mov	x29, sp
  401d1c:	cbnz	w0, 401e5c <ferror@plt+0x75c>
  401d20:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d24:	add	x1, x1, #0x51b
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	mov	x0, xzr
  401d30:	bl	401680 <dcgettext@plt>
  401d34:	adrp	x8, 415000 <ferror@plt+0x13900>
  401d38:	ldr	x1, [x8, #592]
  401d3c:	bl	401690 <printf@plt>
  401d40:	mov	w0, #0xa                   	// #10
  401d44:	bl	4016d0 <putchar@plt>
  401d48:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d4c:	add	x1, x1, #0x53e
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	401680 <dcgettext@plt>
  401d5c:	bl	401690 <printf@plt>
  401d60:	mov	w0, #0xa                   	// #10
  401d64:	bl	4016d0 <putchar@plt>
  401d68:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d6c:	add	x1, x1, #0x570
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x0, xzr
  401d78:	bl	401680 <dcgettext@plt>
  401d7c:	bl	401690 <printf@plt>
  401d80:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d84:	add	x1, x1, #0x581
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	401680 <dcgettext@plt>
  401d94:	bl	401690 <printf@plt>
  401d98:	mov	w0, #0xa                   	// #10
  401d9c:	bl	4016d0 <putchar@plt>
  401da0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401da4:	add	x1, x1, #0x5cf
  401da8:	mov	w2, #0x5                   	// #5
  401dac:	mov	x0, xzr
  401db0:	bl	401680 <dcgettext@plt>
  401db4:	bl	401690 <printf@plt>
  401db8:	adrp	x1, 404000 <ferror@plt+0x2900>
  401dbc:	add	x1, x1, #0x5e4
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	mov	x0, xzr
  401dc8:	bl	401680 <dcgettext@plt>
  401dcc:	bl	401690 <printf@plt>
  401dd0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401dd4:	add	x1, x1, #0x61e
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	mov	x0, xzr
  401de0:	bl	401680 <dcgettext@plt>
  401de4:	bl	401690 <printf@plt>
  401de8:	mov	w0, #0xa                   	// #10
  401dec:	bl	4016d0 <putchar@plt>
  401df0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401df4:	add	x1, x1, #0x661
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	mov	x0, xzr
  401e00:	bl	401680 <dcgettext@plt>
  401e04:	bl	401690 <printf@plt>
  401e08:	mov	w0, #0xa                   	// #10
  401e0c:	bl	4016d0 <putchar@plt>
  401e10:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e14:	add	x1, x1, #0x7f4
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	mov	x0, xzr
  401e20:	bl	401680 <dcgettext@plt>
  401e24:	bl	401690 <printf@plt>
  401e28:	mov	w0, #0xa                   	// #10
  401e2c:	bl	4016d0 <putchar@plt>
  401e30:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e34:	add	x1, x1, #0x892
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	mov	x0, xzr
  401e40:	bl	401680 <dcgettext@plt>
  401e44:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e48:	adrp	x2, 404000 <ferror@plt+0x2900>
  401e4c:	add	x1, x1, #0x8cf
  401e50:	add	x2, x2, #0x8f9
  401e54:	bl	401690 <printf@plt>
  401e58:	b	401e8c <ferror@plt+0x78c>
  401e5c:	adrp	x8, 415000 <ferror@plt+0x13900>
  401e60:	ldr	x20, [x8, #480]
  401e64:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e68:	add	x1, x1, #0x4f4
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	mov	x0, xzr
  401e74:	bl	401680 <dcgettext@plt>
  401e78:	adrp	x8, 415000 <ferror@plt+0x13900>
  401e7c:	ldr	x2, [x8, #592]
  401e80:	mov	x1, x0
  401e84:	mov	x0, x20
  401e88:	bl	4016e0 <fprintf@plt>
  401e8c:	mov	w0, w19
  401e90:	bl	4013e0 <exit@plt>
  401e94:	stp	x29, x30, [sp, #-48]!
  401e98:	stp	x20, x19, [sp, #32]
  401e9c:	ldrb	w9, [x0]
  401ea0:	str	x21, [sp, #16]
  401ea4:	mov	x29, sp
  401ea8:	cbz	w9, 401f80 <ferror@plt+0x880>
  401eac:	mov	x8, x0
  401eb0:	mov	x19, x1
  401eb4:	mov	w20, #0x1                   	// #1
  401eb8:	and	w9, w9, #0xff
  401ebc:	cmp	w9, #0x24
  401ec0:	add	x0, x8, #0x1
  401ec4:	b.ne	401f74 <ferror@plt+0x874>  // b.any
  401ec8:	ldrb	w9, [x8, #1]
  401ecc:	cmp	w9, #0x7b
  401ed0:	cinc	x9, x20, eq  // eq = none
  401ed4:	ldrb	w9, [x8, x9]
  401ed8:	add	x8, x8, #0x2
  401edc:	csel	x0, x8, x0, eq  // eq = none
  401ee0:	sub	w8, w9, #0x41
  401ee4:	cmp	w8, #0x1a
  401ee8:	b.cs	401f54 <ferror@plt+0x854>  // b.hs, b.nlast
  401eec:	add	x8, x0, #0x1
  401ef0:	ldrb	w9, [x8]
  401ef4:	and	w10, w9, #0xffffffdf
  401ef8:	sub	w10, w10, #0x41
  401efc:	and	w10, w10, #0xff
  401f00:	cmp	w10, #0x19
  401f04:	b.ls	401f20 <ferror@plt+0x820>  // b.plast
  401f08:	cmp	w9, #0x5f
  401f0c:	sub	w10, w9, #0x30
  401f10:	b.eq	401f20 <ferror@plt+0x820>  // b.none
  401f14:	and	w10, w10, #0xff
  401f18:	cmp	w10, #0xa
  401f1c:	b.cs	401f28 <ferror@plt+0x828>  // b.hs, b.nlast
  401f20:	add	x8, x8, #0x1
  401f24:	b	401ef0 <ferror@plt+0x7f0>
  401f28:	ldurb	w10, [x0, #-1]
  401f2c:	mov	x21, x8
  401f30:	cmp	w10, #0x7b
  401f34:	b.ne	401f44 <ferror@plt+0x844>  // b.any
  401f38:	cmp	w9, #0x7d
  401f3c:	b.ne	401f70 <ferror@plt+0x870>  // b.any
  401f40:	add	x21, x8, #0x1
  401f44:	sub	x1, x8, x0
  401f48:	blr	x19
  401f4c:	mov	x0, x21
  401f50:	b	401f74 <ferror@plt+0x874>
  401f54:	cmp	w9, #0x5f
  401f58:	b.eq	401eec <ferror@plt+0x7ec>  // b.none
  401f5c:	sub	w8, w9, #0x61
  401f60:	and	w8, w8, #0xff
  401f64:	cmp	w8, #0x19
  401f68:	b.hi	401f74 <ferror@plt+0x874>  // b.pmore
  401f6c:	b	401eec <ferror@plt+0x7ec>
  401f70:	mov	x0, x8
  401f74:	ldrb	w9, [x0]
  401f78:	mov	x8, x0
  401f7c:	cbnz	w9, 401eb8 <ferror@plt+0x7b8>
  401f80:	ldp	x20, x19, [sp, #32]
  401f84:	ldr	x21, [sp, #16]
  401f88:	ldp	x29, x30, [sp], #48
  401f8c:	ret
  401f90:	stp	x29, x30, [sp, #-16]!
  401f94:	adrp	x8, 415000 <ferror@plt+0x13900>
  401f98:	ldr	x3, [x8, #496]
  401f9c:	mov	w2, #0x1                   	// #1
  401fa0:	mov	x29, sp
  401fa4:	bl	401630 <fwrite@plt>
  401fa8:	mov	w0, #0xa                   	// #10
  401fac:	ldp	x29, x30, [sp], #16
  401fb0:	b	4016d0 <putchar@plt>
  401fb4:	stp	x29, x30, [sp, #-48]!
  401fb8:	str	x21, [sp, #16]
  401fbc:	mov	x21, x0
  401fc0:	add	x0, x1, #0x1
  401fc4:	stp	x20, x19, [sp, #32]
  401fc8:	mov	x29, sp
  401fcc:	mov	x20, x1
  401fd0:	bl	402ab0 <ferror@plt+0x13b0>
  401fd4:	mov	x1, x21
  401fd8:	mov	x2, x20
  401fdc:	mov	x19, x0
  401fe0:	bl	4013a0 <memcpy@plt>
  401fe4:	adrp	x9, 415000 <ferror@plt+0x13900>
  401fe8:	strb	wzr, [x19, x20]
  401fec:	add	x9, x9, #0x220
  401ff0:	ldp	x8, x9, [x9]
  401ff4:	cmp	x8, x9
  401ff8:	b.cs	402008 <ferror@plt+0x908>  // b.hs, b.nlast
  401ffc:	adrp	x9, 415000 <ferror@plt+0x13900>
  402000:	ldr	x0, [x9, #536]
  402004:	b	402030 <ferror@plt+0x930>
  402008:	adrp	x20, 415000 <ferror@plt+0x13900>
  40200c:	add	x20, x20, #0x218
  402010:	ldr	x0, [x20]
  402014:	lsl	x8, x9, #1
  402018:	add	x8, x8, #0x4
  40201c:	lsl	x1, x8, #3
  402020:	str	x8, [x20, #16]
  402024:	bl	402bb4 <ferror@plt+0x14b4>
  402028:	ldr	x8, [x20, #8]
  40202c:	str	x0, [x20]
  402030:	add	x9, x8, #0x1
  402034:	adrp	x10, 415000 <ferror@plt+0x13900>
  402038:	str	x9, [x10, #544]
  40203c:	str	x19, [x0, x8, lsl #3]
  402040:	ldp	x20, x19, [sp, #32]
  402044:	ldr	x21, [sp, #16]
  402048:	ldp	x29, x30, [sp], #48
  40204c:	ret
  402050:	ldr	x0, [x0]
  402054:	ldr	x1, [x1]
  402058:	b	4015b0 <strcmp@plt>
  40205c:	stp	x29, x30, [sp, #-48]!
  402060:	stp	x20, x19, [sp, #32]
  402064:	adrp	x20, 415000 <ferror@plt+0x13900>
  402068:	ldr	x0, [x20, #504]
  40206c:	str	x21, [sp, #16]
  402070:	mov	x29, sp
  402074:	bl	401530 <getc@plt>
  402078:	mov	w19, w0
  40207c:	cmn	w0, #0x1
  402080:	b.ne	4020d8 <ferror@plt+0x9d8>  // b.any
  402084:	ldr	x0, [x20, #504]
  402088:	bl	401700 <ferror@plt>
  40208c:	cbz	w0, 4020d8 <ferror@plt+0x9d8>
  402090:	bl	4016b0 <__errno_location@plt>
  402094:	ldr	w20, [x0]
  402098:	adrp	x1, 404000 <ferror@plt+0x2900>
  40209c:	add	x1, x1, #0x90d
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	mov	x0, xzr
  4020a8:	bl	401680 <dcgettext@plt>
  4020ac:	adrp	x1, 404000 <ferror@plt+0x2900>
  4020b0:	mov	x21, x0
  4020b4:	add	x1, x1, #0x926
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	mov	x0, xzr
  4020c0:	bl	401680 <dcgettext@plt>
  4020c4:	mov	x3, x0
  4020c8:	mov	w0, #0x1                   	// #1
  4020cc:	mov	w1, w20
  4020d0:	mov	x2, x21
  4020d4:	bl	4013f0 <error@plt>
  4020d8:	mov	w0, w19
  4020dc:	ldp	x20, x19, [sp, #32]
  4020e0:	ldr	x21, [sp, #16]
  4020e4:	ldp	x29, x30, [sp], #48
  4020e8:	ret
  4020ec:	stp	x29, x30, [sp, #-48]!
  4020f0:	adrp	x8, 415000 <ferror@plt+0x13900>
  4020f4:	ldr	x0, [x8, #496]
  4020f8:	str	x21, [sp, #16]
  4020fc:	stp	x20, x19, [sp, #32]
  402100:	mov	x29, sp
  402104:	bl	4022a4 <ferror@plt+0xba4>
  402108:	mov	w20, w0
  40210c:	bl	4016b0 <__errno_location@plt>
  402110:	mov	x19, x0
  402114:	cbz	w20, 402148 <ferror@plt+0xa48>
  402118:	ldr	w20, [x19]
  40211c:	adrp	x1, 404000 <ferror@plt+0x2900>
  402120:	add	x1, x1, #0x9bb
  402124:	mov	w2, #0x5                   	// #5
  402128:	mov	x0, xzr
  40212c:	bl	401680 <dcgettext@plt>
  402130:	adrp	x2, 404000 <ferror@plt+0x2900>
  402134:	mov	x3, x0
  402138:	add	x2, x2, #0x9b8
  40213c:	mov	w0, #0x1                   	// #1
  402140:	mov	w1, w20
  402144:	bl	4013f0 <error@plt>
  402148:	str	wzr, [x19]
  40214c:	adrp	x21, 415000 <ferror@plt+0x13900>
  402150:	ldr	x20, [x21, #480]
  402154:	mov	x0, x20
  402158:	bl	401700 <ferror@plt>
  40215c:	cbnz	w0, 402198 <ferror@plt+0xa98>
  402160:	mov	x0, x20
  402164:	bl	401640 <fflush@plt>
  402168:	ldr	x20, [x21, #480]
  40216c:	cbnz	w0, 402198 <ferror@plt+0xa98>
  402170:	mov	x0, x20
  402174:	bl	401470 <fclose@plt>
  402178:	cbz	w0, 402188 <ferror@plt+0xa88>
  40217c:	ldr	w8, [x19]
  402180:	cmp	w8, #0x9
  402184:	b.ne	4021a0 <ferror@plt+0xaa0>  // b.any
  402188:	ldp	x20, x19, [sp, #32]
  40218c:	ldr	x21, [sp, #16]
  402190:	ldp	x29, x30, [sp], #48
  402194:	ret
  402198:	mov	x0, x20
  40219c:	bl	401470 <fclose@plt>
  4021a0:	mov	w0, #0x1                   	// #1
  4021a4:	bl	4013e0 <exit@plt>
  4021a8:	mov	w1, wzr
  4021ac:	b	4021b0 <ferror@plt+0xab0>
  4021b0:	stp	x29, x30, [sp, #-48]!
  4021b4:	adrp	x8, 415000 <ferror@plt+0x13900>
  4021b8:	ldr	x8, [x8, #496]
  4021bc:	str	x21, [sp, #16]
  4021c0:	stp	x20, x19, [sp, #32]
  4021c4:	mov	x20, x0
  4021c8:	cmp	x8, x0
  4021cc:	mov	w21, w1
  4021d0:	mov	x29, sp
  4021d4:	b.ne	4021f4 <ferror@plt+0xaf4>  // b.any
  4021d8:	adrp	x8, 415000 <ferror@plt+0x13900>
  4021dc:	ldrb	w9, [x8, #584]
  4021e0:	tbz	w9, #0, 4021ec <ferror@plt+0xaec>
  4021e4:	mov	w0, wzr
  4021e8:	b	402264 <ferror@plt+0xb64>
  4021ec:	mov	w9, #0x1                   	// #1
  4021f0:	strb	w9, [x8, #584]
  4021f4:	bl	4016b0 <__errno_location@plt>
  4021f8:	mov	x19, x0
  4021fc:	str	wzr, [x0]
  402200:	mov	x0, x20
  402204:	bl	401700 <ferror@plt>
  402208:	cbz	w0, 40223c <ferror@plt+0xb3c>
  40220c:	mov	x0, x20
  402210:	bl	401640 <fflush@plt>
  402214:	cbnz	w0, 40224c <ferror@plt+0xb4c>
  402218:	mov	x1, x20
  40221c:	bl	401440 <fputc@plt>
  402220:	cmn	w0, #0x1
  402224:	b.eq	40224c <ferror@plt+0xb4c>  // b.none
  402228:	mov	x0, x20
  40222c:	bl	401640 <fflush@plt>
  402230:	cbnz	w0, 40224c <ferror@plt+0xb4c>
  402234:	str	wzr, [x19]
  402238:	b	40224c <ferror@plt+0xb4c>
  40223c:	tbz	w21, #0, 402274 <ferror@plt+0xb74>
  402240:	mov	x0, x20
  402244:	bl	401640 <fflush@plt>
  402248:	cbz	w0, 402288 <ferror@plt+0xb88>
  40224c:	ldr	w21, [x19]
  402250:	mov	x0, x20
  402254:	bl	401470 <fclose@plt>
  402258:	str	w21, [x19]
  40225c:	cmp	w21, #0x20
  402260:	csetm	w0, ne  // ne = any
  402264:	ldp	x20, x19, [sp, #32]
  402268:	ldr	x21, [sp, #16]
  40226c:	ldp	x29, x30, [sp], #48
  402270:	ret
  402274:	mov	x0, x20
  402278:	bl	401470 <fclose@plt>
  40227c:	cbz	w0, 402264 <ferror@plt+0xb64>
  402280:	ldr	w21, [x19]
  402284:	b	40225c <ferror@plt+0xb5c>
  402288:	mov	x0, x20
  40228c:	bl	401470 <fclose@plt>
  402290:	cbz	w0, 402264 <ferror@plt+0xb64>
  402294:	ldr	w21, [x19]
  402298:	cmp	w21, #0x9
  40229c:	b.eq	4021e4 <ferror@plt+0xae4>  // b.none
  4022a0:	b	40225c <ferror@plt+0xb5c>
  4022a4:	mov	w1, #0x1                   	// #1
  4022a8:	b	4021b0 <ferror@plt+0xab0>
  4022ac:	stp	x29, x30, [sp, #-32]!
  4022b0:	stp	x20, x19, [sp, #16]
  4022b4:	mov	x29, sp
  4022b8:	cbz	x0, 402338 <ferror@plt+0xc38>
  4022bc:	mov	w1, #0x2f                  	// #47
  4022c0:	mov	x19, x0
  4022c4:	bl	401550 <strrchr@plt>
  4022c8:	cmp	x0, #0x0
  4022cc:	csinc	x20, x19, x0, eq  // eq = none
  4022d0:	sub	x8, x20, x19
  4022d4:	cmp	x8, #0x7
  4022d8:	b.lt	40231c <ferror@plt+0xc1c>  // b.tstop
  4022dc:	adrp	x1, 404000 <ferror@plt+0x2900>
  4022e0:	sub	x0, x20, #0x7
  4022e4:	add	x1, x1, #0x9ff
  4022e8:	mov	w2, #0x7                   	// #7
  4022ec:	bl	4014c0 <strncmp@plt>
  4022f0:	cbnz	w0, 40231c <ferror@plt+0xc1c>
  4022f4:	adrp	x1, 404000 <ferror@plt+0x2900>
  4022f8:	add	x1, x1, #0xa07
  4022fc:	mov	w2, #0x3                   	// #3
  402300:	mov	x0, x20
  402304:	bl	4014c0 <strncmp@plt>
  402308:	mov	x19, x20
  40230c:	cbnz	w0, 40231c <ferror@plt+0xc1c>
  402310:	add	x19, x20, #0x3
  402314:	adrp	x8, 415000 <ferror@plt+0x13900>
  402318:	str	x19, [x8, #512]
  40231c:	adrp	x8, 415000 <ferror@plt+0x13900>
  402320:	adrp	x9, 415000 <ferror@plt+0x13900>
  402324:	str	x19, [x8, #592]
  402328:	str	x19, [x9, #472]
  40232c:	ldp	x20, x19, [sp, #16]
  402330:	ldp	x29, x30, [sp], #32
  402334:	ret
  402338:	adrp	x8, 415000 <ferror@plt+0x13900>
  40233c:	ldr	x1, [x8, #480]
  402340:	adrp	x0, 404000 <ferror@plt+0x2900>
  402344:	add	x0, x0, #0x9c7
  402348:	bl	4013d0 <fputs@plt>
  40234c:	bl	401570 <abort@plt>
  402350:	stp	x29, x30, [sp, #-48]!
  402354:	stp	x20, x19, [sp, #32]
  402358:	mov	x19, x0
  40235c:	mov	w2, #0x5                   	// #5
  402360:	mov	x0, xzr
  402364:	mov	x1, x19
  402368:	str	x21, [sp, #16]
  40236c:	mov	x29, sp
  402370:	bl	401680 <dcgettext@plt>
  402374:	cmp	x0, x19
  402378:	b.eq	4023d0 <ferror@plt+0xcd0>  // b.none
  40237c:	mov	x1, x19
  402380:	mov	x20, x0
  402384:	bl	4023e4 <ferror@plt+0xce4>
  402388:	tbz	w0, #0, 402394 <ferror@plt+0xc94>
  40238c:	mov	x19, x20
  402390:	b	4023d0 <ferror@plt+0xcd0>
  402394:	mov	x0, x20
  402398:	bl	4013c0 <strlen@plt>
  40239c:	mov	x21, x0
  4023a0:	mov	x0, x19
  4023a4:	bl	4013c0 <strlen@plt>
  4023a8:	add	x8, x21, x0
  4023ac:	add	x0, x8, #0x4
  4023b0:	bl	402ab0 <ferror@plt+0x13b0>
  4023b4:	adrp	x1, 404000 <ferror@plt+0x2900>
  4023b8:	add	x1, x1, #0xa0b
  4023bc:	mov	x2, x20
  4023c0:	mov	x3, x19
  4023c4:	mov	x21, x0
  4023c8:	bl	401420 <sprintf@plt>
  4023cc:	mov	x19, x21
  4023d0:	mov	x0, x19
  4023d4:	ldp	x20, x19, [sp, #32]
  4023d8:	ldr	x21, [sp, #16]
  4023dc:	ldp	x29, x30, [sp], #48
  4023e0:	ret
  4023e4:	sub	sp, sp, #0xb0
  4023e8:	mov	x8, x1
  4023ec:	stp	x22, x21, [sp, #144]
  4023f0:	mov	x21, x0
  4023f4:	mov	w1, #0x2                   	// #2
  4023f8:	mov	x0, x8
  4023fc:	stp	x29, x30, [sp, #128]
  402400:	stp	x20, x19, [sp, #160]
  402404:	add	x29, sp, #0x80
  402408:	bl	402828 <ferror@plt+0x1128>
  40240c:	ldrb	w8, [x21]
  402410:	mov	x19, x0
  402414:	cbz	w8, 4025dc <ferror@plt+0xedc>
  402418:	mov	x0, x21
  40241c:	mov	x1, x19
  402420:	bl	402f78 <ferror@plt+0x1878>
  402424:	mov	x20, x0
  402428:	cbz	x0, 4025e0 <ferror@plt+0xee0>
  40242c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  402430:	cmp	x0, #0x2
  402434:	b.cc	402494 <ferror@plt+0xd94>  // b.lo, b.ul, b.last
  402438:	cmp	x21, x20
  40243c:	str	x21, [sp, #80]
  402440:	strb	wzr, [sp, #64]
  402444:	stur	xzr, [sp, #68]
  402448:	strb	wzr, [sp, #76]
  40244c:	b.cs	4024b8 <ferror@plt+0xdb8>  // b.hs, b.nlast
  402450:	add	x0, sp, #0x40
  402454:	bl	403844 <ferror@plt+0x2144>
  402458:	ldrb	w8, [sp, #96]
  40245c:	ldr	w0, [sp, #100]
  402460:	cbz	w8, 402468 <ferror@plt+0xd68>
  402464:	cbz	w0, 402608 <ferror@plt+0xf08>
  402468:	ldp	x10, x9, [sp, #80]
  40246c:	strb	wzr, [sp, #76]
  402470:	add	x9, x10, x9
  402474:	cmp	x9, x20
  402478:	str	x9, [sp, #80]
  40247c:	b.cc	402450 <ferror@plt+0xd50>  // b.lo, b.ul, b.last
  402480:	cbz	w8, 4024b8 <ferror@plt+0xdb8>
  402484:	bl	401670 <iswalnum@plt>
  402488:	cmp	w0, #0x0
  40248c:	cset	w21, eq  // eq = none
  402490:	b	4024bc <ferror@plt+0xdbc>
  402494:	cmp	x21, x20
  402498:	b.cs	402590 <ferror@plt+0xe90>  // b.hs, b.nlast
  40249c:	bl	4015e0 <__ctype_b_loc@plt>
  4024a0:	ldr	x8, [x0]
  4024a4:	ldurb	w9, [x20, #-1]
  4024a8:	ldrh	w8, [x8, x9, lsl #1]
  4024ac:	tst	w8, #0x8
  4024b0:	cset	w21, eq  // eq = none
  4024b4:	b	402594 <ferror@plt+0xe94>
  4024b8:	mov	w21, #0x1                   	// #1
  4024bc:	str	x20, [sp, #80]
  4024c0:	strb	wzr, [sp, #64]
  4024c4:	stur	xzr, [sp, #68]
  4024c8:	strb	wzr, [sp, #76]
  4024cc:	str	x19, [sp, #16]
  4024d0:	strb	wzr, [sp]
  4024d4:	stur	xzr, [sp, #4]
  4024d8:	mov	x0, sp
  4024dc:	strb	wzr, [sp, #12]
  4024e0:	bl	403844 <ferror@plt+0x2144>
  4024e4:	ldrb	w8, [sp, #32]
  4024e8:	cbz	w8, 4024f4 <ferror@plt+0xdf4>
  4024ec:	ldr	w8, [sp, #36]
  4024f0:	cbz	w8, 40252c <ferror@plt+0xe2c>
  4024f4:	add	x0, sp, #0x40
  4024f8:	bl	403844 <ferror@plt+0x2144>
  4024fc:	ldrb	w8, [sp, #96]
  402500:	cbz	w8, 40250c <ferror@plt+0xe0c>
  402504:	ldr	w8, [sp, #100]
  402508:	cbz	w8, 402608 <ferror@plt+0xf08>
  40250c:	ldp	x9, x8, [sp, #80]
  402510:	ldp	x11, x10, [sp, #16]
  402514:	strb	wzr, [sp, #76]
  402518:	add	x8, x9, x8
  40251c:	add	x9, x11, x10
  402520:	str	x8, [sp, #80]
  402524:	str	x9, [sp, #16]
  402528:	b	4024d8 <ferror@plt+0xdd8>
  40252c:	add	x0, sp, #0x40
  402530:	bl	403844 <ferror@plt+0x2144>
  402534:	ldrb	w9, [sp, #96]
  402538:	mov	w8, #0x1                   	// #1
  40253c:	cbz	w9, 402554 <ferror@plt+0xe54>
  402540:	ldr	w0, [sp, #100]
  402544:	cbz	w0, 402554 <ferror@plt+0xe54>
  402548:	bl	401670 <iswalnum@plt>
  40254c:	cmp	w0, #0x0
  402550:	cset	w8, eq  // eq = none
  402554:	and	w8, w21, w8
  402558:	tbnz	w8, #0, 402600 <ferror@plt+0xf00>
  40255c:	add	x0, sp, #0x40
  402560:	str	x20, [sp, #80]
  402564:	strb	wzr, [sp, #64]
  402568:	stur	xzr, [sp, #68]
  40256c:	strb	wzr, [sp, #76]
  402570:	bl	403844 <ferror@plt+0x2144>
  402574:	ldrb	w8, [sp, #96]
  402578:	cbz	w8, 402584 <ferror@plt+0xe84>
  40257c:	ldr	w8, [sp, #100]
  402580:	cbz	w8, 4025dc <ferror@plt+0xedc>
  402584:	ldr	x8, [sp, #88]
  402588:	add	x21, x20, x8
  40258c:	b	4025d4 <ferror@plt+0xed4>
  402590:	mov	w21, #0x1                   	// #1
  402594:	mov	x0, x19
  402598:	bl	4013c0 <strlen@plt>
  40259c:	ldrb	w22, [x20, x0]
  4025a0:	cbz	x22, 4025bc <ferror@plt+0xebc>
  4025a4:	bl	4015e0 <__ctype_b_loc@plt>
  4025a8:	ldr	x8, [x0]
  4025ac:	ldrh	w8, [x8, x22, lsl #1]
  4025b0:	tst	w8, #0x8
  4025b4:	cset	w8, eq  // eq = none
  4025b8:	b	4025c0 <ferror@plt+0xec0>
  4025bc:	mov	w8, #0x1                   	// #1
  4025c0:	and	w8, w21, w8
  4025c4:	tbnz	w8, #0, 402600 <ferror@plt+0xf00>
  4025c8:	ldrb	w8, [x20], #1
  4025cc:	cbz	w8, 4025dc <ferror@plt+0xedc>
  4025d0:	mov	x21, x20
  4025d4:	ldrb	w8, [x21]
  4025d8:	cbnz	w8, 402418 <ferror@plt+0xd18>
  4025dc:	mov	w20, wzr
  4025e0:	mov	x0, x19
  4025e4:	bl	4015f0 <free@plt>
  4025e8:	mov	w0, w20
  4025ec:	ldp	x20, x19, [sp, #160]
  4025f0:	ldp	x22, x21, [sp, #144]
  4025f4:	ldp	x29, x30, [sp, #128]
  4025f8:	add	sp, sp, #0xb0
  4025fc:	ret
  402600:	mov	w20, #0x1                   	// #1
  402604:	b	4025e0 <ferror@plt+0xee0>
  402608:	bl	401570 <abort@plt>
  40260c:	stp	x29, x30, [sp, #-80]!
  402610:	stp	x22, x21, [sp, #48]
  402614:	mov	x22, x0
  402618:	stp	x20, x19, [sp, #64]
  40261c:	mov	x20, x1
  402620:	mov	w2, #0x5                   	// #5
  402624:	mov	x0, xzr
  402628:	mov	x1, x22
  40262c:	stp	x26, x25, [sp, #16]
  402630:	stp	x24, x23, [sp, #32]
  402634:	mov	x29, sp
  402638:	bl	401680 <dcgettext@plt>
  40263c:	mov	x19, x0
  402640:	bl	402d0c <ferror@plt+0x160c>
  402644:	adrp	x1, 404000 <ferror@plt+0x2900>
  402648:	add	x1, x1, #0xa13
  40264c:	mov	x21, x0
  402650:	bl	402cb0 <ferror@plt+0x15b0>
  402654:	cbz	w0, 4026fc <ferror@plt+0xffc>
  402658:	adrp	x24, 404000 <ferror@plt+0x2900>
  40265c:	add	x24, x24, #0xa13
  402660:	mov	x0, x20
  402664:	mov	x1, x24
  402668:	mov	x2, x21
  40266c:	bl	402c74 <ferror@plt+0x1574>
  402670:	mov	x23, x0
  402674:	mov	x0, x21
  402678:	bl	4013c0 <strlen@plt>
  40267c:	mov	x25, x0
  402680:	add	x0, x0, #0xb
  402684:	bl	402ab0 <ferror@plt+0x13b0>
  402688:	mov	x1, x21
  40268c:	mov	x2, x25
  402690:	mov	x26, x0
  402694:	bl	4013a0 <memcpy@plt>
  402698:	adrp	x8, 404000 <ferror@plt+0x2900>
  40269c:	add	x8, x8, #0xa19
  4026a0:	ldr	x8, [x8]
  4026a4:	mov	w10, #0x494c                	// #18764
  4026a8:	add	x9, x26, x25
  4026ac:	movk	w10, #0x54, lsl #16
  4026b0:	mov	x0, x20
  4026b4:	mov	x1, x24
  4026b8:	mov	x2, x26
  4026bc:	stur	w10, [x9, #7]
  4026c0:	str	x8, [x9]
  4026c4:	bl	402c74 <ferror@plt+0x1574>
  4026c8:	mov	x20, x0
  4026cc:	mov	x0, x26
  4026d0:	bl	4015f0 <free@plt>
  4026d4:	cbz	x20, 4026f4 <ferror@plt+0xff4>
  4026d8:	mov	w1, #0x3f                  	// #63
  4026dc:	mov	x0, x20
  4026e0:	bl	401620 <strchr@plt>
  4026e4:	cbz	x0, 40270c <ferror@plt+0x100c>
  4026e8:	mov	x0, x20
  4026ec:	bl	4015f0 <free@plt>
  4026f0:	mov	x20, xzr
  4026f4:	mov	x21, xzr
  4026f8:	b	402710 <ferror@plt+0x1010>
  4026fc:	mov	x21, xzr
  402700:	mov	x24, xzr
  402704:	mov	x23, x20
  402708:	b	402714 <ferror@plt+0x1014>
  40270c:	mov	x21, x20
  402710:	mov	x24, x23
  402714:	cmp	x20, #0x0
  402718:	csel	x8, x22, x20, eq  // eq = none
  40271c:	cmp	x23, #0x0
  402720:	mov	x0, x19
  402724:	mov	x1, x22
  402728:	csel	x25, x23, x8, ne  // ne = any
  40272c:	bl	4015b0 <strcmp@plt>
  402730:	cbz	w0, 402788 <ferror@plt+0x1088>
  402734:	mov	x0, x19
  402738:	mov	x1, x22
  40273c:	bl	4023e4 <ferror@plt+0xce4>
  402740:	tbnz	w0, #0, 40276c <ferror@plt+0x106c>
  402744:	cbz	x23, 402758 <ferror@plt+0x1058>
  402748:	mov	x0, x19
  40274c:	mov	x1, x23
  402750:	bl	4023e4 <ferror@plt+0xce4>
  402754:	tbnz	w0, #0, 40276c <ferror@plt+0x106c>
  402758:	cbz	x20, 4027b8 <ferror@plt+0x10b8>
  40275c:	mov	x0, x19
  402760:	mov	x1, x20
  402764:	bl	4023e4 <ferror@plt+0xce4>
  402768:	tbz	w0, #0, 4027b8 <ferror@plt+0x10b8>
  40276c:	cbz	x24, 402778 <ferror@plt+0x1078>
  402770:	mov	x0, x24
  402774:	bl	4015f0 <free@plt>
  402778:	cbz	x21, 40280c <ferror@plt+0x110c>
  40277c:	mov	x0, x21
  402780:	bl	4015f0 <free@plt>
  402784:	b	40280c <ferror@plt+0x110c>
  402788:	cbz	x24, 40279c <ferror@plt+0x109c>
  40278c:	cmp	x24, x25
  402790:	b.eq	40279c <ferror@plt+0x109c>  // b.none
  402794:	mov	x0, x24
  402798:	bl	4015f0 <free@plt>
  40279c:	cbz	x21, 4027b0 <ferror@plt+0x10b0>
  4027a0:	cmp	x21, x25
  4027a4:	b.eq	4027b0 <ferror@plt+0x10b0>  // b.none
  4027a8:	mov	x0, x21
  4027ac:	bl	4015f0 <free@plt>
  4027b0:	mov	x19, x25
  4027b4:	b	40280c <ferror@plt+0x110c>
  4027b8:	mov	x0, x19
  4027bc:	bl	4013c0 <strlen@plt>
  4027c0:	mov	x20, x0
  4027c4:	mov	x0, x25
  4027c8:	bl	4013c0 <strlen@plt>
  4027cc:	add	x8, x20, x0
  4027d0:	add	x0, x8, #0x4
  4027d4:	bl	402ab0 <ferror@plt+0x13b0>
  4027d8:	adrp	x1, 404000 <ferror@plt+0x2900>
  4027dc:	add	x1, x1, #0xa0b
  4027e0:	mov	x2, x19
  4027e4:	mov	x3, x25
  4027e8:	mov	x20, x0
  4027ec:	bl	401420 <sprintf@plt>
  4027f0:	cbz	x24, 4027fc <ferror@plt+0x10fc>
  4027f4:	mov	x0, x24
  4027f8:	bl	4015f0 <free@plt>
  4027fc:	cbz	x21, 402808 <ferror@plt+0x1108>
  402800:	mov	x0, x21
  402804:	bl	4015f0 <free@plt>
  402808:	mov	x19, x20
  40280c:	mov	x0, x19
  402810:	ldp	x20, x19, [sp, #64]
  402814:	ldp	x22, x21, [sp, #48]
  402818:	ldp	x24, x23, [sp, #32]
  40281c:	ldp	x26, x25, [sp, #16]
  402820:	ldp	x29, x30, [sp], #80
  402824:	ret
  402828:	sub	sp, sp, #0x80
  40282c:	stp	x29, x30, [sp, #80]
  402830:	stp	x22, x21, [sp, #96]
  402834:	stp	x20, x19, [sp, #112]
  402838:	add	x29, sp, #0x50
  40283c:	mov	w20, w1
  402840:	bl	401540 <strdup@plt>
  402844:	cbz	x0, 402a6c <ferror@plt+0x136c>
  402848:	mov	x19, x0
  40284c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  402850:	cmp	x0, #0x2
  402854:	b.cc	4029cc <ferror@plt+0x12cc>  // b.lo, b.ul, b.last
  402858:	cbz	w20, 4028e4 <ferror@plt+0x11e4>
  40285c:	mov	x0, x19
  402860:	str	x19, [sp, #32]
  402864:	bl	4013c0 <strlen@plt>
  402868:	add	x8, x19, x0
  40286c:	cmp	x0, #0x1
  402870:	mov	x21, x19
  402874:	strb	wzr, [sp, #16]
  402878:	stur	xzr, [sp, #20]
  40287c:	str	x8, [sp, #8]
  402880:	strb	wzr, [sp, #28]
  402884:	b.lt	4028c4 <ferror@plt+0x11c4>  // b.tstop
  402888:	add	x0, sp, #0x8
  40288c:	bl	402d48 <ferror@plt+0x1648>
  402890:	ldrb	w8, [sp, #48]
  402894:	cbz	w8, 4028c0 <ferror@plt+0x11c0>
  402898:	ldr	w0, [sp, #52]
  40289c:	bl	401480 <iswspace@plt>
  4028a0:	cbz	w0, 4028c0 <ferror@plt+0x11c0>
  4028a4:	ldp	x9, x8, [sp, #32]
  4028a8:	ldr	x10, [sp, #8]
  4028ac:	strb	wzr, [sp, #28]
  4028b0:	add	x8, x9, x8
  4028b4:	cmp	x8, x10
  4028b8:	str	x8, [sp, #32]
  4028bc:	b.cc	402888 <ferror@plt+0x1188>  // b.lo, b.ul, b.last
  4028c0:	ldr	x21, [sp, #32]
  4028c4:	mov	x0, x21
  4028c8:	bl	4013c0 <strlen@plt>
  4028cc:	add	x2, x0, #0x1
  4028d0:	mov	x0, x19
  4028d4:	mov	x1, x21
  4028d8:	bl	4013b0 <memmove@plt>
  4028dc:	cmp	w20, #0x1
  4028e0:	b.eq	402a54 <ferror@plt+0x1354>  // b.none
  4028e4:	mov	x0, x19
  4028e8:	str	x19, [sp, #32]
  4028ec:	bl	4013c0 <strlen@plt>
  4028f0:	add	x8, x19, x0
  4028f4:	cmp	x0, #0x1
  4028f8:	strb	wzr, [sp, #16]
  4028fc:	stur	xzr, [sp, #20]
  402900:	str	x8, [sp, #8]
  402904:	strb	wzr, [sp, #28]
  402908:	b.lt	402a54 <ferror@plt+0x1354>  // b.tstop
  40290c:	mov	w21, wzr
  402910:	add	x0, sp, #0x8
  402914:	bl	402d48 <ferror@plt+0x1648>
  402918:	cmp	w21, #0x1
  40291c:	b.eq	402940 <ferror@plt+0x1240>  // b.none
  402920:	cbnz	w21, 402970 <ferror@plt+0x1270>
  402924:	ldrb	w8, [sp, #48]
  402928:	cbz	w8, 40299c <ferror@plt+0x129c>
  40292c:	ldr	w0, [sp, #52]
  402930:	bl	401480 <iswspace@plt>
  402934:	cbz	w0, 40298c <ferror@plt+0x128c>
  402938:	mov	w21, wzr
  40293c:	b	4029a0 <ferror@plt+0x12a0>
  402940:	ldrb	w8, [sp, #48]
  402944:	cbz	w8, 40299c <ferror@plt+0x129c>
  402948:	ldr	w0, [sp, #52]
  40294c:	bl	401480 <iswspace@plt>
  402950:	cbz	w0, 40299c <ferror@plt+0x129c>
  402954:	ldrb	w8, [sp, #48]
  402958:	cbz	w8, 40299c <ferror@plt+0x129c>
  40295c:	ldr	w0, [sp, #52]
  402960:	bl	401480 <iswspace@plt>
  402964:	cbz	w0, 40299c <ferror@plt+0x129c>
  402968:	ldr	x20, [sp, #32]
  40296c:	b	402984 <ferror@plt+0x1284>
  402970:	ldrb	w8, [sp, #48]
  402974:	cbz	w8, 40299c <ferror@plt+0x129c>
  402978:	ldr	w0, [sp, #52]
  40297c:	bl	401480 <iswspace@plt>
  402980:	cbz	w0, 40299c <ferror@plt+0x129c>
  402984:	mov	w21, #0x2                   	// #2
  402988:	b	4029a0 <ferror@plt+0x12a0>
  40298c:	ldrb	w8, [sp, #48]
  402990:	cbz	w8, 40299c <ferror@plt+0x129c>
  402994:	ldr	w0, [sp, #52]
  402998:	bl	401480 <iswspace@plt>
  40299c:	mov	w21, #0x1                   	// #1
  4029a0:	ldp	x9, x8, [sp, #32]
  4029a4:	ldr	x10, [sp, #8]
  4029a8:	strb	wzr, [sp, #28]
  4029ac:	add	x8, x9, x8
  4029b0:	cmp	x8, x10
  4029b4:	str	x8, [sp, #32]
  4029b8:	b.cc	402910 <ferror@plt+0x1210>  // b.lo, b.ul, b.last
  4029bc:	cmp	w21, #0x2
  4029c0:	b.ne	402a54 <ferror@plt+0x1354>  // b.any
  4029c4:	strb	wzr, [x20]
  4029c8:	b	402a54 <ferror@plt+0x1354>
  4029cc:	cbz	w20, 402a1c <ferror@plt+0x131c>
  4029d0:	ldrb	w22, [x19]
  4029d4:	mov	x21, x19
  4029d8:	cbz	w22, 4029fc <ferror@plt+0x12fc>
  4029dc:	bl	4015e0 <__ctype_b_loc@plt>
  4029e0:	ldr	x8, [x0]
  4029e4:	mov	x21, x19
  4029e8:	and	x9, x22, #0xff
  4029ec:	ldrh	w9, [x8, x9, lsl #1]
  4029f0:	tbz	w9, #13, 4029fc <ferror@plt+0x12fc>
  4029f4:	ldrb	w22, [x21, #1]!
  4029f8:	cbnz	w22, 4029e8 <ferror@plt+0x12e8>
  4029fc:	mov	x0, x21
  402a00:	bl	4013c0 <strlen@plt>
  402a04:	add	x2, x0, #0x1
  402a08:	mov	x0, x19
  402a0c:	mov	x1, x21
  402a10:	bl	4013b0 <memmove@plt>
  402a14:	cmp	w20, #0x1
  402a18:	b.eq	402a54 <ferror@plt+0x1354>  // b.none
  402a1c:	mov	x0, x19
  402a20:	bl	4013c0 <strlen@plt>
  402a24:	add	x8, x19, x0
  402a28:	sub	x20, x8, #0x1
  402a2c:	cmp	x20, x19
  402a30:	b.cc	402a54 <ferror@plt+0x1354>  // b.lo, b.ul, b.last
  402a34:	bl	4015e0 <__ctype_b_loc@plt>
  402a38:	ldr	x8, [x0]
  402a3c:	ldrb	w9, [x20]
  402a40:	ldrh	w8, [x8, x9, lsl #1]
  402a44:	tbz	w8, #13, 402a54 <ferror@plt+0x1354>
  402a48:	strb	wzr, [x20], #-1
  402a4c:	cmp	x20, x19
  402a50:	b.cs	402a38 <ferror@plt+0x1338>  // b.hs, b.nlast
  402a54:	mov	x0, x19
  402a58:	ldp	x20, x19, [sp, #112]
  402a5c:	ldp	x22, x21, [sp, #96]
  402a60:	ldp	x29, x30, [sp, #80]
  402a64:	add	sp, sp, #0x80
  402a68:	ret
  402a6c:	bl	402a70 <ferror@plt+0x1370>
  402a70:	stp	x29, x30, [sp, #-32]!
  402a74:	adrp	x8, 415000 <ferror@plt+0x13900>
  402a78:	str	x19, [sp, #16]
  402a7c:	ldr	w19, [x8, #464]
  402a80:	adrp	x1, 404000 <ferror@plt+0x2900>
  402a84:	add	x1, x1, #0xa24
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	mov	x29, sp
  402a94:	bl	401680 <dcgettext@plt>
  402a98:	mov	x2, x0
  402a9c:	mov	w0, w19
  402aa0:	mov	w1, wzr
  402aa4:	bl	4013f0 <error@plt>
  402aa8:	mov	w0, #0x1                   	// #1
  402aac:	bl	4013e0 <exit@plt>
  402ab0:	stp	x29, x30, [sp, #-32]!
  402ab4:	str	x19, [sp, #16]
  402ab8:	mov	x29, sp
  402abc:	mov	x19, x0
  402ac0:	bl	4014a0 <malloc@plt>
  402ac4:	cbz	x0, 402ad4 <ferror@plt+0x13d4>
  402ac8:	ldr	x19, [sp, #16]
  402acc:	ldp	x29, x30, [sp], #32
  402ad0:	ret
  402ad4:	mov	x0, x19
  402ad8:	ldr	x19, [sp, #16]
  402adc:	ldp	x29, x30, [sp], #32
  402ae0:	b	402ae4 <ferror@plt+0x13e4>
  402ae4:	stp	x29, x30, [sp, #-16]!
  402ae8:	mov	x29, sp
  402aec:	cbnz	x0, 402b04 <ferror@plt+0x1404>
  402af0:	mov	w0, #0x1                   	// #1
  402af4:	bl	4014a0 <malloc@plt>
  402af8:	cbz	x0, 402b04 <ferror@plt+0x1404>
  402afc:	ldp	x29, x30, [sp], #16
  402b00:	ret
  402b04:	bl	402a70 <ferror@plt+0x1370>
  402b08:	stp	x29, x30, [sp, #-32]!
  402b0c:	umulh	x8, x1, x0
  402b10:	str	x19, [sp, #16]
  402b14:	mov	x29, sp
  402b18:	cbnz	x8, 402b48 <ferror@plt+0x1448>
  402b1c:	mul	x19, x1, x0
  402b20:	mov	x0, x19
  402b24:	bl	4014a0 <malloc@plt>
  402b28:	cbz	x0, 402b38 <ferror@plt+0x1438>
  402b2c:	ldr	x19, [sp, #16]
  402b30:	ldp	x29, x30, [sp], #32
  402b34:	ret
  402b38:	mov	x0, x19
  402b3c:	ldr	x19, [sp, #16]
  402b40:	ldp	x29, x30, [sp], #32
  402b44:	b	402ae4 <ferror@plt+0x13e4>
  402b48:	bl	402a70 <ferror@plt+0x1370>
  402b4c:	stp	x29, x30, [sp, #-32]!
  402b50:	str	x19, [sp, #16]
  402b54:	mov	x29, sp
  402b58:	mov	x19, x0
  402b5c:	bl	4014a0 <malloc@plt>
  402b60:	cbnz	x0, 402b6c <ferror@plt+0x146c>
  402b64:	mov	x0, x19
  402b68:	bl	402ae4 <ferror@plt+0x13e4>
  402b6c:	mov	x2, x19
  402b70:	ldr	x19, [sp, #16]
  402b74:	mov	w1, wzr
  402b78:	ldp	x29, x30, [sp], #32
  402b7c:	b	4014f0 <memset@plt>
  402b80:	stp	x29, x30, [sp, #-32]!
  402b84:	str	x19, [sp, #16]
  402b88:	mov	x29, sp
  402b8c:	mov	x19, x0
  402b90:	bl	401500 <calloc@plt>
  402b94:	cbz	x0, 402ba4 <ferror@plt+0x14a4>
  402b98:	ldr	x19, [sp, #16]
  402b9c:	ldp	x29, x30, [sp], #32
  402ba0:	ret
  402ba4:	mov	x0, x19
  402ba8:	ldr	x19, [sp, #16]
  402bac:	ldp	x29, x30, [sp], #32
  402bb0:	b	402ae4 <ferror@plt+0x13e4>
  402bb4:	stp	x29, x30, [sp, #-32]!
  402bb8:	str	x19, [sp, #16]
  402bbc:	mov	x19, x1
  402bc0:	mov	x29, sp
  402bc4:	cbz	x0, 402be0 <ferror@plt+0x14e0>
  402bc8:	mov	x1, x19
  402bcc:	bl	401520 <realloc@plt>
  402bd0:	cbz	x0, 402bec <ferror@plt+0x14ec>
  402bd4:	ldr	x19, [sp, #16]
  402bd8:	ldp	x29, x30, [sp], #32
  402bdc:	ret
  402be0:	mov	x0, x19
  402be4:	bl	4014a0 <malloc@plt>
  402be8:	cbnz	x0, 402bd4 <ferror@plt+0x14d4>
  402bec:	mov	x0, x19
  402bf0:	ldr	x19, [sp, #16]
  402bf4:	ldp	x29, x30, [sp], #32
  402bf8:	b	402ae4 <ferror@plt+0x13e4>
  402bfc:	stp	x29, x30, [sp, #-32]!
  402c00:	str	x19, [sp, #16]
  402c04:	mov	x29, sp
  402c08:	bl	403a6c <ferror@plt+0x236c>
  402c0c:	mov	w19, w0
  402c10:	tbz	w0, #31, 402c24 <ferror@plt+0x1524>
  402c14:	bl	4016b0 <__errno_location@plt>
  402c18:	ldr	w8, [x0]
  402c1c:	cmp	w8, #0xc
  402c20:	b.eq	402c34 <ferror@plt+0x1534>  // b.none
  402c24:	mov	w0, w19
  402c28:	ldr	x19, [sp, #16]
  402c2c:	ldp	x29, x30, [sp], #32
  402c30:	ret
  402c34:	bl	402a70 <ferror@plt+0x1370>
  402c38:	stp	x29, x30, [sp, #-32]!
  402c3c:	str	x19, [sp, #16]
  402c40:	mov	x29, sp
  402c44:	bl	403c90 <ferror@plt+0x2590>
  402c48:	mov	x19, x0
  402c4c:	cbnz	x0, 402c60 <ferror@plt+0x1560>
  402c50:	bl	4016b0 <__errno_location@plt>
  402c54:	ldr	w8, [x0]
  402c58:	cmp	w8, #0xc
  402c5c:	b.eq	402c70 <ferror@plt+0x1570>  // b.none
  402c60:	mov	x0, x19
  402c64:	ldr	x19, [sp, #16]
  402c68:	ldp	x29, x30, [sp], #32
  402c6c:	ret
  402c70:	bl	402a70 <ferror@plt+0x1370>
  402c74:	stp	x29, x30, [sp, #-32]!
  402c78:	str	x19, [sp, #16]
  402c7c:	mov	x29, sp
  402c80:	bl	403edc <ferror@plt+0x27dc>
  402c84:	mov	x19, x0
  402c88:	cbnz	x0, 402c9c <ferror@plt+0x159c>
  402c8c:	bl	4016b0 <__errno_location@plt>
  402c90:	ldr	w8, [x0]
  402c94:	cmp	w8, #0xc
  402c98:	b.eq	402cac <ferror@plt+0x15ac>  // b.none
  402c9c:	mov	x0, x19
  402ca0:	ldr	x19, [sp, #16]
  402ca4:	ldp	x29, x30, [sp], #32
  402ca8:	ret
  402cac:	bl	402a70 <ferror@plt+0x1370>
  402cb0:	cmp	x0, x1
  402cb4:	b.eq	402d04 <ferror@plt+0x1604>  // b.none
  402cb8:	ldrb	w8, [x0]
  402cbc:	ldrb	w9, [x1]
  402cc0:	sub	w10, w8, #0x41
  402cc4:	add	w11, w8, #0x20
  402cc8:	sub	w12, w9, #0x41
  402ccc:	cmp	w10, #0x1a
  402cd0:	add	w13, w9, #0x20
  402cd4:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  402cd8:	cmp	w12, #0x1a
  402cdc:	csel	w9, w13, w9, cc  // cc = lo, ul, last
  402ce0:	ands	w8, w8, #0xff
  402ce4:	b.eq	402cf8 <ferror@plt+0x15f8>  // b.none
  402ce8:	add	x0, x0, #0x1
  402cec:	cmp	w8, w9, uxtb
  402cf0:	add	x1, x1, #0x1
  402cf4:	b.eq	402cb8 <ferror@plt+0x15b8>  // b.none
  402cf8:	and	w9, w9, #0xff
  402cfc:	sub	w0, w8, w9
  402d00:	ret
  402d04:	mov	w0, wzr
  402d08:	ret
  402d0c:	stp	x29, x30, [sp, #-16]!
  402d10:	mov	w0, #0xe                   	// #14
  402d14:	mov	x29, sp
  402d18:	bl	401490 <nl_langinfo@plt>
  402d1c:	adrp	x8, 404000 <ferror@plt+0x2900>
  402d20:	add	x8, x8, #0x8ce
  402d24:	cmp	x0, #0x0
  402d28:	csel	x8, x8, x0, eq  // eq = none
  402d2c:	ldrb	w9, [x8]
  402d30:	adrp	x10, 404000 <ferror@plt+0x2900>
  402d34:	add	x10, x10, #0xa35
  402d38:	cmp	w9, #0x0
  402d3c:	csel	x0, x10, x8, eq  // eq = none
  402d40:	ldp	x29, x30, [sp], #16
  402d44:	ret
  402d48:	stp	x29, x30, [sp, #-48]!
  402d4c:	stp	x22, x21, [sp, #16]
  402d50:	stp	x20, x19, [sp, #32]
  402d54:	ldrb	w8, [x0, #20]
  402d58:	mov	x29, sp
  402d5c:	cbnz	w8, 402e3c <ferror@plt+0x173c>
  402d60:	ldrb	w8, [x0, #8]
  402d64:	ldr	x21, [x0, #24]
  402d68:	mov	x19, x0
  402d6c:	cbz	w8, 402db0 <ferror@plt+0x16b0>
  402d70:	ldr	x8, [x19]
  402d74:	add	x22, x19, #0x2c
  402d78:	add	x20, x19, #0xc
  402d7c:	mov	x0, x22
  402d80:	sub	x2, x8, x21
  402d84:	mov	x1, x21
  402d88:	mov	x3, x20
  402d8c:	bl	403ff4 <ferror@plt+0x28f4>
  402d90:	cmn	x0, #0x2
  402d94:	str	x0, [x19, #32]
  402d98:	b.eq	402e20 <ferror@plt+0x1720>  // b.none
  402d9c:	cbz	x0, 402de8 <ferror@plt+0x16e8>
  402da0:	cmn	x0, #0x1
  402da4:	b.ne	402e04 <ferror@plt+0x1704>  // b.any
  402da8:	mov	w8, #0x1                   	// #1
  402dac:	b	402e2c <ferror@plt+0x172c>
  402db0:	ldrb	w8, [x21]
  402db4:	adrp	x10, 404000 <ferror@plt+0x2900>
  402db8:	add	x10, x10, #0xaf8
  402dbc:	lsr	w9, w8, #3
  402dc0:	and	x9, x9, #0x1c
  402dc4:	ldr	w9, [x10, x9]
  402dc8:	lsr	w8, w9, w8
  402dcc:	tbz	w8, #0, 402e4c <ferror@plt+0x174c>
  402dd0:	mov	w8, #0x1                   	// #1
  402dd4:	str	x8, [x19, #32]
  402dd8:	ldrb	w9, [x21]
  402ddc:	strb	w8, [x19, #40]
  402de0:	str	w9, [x19, #44]
  402de4:	b	402e34 <ferror@plt+0x1734>
  402de8:	ldr	x8, [x19, #24]
  402dec:	mov	w9, #0x1                   	// #1
  402df0:	str	x9, [x19, #32]
  402df4:	ldrb	w8, [x8]
  402df8:	cbnz	w8, 402e64 <ferror@plt+0x1764>
  402dfc:	ldr	w8, [x22]
  402e00:	cbnz	w8, 402e84 <ferror@plt+0x1784>
  402e04:	mov	w8, #0x1                   	// #1
  402e08:	mov	x0, x20
  402e0c:	strb	w8, [x19, #40]
  402e10:	bl	401580 <mbsinit@plt>
  402e14:	cbz	w0, 402e34 <ferror@plt+0x1734>
  402e18:	strb	wzr, [x19, #8]
  402e1c:	b	402e34 <ferror@plt+0x1734>
  402e20:	ldr	x8, [x19]
  402e24:	ldr	x9, [x19, #24]
  402e28:	sub	x8, x8, x9
  402e2c:	str	x8, [x19, #32]
  402e30:	strb	wzr, [x19, #40]
  402e34:	mov	w8, #0x1                   	// #1
  402e38:	strb	w8, [x19, #20]
  402e3c:	ldp	x20, x19, [sp, #32]
  402e40:	ldp	x22, x21, [sp, #16]
  402e44:	ldp	x29, x30, [sp], #48
  402e48:	ret
  402e4c:	add	x0, x19, #0xc
  402e50:	bl	401580 <mbsinit@plt>
  402e54:	cbz	w0, 402ea4 <ferror@plt+0x17a4>
  402e58:	mov	w8, #0x1                   	// #1
  402e5c:	strb	w8, [x19, #8]
  402e60:	b	402d70 <ferror@plt+0x1670>
  402e64:	adrp	x0, 404000 <ferror@plt+0x2900>
  402e68:	adrp	x1, 404000 <ferror@plt+0x2900>
  402e6c:	adrp	x3, 404000 <ferror@plt+0x2900>
  402e70:	add	x0, x0, #0xa8b
  402e74:	add	x1, x1, #0xa52
  402e78:	add	x3, x3, #0xa5d
  402e7c:	mov	w2, #0xa9                  	// #169
  402e80:	bl	4016a0 <__assert_fail@plt>
  402e84:	adrp	x0, 404000 <ferror@plt+0x2900>
  402e88:	adrp	x1, 404000 <ferror@plt+0x2900>
  402e8c:	adrp	x3, 404000 <ferror@plt+0x2900>
  402e90:	add	x0, x0, #0xaa2
  402e94:	add	x1, x1, #0xa52
  402e98:	add	x3, x3, #0xa5d
  402e9c:	mov	w2, #0xaa                  	// #170
  402ea0:	bl	4016a0 <__assert_fail@plt>
  402ea4:	adrp	x0, 404000 <ferror@plt+0x2900>
  402ea8:	adrp	x1, 404000 <ferror@plt+0x2900>
  402eac:	adrp	x3, 404000 <ferror@plt+0x2900>
  402eb0:	add	x0, x0, #0xa3b
  402eb4:	add	x1, x1, #0xa52
  402eb8:	add	x3, x3, #0xa5d
  402ebc:	mov	w2, #0x8e                  	// #142
  402ec0:	bl	4016a0 <__assert_fail@plt>
  402ec4:	ldr	x8, [x0, #24]
  402ec8:	ldr	x9, [x0]
  402ecc:	add	x8, x8, x1
  402ed0:	add	x9, x9, x1
  402ed4:	str	x8, [x0, #24]
  402ed8:	str	x9, [x0]
  402edc:	ret
  402ee0:	stp	x29, x30, [sp, #-48]!
  402ee4:	stp	x20, x19, [sp, #32]
  402ee8:	ldr	x8, [x1]
  402eec:	mov	x19, x1
  402ef0:	mov	x20, x0
  402ef4:	str	x21, [sp, #16]
  402ef8:	str	x8, [x0]
  402efc:	ldrb	w8, [x1, #8]
  402f00:	mov	x29, sp
  402f04:	strb	w8, [x0, #8]
  402f08:	cbz	w8, 402f18 <ferror@plt+0x1818>
  402f0c:	ldur	x8, [x19, #12]
  402f10:	stur	x8, [x20, #12]
  402f14:	b	402f1c <ferror@plt+0x181c>
  402f18:	stur	xzr, [x20, #12]
  402f1c:	ldrb	w8, [x19, #20]
  402f20:	strb	w8, [x20, #20]
  402f24:	ldr	x1, [x19, #24]
  402f28:	add	x8, x19, #0x30
  402f2c:	cmp	x1, x8
  402f30:	b.ne	402f48 <ferror@plt+0x1848>  // b.any
  402f34:	ldr	x2, [x19, #32]
  402f38:	add	x21, x20, #0x30
  402f3c:	mov	x0, x21
  402f40:	bl	4013a0 <memcpy@plt>
  402f44:	mov	x1, x21
  402f48:	str	x1, [x20, #24]
  402f4c:	ldr	x8, [x19, #32]
  402f50:	str	x8, [x20, #32]
  402f54:	ldrb	w8, [x19, #40]
  402f58:	strb	w8, [x20, #40]
  402f5c:	cbz	w8, 402f68 <ferror@plt+0x1868>
  402f60:	ldr	w8, [x19, #44]
  402f64:	str	w8, [x20, #44]
  402f68:	ldp	x20, x19, [sp, #32]
  402f6c:	ldr	x21, [sp, #16]
  402f70:	ldp	x29, x30, [sp], #48
  402f74:	ret
  402f78:	sub	sp, sp, #0x1a0
  402f7c:	stp	x29, x30, [sp, #320]
  402f80:	stp	x28, x27, [sp, #336]
  402f84:	stp	x26, x25, [sp, #352]
  402f88:	stp	x24, x23, [sp, #368]
  402f8c:	stp	x22, x21, [sp, #384]
  402f90:	stp	x20, x19, [sp, #400]
  402f94:	add	x29, sp, #0x140
  402f98:	mov	x20, x1
  402f9c:	mov	x19, x0
  402fa0:	bl	401610 <__ctype_get_mb_cur_max@plt>
  402fa4:	cmp	x0, #0x2
  402fa8:	b.cc	403250 <ferror@plt+0x1b50>  // b.lo, b.ul, b.last
  402fac:	add	x21, sp, #0x80
  402fb0:	sub	x0, x29, #0x40
  402fb4:	stur	x20, [x29, #-48]
  402fb8:	sturb	wzr, [x29, #-64]
  402fbc:	stur	xzr, [x21, #132]
  402fc0:	sturb	wzr, [x29, #-52]
  402fc4:	bl	403844 <ferror@plt+0x2144>
  402fc8:	ldurb	w8, [x29, #-32]
  402fcc:	cbz	w8, 402fd8 <ferror@plt+0x18d8>
  402fd0:	ldur	w8, [x29, #-28]
  402fd4:	cbz	w8, 403330 <ferror@plt+0x1c30>
  402fd8:	add	x0, sp, #0x80
  402fdc:	stur	x20, [x29, #-112]
  402fe0:	sturb	wzr, [x29, #-128]
  402fe4:	stur	xzr, [x21, #68]
  402fe8:	sturb	wzr, [x29, #-116]
  402fec:	str	x19, [sp, #144]
  402ff0:	strb	wzr, [sp, #128]
  402ff4:	stur	xzr, [x21, #4]
  402ff8:	strb	wzr, [sp, #140]
  402ffc:	bl	403844 <ferror@plt+0x2144>
  403000:	ldrb	w8, [sp, #160]
  403004:	cbz	w8, 403014 <ferror@plt+0x1914>
  403008:	ldr	w9, [sp, #164]
  40300c:	mov	x8, xzr
  403010:	cbz	w9, 40332c <ferror@plt+0x1c2c>
  403014:	mov	x26, xzr
  403018:	mov	x27, xzr
  40301c:	mov	x24, xzr
  403020:	mov	w25, #0x1                   	// #1
  403024:	add	x8, x24, x24, lsl #2
  403028:	mov	x21, x27
  40302c:	cmp	x27, x8
  403030:	b.cc	4030b4 <ferror@plt+0x19b4>  // b.lo, b.ul, b.last
  403034:	tbz	w25, #0, 4030b4 <ferror@plt+0x19b4>
  403038:	cmp	x24, #0xa
  40303c:	b.cc	4030b4 <ferror@plt+0x19b4>  // b.lo, b.ul, b.last
  403040:	cmp	x21, x26
  403044:	b.eq	40307c <ferror@plt+0x197c>  // b.none
  403048:	sub	x22, x26, x21
  40304c:	sub	x0, x29, #0x80
  403050:	bl	403844 <ferror@plt+0x2144>
  403054:	ldurb	w8, [x29, #-96]
  403058:	cbz	w8, 403064 <ferror@plt+0x1964>
  40305c:	ldur	w8, [x29, #-92]
  403060:	cbz	w8, 40307c <ferror@plt+0x197c>
  403064:	ldp	x9, x8, [x29, #-112]
  403068:	adds	x22, x22, #0x1
  40306c:	sturb	wzr, [x29, #-116]
  403070:	add	x8, x9, x8
  403074:	stur	x8, [x29, #-112]
  403078:	b.cc	40304c <ferror@plt+0x194c>  // b.lo, b.ul, b.last
  40307c:	sub	x0, x29, #0x80
  403080:	bl	403844 <ferror@plt+0x2144>
  403084:	ldurb	w8, [x29, #-96]
  403088:	cbz	w8, 4030b0 <ferror@plt+0x19b0>
  40308c:	ldur	w8, [x29, #-92]
  403090:	mov	x26, x21
  403094:	cbnz	w8, 4030b4 <ferror@plt+0x19b4>
  403098:	add	x2, sp, #0x40
  40309c:	mov	x0, x19
  4030a0:	mov	x1, x20
  4030a4:	bl	403368 <ferror@plt+0x1c68>
  4030a8:	tbnz	w0, #0, 40335c <ferror@plt+0x1c5c>
  4030ac:	mov	w25, wzr
  4030b0:	mov	x26, x21
  4030b4:	ldrb	w8, [sp, #160]
  4030b8:	add	x27, x21, #0x1
  4030bc:	cbz	w8, 4030dc <ferror@plt+0x19dc>
  4030c0:	ldurb	w8, [x29, #-32]
  4030c4:	cbz	w8, 4030dc <ferror@plt+0x19dc>
  4030c8:	ldr	w8, [sp, #164]
  4030cc:	ldur	w9, [x29, #-28]
  4030d0:	cmp	w8, w9
  4030d4:	b.ne	4030fc <ferror@plt+0x19fc>  // b.any
  4030d8:	b	40312c <ferror@plt+0x1a2c>
  4030dc:	ldr	x2, [sp, #152]
  4030e0:	ldur	x8, [x29, #-40]
  4030e4:	cmp	x2, x8
  4030e8:	b.ne	4030fc <ferror@plt+0x19fc>  // b.any
  4030ec:	ldr	x0, [sp, #144]
  4030f0:	ldur	x1, [x29, #-48]
  4030f4:	bl	401510 <bcmp@plt>
  4030f8:	cbz	w0, 40312c <ferror@plt+0x1a2c>
  4030fc:	ldp	x9, x8, [sp, #144]
  403100:	add	x0, sp, #0x80
  403104:	add	x24, x24, #0x1
  403108:	strb	wzr, [sp, #140]
  40310c:	add	x8, x9, x8
  403110:	str	x8, [sp, #144]
  403114:	bl	403844 <ferror@plt+0x2144>
  403118:	ldrb	w8, [sp, #160]
  40311c:	cbz	w8, 403024 <ferror@plt+0x1924>
  403120:	ldr	w8, [sp, #164]
  403124:	cbnz	w8, 403024 <ferror@plt+0x1924>
  403128:	b	403328 <ferror@plt+0x1c28>
  40312c:	ldp	q0, q1, [sp, #144]
  403130:	ldr	q2, [sp, #128]
  403134:	mov	x0, sp
  403138:	str	x20, [sp, #16]
  40313c:	stp	q0, q1, [sp, #80]
  403140:	ldp	x9, x8, [sp, #80]
  403144:	ldr	q0, [sp, #176]
  403148:	strb	wzr, [sp]
  40314c:	stur	xzr, [sp, #4]
  403150:	add	x8, x9, x8
  403154:	str	q2, [sp, #64]
  403158:	str	q0, [sp, #112]
  40315c:	strb	wzr, [sp, #76]
  403160:	str	x8, [sp, #80]
  403164:	strb	wzr, [sp, #12]
  403168:	bl	403844 <ferror@plt+0x2144>
  40316c:	ldrb	w8, [sp, #32]
  403170:	cbz	w8, 40317c <ferror@plt+0x1a7c>
  403174:	ldr	w8, [sp, #36]
  403178:	cbz	w8, 403364 <ferror@plt+0x1c64>
  40317c:	ldp	x9, x8, [sp, #16]
  403180:	mov	x0, sp
  403184:	strb	wzr, [sp, #12]
  403188:	add	x8, x9, x8
  40318c:	str	x8, [sp, #16]
  403190:	bl	403844 <ferror@plt+0x2144>
  403194:	ldrb	w8, [sp, #32]
  403198:	cbz	w8, 4031a4 <ferror@plt+0x1aa4>
  40319c:	ldr	w8, [sp, #36]
  4031a0:	cbz	w8, 403248 <ferror@plt+0x1b48>
  4031a4:	add	x27, x21, #0x2
  4031a8:	add	x0, sp, #0x40
  4031ac:	bl	403844 <ferror@plt+0x2144>
  4031b0:	ldrb	w9, [sp, #96]
  4031b4:	ldr	w8, [sp, #100]
  4031b8:	cbz	w9, 4031c0 <ferror@plt+0x1ac0>
  4031bc:	cbz	w8, 403328 <ferror@plt+0x1c28>
  4031c0:	ldrb	w10, [sp, #32]
  4031c4:	cbz	w10, 4031e4 <ferror@plt+0x1ae4>
  4031c8:	cbz	w9, 4031e4 <ferror@plt+0x1ae4>
  4031cc:	ldr	w9, [sp, #36]
  4031d0:	cmp	w8, w9
  4031d4:	b.ne	4030fc <ferror@plt+0x19fc>  // b.any
  4031d8:	ldp	x22, x8, [sp, #80]
  4031dc:	ldp	x23, x21, [sp, #16]
  4031e0:	b	403214 <ferror@plt+0x1b14>
  4031e4:	ldr	x21, [sp, #88]
  4031e8:	ldr	x8, [sp, #24]
  4031ec:	cmp	x21, x8
  4031f0:	b.ne	4030fc <ferror@plt+0x19fc>  // b.any
  4031f4:	ldr	x22, [sp, #80]
  4031f8:	ldr	x23, [sp, #16]
  4031fc:	mov	x2, x21
  403200:	mov	x0, x22
  403204:	mov	x1, x23
  403208:	bl	401510 <bcmp@plt>
  40320c:	cbnz	w0, 4030fc <ferror@plt+0x19fc>
  403210:	mov	x8, x21
  403214:	add	x8, x22, x8
  403218:	add	x9, x23, x21
  40321c:	mov	x0, sp
  403220:	strb	wzr, [sp, #76]
  403224:	str	x8, [sp, #80]
  403228:	str	x9, [sp, #16]
  40322c:	strb	wzr, [sp, #12]
  403230:	bl	403844 <ferror@plt+0x2144>
  403234:	ldrb	w8, [sp, #32]
  403238:	add	x27, x27, #0x1
  40323c:	cbz	w8, 4031a8 <ferror@plt+0x1aa8>
  403240:	ldr	w8, [sp, #36]
  403244:	cbnz	w8, 4031a8 <ferror@plt+0x1aa8>
  403248:	ldr	x8, [sp, #144]
  40324c:	b	40332c <ferror@plt+0x1c2c>
  403250:	ldrb	w22, [x20]
  403254:	cbz	w22, 403330 <ferror@plt+0x1c30>
  403258:	ldrb	w27, [x19]
  40325c:	cbz	w27, 403320 <ferror@plt+0x1c20>
  403260:	mov	x25, xzr
  403264:	mov	x23, xzr
  403268:	mov	x24, xzr
  40326c:	mov	w26, #0x1                   	// #1
  403270:	mov	x21, x20
  403274:	add	x8, x24, x24, lsl #2
  403278:	cmp	x23, x8
  40327c:	b.cc	4032d8 <ferror@plt+0x1bd8>  // b.lo, b.ul, b.last
  403280:	tbz	w26, #0, 4032d8 <ferror@plt+0x1bd8>
  403284:	cmp	x24, #0xa
  403288:	b.cc	4032d8 <ferror@plt+0x1bd8>  // b.lo, b.ul, b.last
  40328c:	cbz	x21, 4032ac <ferror@plt+0x1bac>
  403290:	sub	x1, x23, x25
  403294:	mov	x0, x21
  403298:	bl	401400 <strnlen@plt>
  40329c:	add	x21, x21, x0
  4032a0:	ldrb	w8, [x21]
  4032a4:	mov	x25, x23
  4032a8:	cbnz	w8, 4032d8 <ferror@plt+0x1bd8>
  4032ac:	mov	x0, x20
  4032b0:	bl	4013c0 <strlen@plt>
  4032b4:	mov	x2, x0
  4032b8:	sub	x3, x29, #0x40
  4032bc:	mov	x0, x19
  4032c0:	mov	x1, x20
  4032c4:	bl	403708 <ferror@plt+0x2008>
  4032c8:	tbnz	w0, #0, 403354 <ferror@plt+0x1c54>
  4032cc:	ldrb	w27, [x19]
  4032d0:	mov	w26, wzr
  4032d4:	mov	x21, xzr
  4032d8:	cmp	w22, w27, uxtb
  4032dc:	b.ne	403308 <ferror@plt+0x1c08>  // b.any
  4032e0:	mov	w8, #0x1                   	// #1
  4032e4:	ldrb	w9, [x20, x8]
  4032e8:	cbz	w9, 403330 <ferror@plt+0x1c30>
  4032ec:	ldrb	w10, [x19, x8]
  4032f0:	cbz	w10, 403320 <ferror@plt+0x1c20>
  4032f4:	cmp	w10, w9
  4032f8:	add	x8, x8, #0x1
  4032fc:	b.eq	4032e4 <ferror@plt+0x1be4>  // b.none
  403300:	add	x23, x23, x8
  403304:	b	40330c <ferror@plt+0x1c0c>
  403308:	add	x23, x23, #0x1
  40330c:	ldrb	w27, [x19, #1]!
  403310:	mov	x0, xzr
  403314:	add	x24, x24, #0x1
  403318:	cbnz	w27, 403274 <ferror@plt+0x1b74>
  40331c:	b	403334 <ferror@plt+0x1c34>
  403320:	mov	x0, xzr
  403324:	b	403334 <ferror@plt+0x1c34>
  403328:	mov	x8, xzr
  40332c:	mov	x19, x8
  403330:	mov	x0, x19
  403334:	ldp	x20, x19, [sp, #400]
  403338:	ldp	x22, x21, [sp, #384]
  40333c:	ldp	x24, x23, [sp, #368]
  403340:	ldp	x26, x25, [sp, #352]
  403344:	ldp	x28, x27, [sp, #336]
  403348:	ldp	x29, x30, [sp, #320]
  40334c:	add	sp, sp, #0x1a0
  403350:	ret
  403354:	ldur	x0, [x29, #-64]
  403358:	b	403334 <ferror@plt+0x1c34>
  40335c:	ldr	x8, [sp, #64]
  403360:	b	40332c <ferror@plt+0x1c2c>
  403364:	bl	401570 <abort@plt>
  403368:	stp	x29, x30, [sp, #-96]!
  40336c:	stp	x28, x27, [sp, #16]
  403370:	stp	x26, x25, [sp, #32]
  403374:	stp	x24, x23, [sp, #48]
  403378:	stp	x22, x21, [sp, #64]
  40337c:	stp	x20, x19, [sp, #80]
  403380:	mov	x29, sp
  403384:	sub	sp, sp, #0x90
  403388:	mov	x19, x0
  40338c:	mov	x0, x1
  403390:	mov	x22, x2
  403394:	mov	x23, x1
  403398:	bl	4041f0 <ferror@plt+0x2af0>
  40339c:	mov	x8, #0x9249                	// #37449
  4033a0:	movk	x8, #0x4924, lsl #16
  4033a4:	movk	x8, #0x2492, lsl #32
  4033a8:	movk	x8, #0x249, lsl #48
  4033ac:	cmp	x0, x8
  4033b0:	b.hi	4036c8 <ferror@plt+0x1fc8>  // b.pmore
  4033b4:	mov	w8, #0x38                  	// #56
  4033b8:	mov	x20, x0
  4033bc:	mul	x0, x0, x8
  4033c0:	cmp	x0, #0xfa0
  4033c4:	b.hi	4036bc <ferror@plt+0x1fbc>  // b.pmore
  4033c8:	add	x9, x0, #0x2e
  4033cc:	mov	x8, sp
  4033d0:	and	x9, x9, #0xfffffffffffffff0
  4033d4:	sub	x8, x8, x9
  4033d8:	mov	sp, x8
  4033dc:	add	x8, x8, #0x1f
  4033e0:	and	x21, x8, #0xffffffffffffffe0
  4033e4:	cbz	x21, 4036c8 <ferror@plt+0x1fc8>
  4033e8:	mov	w8, #0x30                  	// #48
  4033ec:	sub	x0, x29, #0x40
  4033f0:	stur	x19, [x29, #-144]
  4033f4:	stur	x23, [x29, #-48]
  4033f8:	sturb	wzr, [x29, #-64]
  4033fc:	stur	xzr, [x29, #-60]
  403400:	madd	x25, x20, x8, x21
  403404:	sturb	wzr, [x29, #-52]
  403408:	sub	x19, x29, #0x40
  40340c:	bl	403844 <ferror@plt+0x2144>
  403410:	ldurb	w8, [x29, #-32]
  403414:	cbz	w8, 403420 <ferror@plt+0x1d20>
  403418:	ldur	w8, [x29, #-28]
  40341c:	cbz	w8, 403494 <ferror@plt+0x1d94>
  403420:	add	x23, x19, #0x28
  403424:	add	x24, x21, #0x18
  403428:	ldur	x8, [x29, #-48]
  40342c:	cmp	x8, x23
  403430:	b.ne	403448 <ferror@plt+0x1d48>  // b.any
  403434:	ldur	x2, [x29, #-40]
  403438:	mov	x0, x24
  40343c:	mov	x1, x23
  403440:	bl	4013a0 <memcpy@plt>
  403444:	mov	x8, x24
  403448:	stur	x8, [x24, #-24]
  40344c:	ldur	x8, [x29, #-40]
  403450:	stur	x8, [x24, #-16]
  403454:	ldurb	w8, [x29, #-32]
  403458:	sturb	w8, [x24, #-8]
  40345c:	cbz	w8, 403468 <ferror@plt+0x1d68>
  403460:	ldur	w8, [x29, #-28]
  403464:	stur	w8, [x24, #-4]
  403468:	ldp	x9, x8, [x29, #-48]
  40346c:	sub	x0, x29, #0x40
  403470:	sturb	wzr, [x29, #-52]
  403474:	add	x8, x9, x8
  403478:	stur	x8, [x29, #-48]
  40347c:	bl	403844 <ferror@plt+0x2144>
  403480:	ldurb	w9, [x29, #-32]
  403484:	ldur	w8, [x29, #-28]
  403488:	add	x24, x24, #0x30
  40348c:	cbz	w9, 403428 <ferror@plt+0x1d28>
  403490:	cbnz	w8, 403428 <ferror@plt+0x1d28>
  403494:	mov	w8, #0x30                  	// #48
  403498:	mov	w9, #0x1                   	// #1
  40349c:	madd	x8, x20, x8, x21
  4034a0:	cmp	x20, #0x3
  4034a4:	stur	x22, [x29, #-136]
  4034a8:	str	x9, [x8, #8]
  4034ac:	b.cc	403554 <ferror@plt+0x1e54>  // b.lo, b.ul, b.last
  4034b0:	mov	x23, xzr
  4034b4:	mov	w24, #0x2                   	// #2
  4034b8:	mov	w26, #0x30                  	// #48
  4034bc:	madd	x8, x24, x26, x21
  4034c0:	ldurb	w27, [x8, #-32]
  4034c4:	sub	x28, x8, #0x30
  4034c8:	sub	x19, x8, #0x1c
  4034cc:	sub	x22, x8, #0x28
  4034d0:	cbz	w27, 4034f8 <ferror@plt+0x1df8>
  4034d4:	madd	x8, x23, x26, x21
  4034d8:	ldrb	w8, [x8, #16]
  4034dc:	cbz	w8, 4034f8 <ferror@plt+0x1df8>
  4034e0:	madd	x9, x23, x26, x21
  4034e4:	ldr	w8, [x19]
  4034e8:	ldr	w9, [x9, #20]
  4034ec:	cmp	w8, w9
  4034f0:	b.ne	403520 <ferror@plt+0x1e20>  // b.any
  4034f4:	b	40353c <ferror@plt+0x1e3c>
  4034f8:	madd	x8, x23, x26, x21
  4034fc:	ldr	x2, [x22]
  403500:	ldr	x8, [x8, #8]
  403504:	cmp	x2, x8
  403508:	b.ne	403520 <ferror@plt+0x1e20>  // b.any
  40350c:	mul	x8, x23, x26
  403510:	ldr	x0, [x28]
  403514:	ldr	x1, [x21, x8]
  403518:	bl	401510 <bcmp@plt>
  40351c:	cbz	w0, 40353c <ferror@plt+0x1e3c>
  403520:	cbz	x23, 403534 <ferror@plt+0x1e34>
  403524:	ldr	x8, [x25, x23, lsl #3]
  403528:	sub	x23, x23, x8
  40352c:	cbnz	w27, 4034d4 <ferror@plt+0x1dd4>
  403530:	b	4034f8 <ferror@plt+0x1df8>
  403534:	mov	x8, x24
  403538:	b	403544 <ferror@plt+0x1e44>
  40353c:	add	x23, x23, #0x1
  403540:	sub	x8, x24, x23
  403544:	str	x8, [x25, x24, lsl #3]
  403548:	add	x24, x24, #0x1
  40354c:	cmp	x24, x20
  403550:	b.ne	4034bc <ferror@plt+0x1dbc>  // b.any
  403554:	ldp	x8, x27, [x29, #-144]
  403558:	sub	x0, x29, #0x80
  40355c:	str	xzr, [x27]
  403560:	stur	x8, [x29, #-48]
  403564:	sturb	wzr, [x29, #-64]
  403568:	stur	xzr, [x29, #-60]
  40356c:	sturb	wzr, [x29, #-52]
  403570:	stur	x8, [x29, #-112]
  403574:	sturb	wzr, [x29, #-128]
  403578:	stur	xzr, [x29, #-124]
  40357c:	sturb	wzr, [x29, #-116]
  403580:	bl	403844 <ferror@plt+0x2144>
  403584:	ldurb	w10, [x29, #-96]
  403588:	ldur	w8, [x29, #-92]
  40358c:	cmp	w10, #0x0
  403590:	cset	w9, ne  // ne = any
  403594:	cbz	w10, 40359c <ferror@plt+0x1e9c>
  403598:	cbz	w8, 4036d8 <ferror@plt+0x1fd8>
  40359c:	mov	x26, xzr
  4035a0:	mov	w24, #0x30                  	// #48
  4035a4:	madd	x10, x26, x24, x21
  4035a8:	ldrb	w10, [x10, #16]
  4035ac:	cbz	w10, 4035cc <ferror@plt+0x1ecc>
  4035b0:	tbz	w9, #0, 4035cc <ferror@plt+0x1ecc>
  4035b4:	madd	x9, x26, x24, x21
  4035b8:	ldr	w9, [x9, #20]
  4035bc:	cmp	w9, w8
  4035c0:	b.ne	4035fc <ferror@plt+0x1efc>  // b.any
  4035c4:	ldp	x23, x22, [x29, #-112]
  4035c8:	b	403640 <ferror@plt+0x1f40>
  4035cc:	madd	x8, x26, x24, x21
  4035d0:	ldr	x22, [x8, #8]
  4035d4:	ldur	x8, [x29, #-104]
  4035d8:	cmp	x22, x8
  4035dc:	b.ne	4035fc <ferror@plt+0x1efc>  // b.any
  4035e0:	mul	x8, x26, x24
  4035e4:	ldur	x23, [x29, #-112]
  4035e8:	ldr	x0, [x21, x8]
  4035ec:	mov	x2, x22
  4035f0:	mov	x1, x23
  4035f4:	bl	401510 <bcmp@plt>
  4035f8:	cbz	w0, 403640 <ferror@plt+0x1f40>
  4035fc:	cbz	x26, 40365c <ferror@plt+0x1f5c>
  403600:	ldr	x19, [x25, x26, lsl #3]
  403604:	sub	x26, x26, x19
  403608:	cbz	x19, 403698 <ferror@plt+0x1f98>
  40360c:	sub	x0, x29, #0x40
  403610:	bl	403844 <ferror@plt+0x2144>
  403614:	ldurb	w8, [x29, #-32]
  403618:	cbz	w8, 403624 <ferror@plt+0x1f24>
  40361c:	ldur	w8, [x29, #-28]
  403620:	cbz	w8, 403704 <ferror@plt+0x2004>
  403624:	ldp	x9, x8, [x29, #-48]
  403628:	subs	x19, x19, #0x1
  40362c:	sturb	wzr, [x29, #-52]
  403630:	add	x8, x9, x8
  403634:	stur	x8, [x29, #-48]
  403638:	b.ne	40360c <ferror@plt+0x1f0c>  // b.any
  40363c:	b	403698 <ferror@plt+0x1f98>
  403640:	add	x26, x26, #0x1
  403644:	add	x8, x23, x22
  403648:	cmp	x26, x20
  40364c:	stur	x8, [x29, #-112]
  403650:	sturb	wzr, [x29, #-116]
  403654:	b.ne	403698 <ferror@plt+0x1f98>  // b.any
  403658:	b	4036d0 <ferror@plt+0x1fd0>
  40365c:	sub	x0, x29, #0x40
  403660:	bl	403844 <ferror@plt+0x2144>
  403664:	ldurb	w8, [x29, #-32]
  403668:	cbz	w8, 403674 <ferror@plt+0x1f74>
  40366c:	ldur	w8, [x29, #-28]
  403670:	cbz	w8, 403704 <ferror@plt+0x2004>
  403674:	ldp	x9, x8, [x29, #-48]
  403678:	ldp	x11, x10, [x29, #-112]
  40367c:	mov	x26, xzr
  403680:	sturb	wzr, [x29, #-52]
  403684:	add	x8, x9, x8
  403688:	add	x9, x11, x10
  40368c:	stur	x8, [x29, #-48]
  403690:	stur	x9, [x29, #-112]
  403694:	sturb	wzr, [x29, #-116]
  403698:	sub	x0, x29, #0x80
  40369c:	bl	403844 <ferror@plt+0x2144>
  4036a0:	ldurb	w10, [x29, #-96]
  4036a4:	ldur	w8, [x29, #-92]
  4036a8:	cmp	w10, #0x0
  4036ac:	cset	w9, ne  // ne = any
  4036b0:	cbz	w10, 4035a4 <ferror@plt+0x1ea4>
  4036b4:	cbnz	w8, 4035a4 <ferror@plt+0x1ea4>
  4036b8:	b	4036d8 <ferror@plt+0x1fd8>
  4036bc:	bl	4040bc <ferror@plt+0x29bc>
  4036c0:	mov	x21, x0
  4036c4:	cbnz	x21, 4033e8 <ferror@plt+0x1ce8>
  4036c8:	mov	w0, wzr
  4036cc:	b	4036e4 <ferror@plt+0x1fe4>
  4036d0:	ldur	x8, [x29, #-48]
  4036d4:	str	x8, [x27]
  4036d8:	mov	x0, x21
  4036dc:	bl	404100 <ferror@plt+0x2a00>
  4036e0:	mov	w0, #0x1                   	// #1
  4036e4:	mov	sp, x29
  4036e8:	ldp	x20, x19, [sp, #80]
  4036ec:	ldp	x22, x21, [sp, #64]
  4036f0:	ldp	x24, x23, [sp, #48]
  4036f4:	ldp	x26, x25, [sp, #32]
  4036f8:	ldp	x28, x27, [sp, #16]
  4036fc:	ldp	x29, x30, [sp], #96
  403700:	ret
  403704:	bl	401570 <abort@plt>
  403708:	stp	x29, x30, [sp, #-48]!
  40370c:	lsr	x8, x2, #60
  403710:	stp	x22, x21, [sp, #16]
  403714:	stp	x20, x19, [sp, #32]
  403718:	mov	x29, sp
  40371c:	cbz	x8, 403728 <ferror@plt+0x2028>
  403720:	mov	w0, wzr
  403724:	b	403830 <ferror@plt+0x2130>
  403728:	mov	x19, x3
  40372c:	mov	x20, x2
  403730:	mov	x21, x1
  403734:	mov	x22, x0
  403738:	cmp	x2, #0x1f4
  40373c:	lsl	x0, x2, #3
  403740:	b.hi	403768 <ferror@plt+0x2068>  // b.pmore
  403744:	add	x9, x0, #0x2e
  403748:	mov	x8, sp
  40374c:	and	x9, x9, #0xfffffffffffffff0
  403750:	sub	x8, x8, x9
  403754:	mov	sp, x8
  403758:	add	x8, x8, #0x1f
  40375c:	and	x0, x8, #0xffffffffffffffe0
  403760:	cbnz	x0, 403770 <ferror@plt+0x2070>
  403764:	b	403830 <ferror@plt+0x2130>
  403768:	bl	4040bc <ferror@plt+0x29bc>
  40376c:	cbz	x0, 403830 <ferror@plt+0x2130>
  403770:	mov	w8, #0x1                   	// #1
  403774:	cmp	x20, #0x3
  403778:	str	x8, [x0, #8]
  40377c:	b.cc	4037cc <ferror@plt+0x20cc>  // b.lo, b.ul, b.last
  403780:	mov	x8, xzr
  403784:	mov	w9, #0x2                   	// #2
  403788:	add	x10, x9, x21
  40378c:	ldurb	w10, [x10, #-1]
  403790:	ldrb	w11, [x21, x8]
  403794:	cmp	w10, w11
  403798:	b.eq	4037ac <ferror@plt+0x20ac>  // b.none
  40379c:	cbz	x8, 4037b8 <ferror@plt+0x20b8>
  4037a0:	ldr	x11, [x0, x8, lsl #3]
  4037a4:	sub	x8, x8, x11
  4037a8:	b	403790 <ferror@plt+0x2090>
  4037ac:	add	x8, x8, #0x1
  4037b0:	sub	x10, x9, x8
  4037b4:	b	4037bc <ferror@plt+0x20bc>
  4037b8:	mov	x10, x9
  4037bc:	str	x10, [x0, x9, lsl #3]
  4037c0:	add	x9, x9, #0x1
  4037c4:	cmp	x9, x20
  4037c8:	b.ne	403788 <ferror@plt+0x2088>  // b.any
  4037cc:	str	xzr, [x19]
  4037d0:	ldrb	w10, [x22]
  4037d4:	cbz	w10, 403828 <ferror@plt+0x2128>
  4037d8:	mov	x8, xzr
  4037dc:	mov	x9, x22
  4037e0:	ldrb	w11, [x21, x8]
  4037e4:	cmp	w11, w10, uxtb
  4037e8:	b.ne	4037fc <ferror@plt+0x20fc>  // b.any
  4037ec:	add	x8, x8, #0x1
  4037f0:	cmp	x8, x20
  4037f4:	b.ne	403814 <ferror@plt+0x2114>  // b.any
  4037f8:	b	403824 <ferror@plt+0x2124>
  4037fc:	cbz	x8, 403810 <ferror@plt+0x2110>
  403800:	ldr	x10, [x0, x8, lsl #3]
  403804:	add	x9, x9, x10
  403808:	sub	x8, x8, x10
  40380c:	b	403818 <ferror@plt+0x2118>
  403810:	add	x9, x9, #0x1
  403814:	add	x22, x22, #0x1
  403818:	ldrb	w10, [x22]
  40381c:	cbnz	w10, 4037e0 <ferror@plt+0x20e0>
  403820:	b	403828 <ferror@plt+0x2128>
  403824:	str	x9, [x19]
  403828:	bl	404100 <ferror@plt+0x2a00>
  40382c:	mov	w0, #0x1                   	// #1
  403830:	mov	sp, x29
  403834:	ldp	x20, x19, [sp, #32]
  403838:	ldp	x22, x21, [sp, #16]
  40383c:	ldp	x29, x30, [sp], #48
  403840:	ret
  403844:	stp	x29, x30, [sp, #-48]!
  403848:	stp	x22, x21, [sp, #16]
  40384c:	stp	x20, x19, [sp, #32]
  403850:	ldrb	w8, [x0, #12]
  403854:	mov	x29, sp
  403858:	cbnz	w8, 403944 <ferror@plt+0x2244>
  40385c:	ldrb	w8, [x0]
  403860:	ldr	x20, [x0, #16]
  403864:	mov	x19, x0
  403868:	cbz	w8, 4038bc <ferror@plt+0x21bc>
  40386c:	add	x22, x19, #0x24
  403870:	bl	401610 <__ctype_get_mb_cur_max@plt>
  403874:	mov	x1, x0
  403878:	mov	x0, x20
  40387c:	bl	403fbc <ferror@plt+0x28bc>
  403880:	add	x21, x19, #0x4
  403884:	mov	x2, x0
  403888:	mov	x0, x22
  40388c:	mov	x1, x20
  403890:	mov	x3, x21
  403894:	bl	403ff4 <ferror@plt+0x28f4>
  403898:	cmn	x0, #0x2
  40389c:	str	x0, [x19, #24]
  4038a0:	b.eq	40392c <ferror@plt+0x222c>  // b.none
  4038a4:	cbz	x0, 4038f4 <ferror@plt+0x21f4>
  4038a8:	cmn	x0, #0x1
  4038ac:	b.ne	403910 <ferror@plt+0x2210>  // b.any
  4038b0:	mov	w8, #0x1                   	// #1
  4038b4:	str	x8, [x19, #24]
  4038b8:	b	403938 <ferror@plt+0x2238>
  4038bc:	ldrb	w8, [x20]
  4038c0:	adrp	x10, 404000 <ferror@plt+0x2900>
  4038c4:	add	x10, x10, #0xaf8
  4038c8:	lsr	w9, w8, #3
  4038cc:	and	x9, x9, #0x1c
  4038d0:	ldr	w9, [x10, x9]
  4038d4:	lsr	w8, w9, w8
  4038d8:	tbz	w8, #0, 403954 <ferror@plt+0x2254>
  4038dc:	mov	w8, #0x1                   	// #1
  4038e0:	str	x8, [x19, #24]
  4038e4:	ldrb	w9, [x20]
  4038e8:	strb	w8, [x19, #32]
  4038ec:	str	w9, [x19, #36]
  4038f0:	b	40393c <ferror@plt+0x223c>
  4038f4:	ldr	x8, [x19, #16]
  4038f8:	mov	w9, #0x1                   	// #1
  4038fc:	str	x9, [x19, #24]
  403900:	ldrb	w8, [x8]
  403904:	cbnz	w8, 40396c <ferror@plt+0x226c>
  403908:	ldr	w8, [x22]
  40390c:	cbnz	w8, 40398c <ferror@plt+0x228c>
  403910:	mov	w8, #0x1                   	// #1
  403914:	mov	x0, x21
  403918:	strb	w8, [x19, #32]
  40391c:	bl	401580 <mbsinit@plt>
  403920:	cbz	w0, 40393c <ferror@plt+0x223c>
  403924:	strb	wzr, [x19]
  403928:	b	40393c <ferror@plt+0x223c>
  40392c:	ldr	x0, [x19, #16]
  403930:	bl	4013c0 <strlen@plt>
  403934:	str	x0, [x19, #24]
  403938:	strb	wzr, [x19, #32]
  40393c:	mov	w8, #0x1                   	// #1
  403940:	strb	w8, [x19, #12]
  403944:	ldp	x20, x19, [sp, #32]
  403948:	ldp	x22, x21, [sp, #16]
  40394c:	ldp	x29, x30, [sp], #48
  403950:	ret
  403954:	add	x0, x19, #0x4
  403958:	bl	401580 <mbsinit@plt>
  40395c:	cbz	w0, 4039ac <ferror@plt+0x22ac>
  403960:	mov	w8, #0x1                   	// #1
  403964:	strb	w8, [x19]
  403968:	b	40386c <ferror@plt+0x216c>
  40396c:	adrp	x0, 404000 <ferror@plt+0x2900>
  403970:	adrp	x1, 404000 <ferror@plt+0x2900>
  403974:	adrp	x3, 404000 <ferror@plt+0x2900>
  403978:	add	x0, x0, #0xa8b
  40397c:	add	x1, x1, #0xab4
  403980:	add	x3, x3, #0xac0
  403984:	mov	w2, #0xb2                  	// #178
  403988:	bl	4016a0 <__assert_fail@plt>
  40398c:	adrp	x0, 404000 <ferror@plt+0x2900>
  403990:	adrp	x1, 404000 <ferror@plt+0x2900>
  403994:	adrp	x3, 404000 <ferror@plt+0x2900>
  403998:	add	x0, x0, #0xaa2
  40399c:	add	x1, x1, #0xab4
  4039a0:	add	x3, x3, #0xac0
  4039a4:	mov	w2, #0xb3                  	// #179
  4039a8:	bl	4016a0 <__assert_fail@plt>
  4039ac:	adrp	x0, 404000 <ferror@plt+0x2900>
  4039b0:	adrp	x1, 404000 <ferror@plt+0x2900>
  4039b4:	adrp	x3, 404000 <ferror@plt+0x2900>
  4039b8:	add	x0, x0, #0xa3b
  4039bc:	add	x1, x1, #0xab4
  4039c0:	add	x3, x3, #0xac0
  4039c4:	mov	w2, #0x96                  	// #150
  4039c8:	bl	4016a0 <__assert_fail@plt>
  4039cc:	ldr	x8, [x0, #16]
  4039d0:	add	x8, x8, x1
  4039d4:	str	x8, [x0, #16]
  4039d8:	ret
  4039dc:	stp	x29, x30, [sp, #-48]!
  4039e0:	stp	x20, x19, [sp, #32]
  4039e4:	ldrb	w8, [x1]
  4039e8:	mov	x19, x1
  4039ec:	mov	x20, x0
  4039f0:	str	x21, [sp, #16]
  4039f4:	mov	x29, sp
  4039f8:	strb	w8, [x0]
  4039fc:	cbz	w8, 403a0c <ferror@plt+0x230c>
  403a00:	ldur	x8, [x19, #4]
  403a04:	stur	x8, [x20, #4]
  403a08:	b	403a10 <ferror@plt+0x2310>
  403a0c:	stur	xzr, [x20, #4]
  403a10:	ldrb	w8, [x19, #12]
  403a14:	strb	w8, [x20, #12]
  403a18:	ldr	x1, [x19, #16]
  403a1c:	add	x8, x19, #0x28
  403a20:	cmp	x1, x8
  403a24:	b.ne	403a3c <ferror@plt+0x233c>  // b.any
  403a28:	ldr	x2, [x19, #24]
  403a2c:	add	x21, x20, #0x28
  403a30:	mov	x0, x21
  403a34:	bl	4013a0 <memcpy@plt>
  403a38:	mov	x1, x21
  403a3c:	str	x1, [x20, #16]
  403a40:	ldr	x8, [x19, #24]
  403a44:	str	x8, [x20, #24]
  403a48:	ldrb	w8, [x19, #32]
  403a4c:	strb	w8, [x20, #32]
  403a50:	cbz	w8, 403a5c <ferror@plt+0x235c>
  403a54:	ldr	w8, [x19, #36]
  403a58:	str	w8, [x20, #36]
  403a5c:	ldp	x20, x19, [sp, #32]
  403a60:	ldr	x21, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #48
  403a68:	ret
  403a6c:	stp	x29, x30, [sp, #-96]!
  403a70:	stp	x28, x27, [sp, #16]
  403a74:	stp	x26, x25, [sp, #32]
  403a78:	stp	x24, x23, [sp, #48]
  403a7c:	stp	x22, x21, [sp, #64]
  403a80:	stp	x20, x19, [sp, #80]
  403a84:	mov	x29, sp
  403a88:	sub	sp, sp, #0x1, lsl #12
  403a8c:	sub	sp, sp, #0x20
  403a90:	mov	x20, x4
  403a94:	mov	x19, x3
  403a98:	mov	x21, x2
  403a9c:	mov	x22, x1
  403aa0:	mov	x23, x0
  403aa4:	mov	x0, x2
  403aa8:	mov	x1, xzr
  403aac:	mov	x2, xzr
  403ab0:	mov	x3, xzr
  403ab4:	mov	x4, xzr
  403ab8:	bl	4015d0 <iconv@plt>
  403abc:	mov	x24, xzr
  403ac0:	stp	x22, x23, [sp, #16]
  403ac4:	cbz	x22, 403b24 <ferror@plt+0x2424>
  403ac8:	add	x25, sp, #0x20
  403acc:	mov	w26, #0x1000                	// #4096
  403ad0:	add	x1, sp, #0x18
  403ad4:	add	x2, sp, #0x10
  403ad8:	add	x3, sp, #0x8
  403adc:	mov	x4, sp
  403ae0:	mov	x0, x21
  403ae4:	stp	x26, x25, [sp]
  403ae8:	bl	4015d0 <iconv@plt>
  403aec:	cmn	x0, #0x1
  403af0:	b.ne	403b04 <ferror@plt+0x2404>  // b.any
  403af4:	bl	4016b0 <__errno_location@plt>
  403af8:	ldr	w8, [x0]
  403afc:	cmp	w8, #0x7
  403b00:	b.ne	403b1c <ferror@plt+0x241c>  // b.any
  403b04:	ldp	x8, x9, [sp, #8]
  403b08:	add	x27, sp, #0x20
  403b0c:	sub	x10, x24, x27
  403b10:	add	x24, x10, x8
  403b14:	cbnz	x9, 403ad0 <ferror@plt+0x23d0>
  403b18:	b	403b28 <ferror@plt+0x2428>
  403b1c:	cmp	w8, #0x16
  403b20:	b.ne	403c64 <ferror@plt+0x2564>  // b.any
  403b24:	add	x27, sp, #0x20
  403b28:	add	x8, sp, #0x20
  403b2c:	mov	w9, #0x1000                	// #4096
  403b30:	add	x3, sp, #0x8
  403b34:	mov	x4, sp
  403b38:	mov	x0, x21
  403b3c:	mov	x1, xzr
  403b40:	mov	x2, xzr
  403b44:	stp	x9, x8, [sp]
  403b48:	bl	4015d0 <iconv@plt>
  403b4c:	ldr	x8, [sp, #8]
  403b50:	cmn	x0, #0x1
  403b54:	sub	x8, x8, x27
  403b58:	csel	x8, xzr, x8, eq  // eq = none
  403b5c:	b.eq	403c68 <ferror@plt+0x2568>  // b.none
  403b60:	add	x25, x8, x24
  403b64:	cbz	x25, 403bdc <ferror@plt+0x24dc>
  403b68:	ldr	x24, [x19]
  403b6c:	cbz	x24, 403b7c <ferror@plt+0x247c>
  403b70:	ldr	x8, [x20]
  403b74:	cmp	x8, x25
  403b78:	b.cs	403b8c <ferror@plt+0x248c>  // b.hs, b.nlast
  403b7c:	mov	x0, x25
  403b80:	bl	4014a0 <malloc@plt>
  403b84:	mov	x24, x0
  403b88:	cbz	x0, 403be8 <ferror@plt+0x24e8>
  403b8c:	mov	x0, x21
  403b90:	mov	x1, xzr
  403b94:	mov	x2, xzr
  403b98:	mov	x3, xzr
  403b9c:	mov	x4, xzr
  403ba0:	bl	4015d0 <iconv@plt>
  403ba4:	stp	x22, x23, [sp, #24]
  403ba8:	stp	x25, x24, [sp, #8]
  403bac:	cbz	x22, 403c08 <ferror@plt+0x2508>
  403bb0:	add	x1, sp, #0x20
  403bb4:	add	x2, sp, #0x18
  403bb8:	add	x3, sp, #0x10
  403bbc:	add	x4, sp, #0x8
  403bc0:	mov	x0, x21
  403bc4:	bl	4015d0 <iconv@plt>
  403bc8:	cmn	x0, #0x1
  403bcc:	b.eq	403bf8 <ferror@plt+0x24f8>  // b.none
  403bd0:	ldr	x8, [sp, #24]
  403bd4:	cbnz	x8, 403bb0 <ferror@plt+0x24b0>
  403bd8:	b	403c08 <ferror@plt+0x2508>
  403bdc:	mov	w0, wzr
  403be0:	str	xzr, [x20]
  403be4:	b	403c68 <ferror@plt+0x2568>
  403be8:	bl	4016b0 <__errno_location@plt>
  403bec:	mov	w8, #0xc                   	// #12
  403bf0:	str	w8, [x0]
  403bf4:	b	403c64 <ferror@plt+0x2564>
  403bf8:	bl	4016b0 <__errno_location@plt>
  403bfc:	ldr	w8, [x0]
  403c00:	cmp	w8, #0x16
  403c04:	b.ne	403c40 <ferror@plt+0x2540>  // b.any
  403c08:	add	x3, sp, #0x10
  403c0c:	add	x4, sp, #0x8
  403c10:	mov	x0, x21
  403c14:	mov	x1, xzr
  403c18:	mov	x2, xzr
  403c1c:	bl	4015d0 <iconv@plt>
  403c20:	cmn	x0, #0x1
  403c24:	b.eq	403c40 <ferror@plt+0x2540>  // b.none
  403c28:	ldr	x8, [sp, #8]
  403c2c:	cbnz	x8, 403c8c <ferror@plt+0x258c>
  403c30:	mov	w0, wzr
  403c34:	str	x24, [x19]
  403c38:	str	x25, [x20]
  403c3c:	b	403c68 <ferror@plt+0x2568>
  403c40:	ldr	x8, [x19]
  403c44:	cmp	x24, x8
  403c48:	b.eq	403c64 <ferror@plt+0x2564>  // b.none
  403c4c:	bl	4016b0 <__errno_location@plt>
  403c50:	ldr	w20, [x0]
  403c54:	mov	x19, x0
  403c58:	mov	x0, x24
  403c5c:	bl	4015f0 <free@plt>
  403c60:	str	w20, [x19]
  403c64:	mov	w0, #0xffffffff            	// #-1
  403c68:	add	sp, sp, #0x1, lsl #12
  403c6c:	add	sp, sp, #0x20
  403c70:	ldp	x20, x19, [sp, #80]
  403c74:	ldp	x22, x21, [sp, #64]
  403c78:	ldp	x24, x23, [sp, #48]
  403c7c:	ldp	x26, x25, [sp, #32]
  403c80:	ldp	x28, x27, [sp, #16]
  403c84:	ldp	x29, x30, [sp], #96
  403c88:	ret
  403c8c:	bl	401570 <abort@plt>
  403c90:	sub	sp, sp, #0x60
  403c94:	stp	x29, x30, [sp, #32]
  403c98:	add	x29, sp, #0x20
  403c9c:	stp	x24, x23, [sp, #48]
  403ca0:	stp	x22, x21, [sp, #64]
  403ca4:	stp	x20, x19, [sp, #80]
  403ca8:	mov	x19, x1
  403cac:	stur	x0, [x29, #-8]
  403cb0:	bl	4013c0 <strlen@plt>
  403cb4:	lsr	x9, x0, #28
  403cb8:	lsl	x8, x0, #4
  403cbc:	cmp	x9, #0x0
  403cc0:	csel	x20, x8, x0, eq  // eq = none
  403cc4:	add	x23, x20, #0x1
  403cc8:	str	x0, [sp, #16]
  403ccc:	mov	x0, x23
  403cd0:	bl	4014a0 <malloc@plt>
  403cd4:	mov	x21, x0
  403cd8:	cbz	x0, 403d7c <ferror@plt+0x267c>
  403cdc:	mov	x0, x19
  403ce0:	mov	x1, xzr
  403ce4:	mov	x2, xzr
  403ce8:	mov	x3, xzr
  403cec:	mov	x4, xzr
  403cf0:	bl	4015d0 <iconv@plt>
  403cf4:	sub	x1, x29, #0x8
  403cf8:	add	x2, sp, #0x10
  403cfc:	add	x3, sp, #0x8
  403d00:	mov	x4, sp
  403d04:	mov	x0, x19
  403d08:	stp	x20, x21, [sp]
  403d0c:	bl	4015d0 <iconv@plt>
  403d10:	cmn	x0, #0x1
  403d14:	b.eq	403d8c <ferror@plt+0x268c>  // b.none
  403d18:	mov	x22, x23
  403d1c:	mov	x20, x21
  403d20:	add	x3, sp, #0x8
  403d24:	mov	x4, sp
  403d28:	mov	x0, x19
  403d2c:	mov	x1, xzr
  403d30:	mov	x2, xzr
  403d34:	bl	4015d0 <iconv@plt>
  403d38:	cmn	x0, #0x1
  403d3c:	b.eq	403e04 <ferror@plt+0x2704>  // b.none
  403d40:	mov	x24, x22
  403d44:	mov	x21, x20
  403d48:	ldr	x8, [sp, #8]
  403d4c:	add	x9, x8, #0x1
  403d50:	str	x9, [sp, #8]
  403d54:	strb	wzr, [x8]
  403d58:	ldr	x8, [sp, #8]
  403d5c:	sub	x1, x8, x21
  403d60:	cmp	x1, x24
  403d64:	b.cs	403ec0 <ferror@plt+0x27c0>  // b.hs, b.nlast
  403d68:	mov	x0, x21
  403d6c:	bl	401520 <realloc@plt>
  403d70:	cmp	x0, #0x0
  403d74:	csel	x21, x21, x0, eq  // eq = none
  403d78:	b	403ec0 <ferror@plt+0x27c0>
  403d7c:	bl	4016b0 <__errno_location@plt>
  403d80:	mov	w8, #0xc                   	// #12
  403d84:	str	w8, [x0]
  403d88:	b	403ec0 <ferror@plt+0x27c0>
  403d8c:	bl	4016b0 <__errno_location@plt>
  403d90:	mov	x24, x0
  403d94:	ldr	w8, [x24]
  403d98:	cmp	w8, #0x7
  403d9c:	b.ne	403e94 <ferror@plt+0x2794>  // b.any
  403da0:	lsl	x22, x23, #1
  403da4:	cmp	x22, x23
  403da8:	b.ls	403e7c <ferror@plt+0x277c>  // b.plast
  403dac:	ldr	x23, [sp, #8]
  403db0:	mov	x0, x21
  403db4:	mov	x1, x22
  403db8:	bl	401520 <realloc@plt>
  403dbc:	cbz	x0, 403e7c <ferror@plt+0x277c>
  403dc0:	sub	x8, x23, x21
  403dc4:	add	x9, x0, x8
  403dc8:	mvn	x8, x8
  403dcc:	mov	x20, x0
  403dd0:	add	x8, x22, x8
  403dd4:	sub	x1, x29, #0x8
  403dd8:	add	x2, sp, #0x10
  403ddc:	add	x3, sp, #0x8
  403de0:	mov	x4, sp
  403de4:	mov	x0, x19
  403de8:	stp	x8, x9, [sp]
  403dec:	bl	4015d0 <iconv@plt>
  403df0:	cmn	x0, #0x1
  403df4:	mov	x21, x20
  403df8:	mov	x23, x22
  403dfc:	b.eq	403d94 <ferror@plt+0x2694>  // b.none
  403e00:	b	403d20 <ferror@plt+0x2620>
  403e04:	bl	4016b0 <__errno_location@plt>
  403e08:	mov	x23, x0
  403e0c:	ldr	w8, [x23]
  403e10:	cmp	w8, #0x7
  403e14:	b.ne	403ea0 <ferror@plt+0x27a0>  // b.any
  403e18:	lsl	x24, x22, #1
  403e1c:	cmp	x24, x22
  403e20:	b.ls	403e88 <ferror@plt+0x2788>  // b.plast
  403e24:	ldr	x22, [sp, #8]
  403e28:	mov	x0, x20
  403e2c:	mov	x1, x24
  403e30:	bl	401520 <realloc@plt>
  403e34:	cbz	x0, 403e88 <ferror@plt+0x2788>
  403e38:	sub	x8, x22, x20
  403e3c:	add	x9, x0, x8
  403e40:	mvn	x8, x8
  403e44:	mov	x21, x0
  403e48:	add	x8, x24, x8
  403e4c:	add	x3, sp, #0x8
  403e50:	mov	x4, sp
  403e54:	mov	x0, x19
  403e58:	mov	x1, xzr
  403e5c:	mov	x2, xzr
  403e60:	stp	x8, x9, [sp]
  403e64:	bl	4015d0 <iconv@plt>
  403e68:	cmn	x0, #0x1
  403e6c:	mov	x20, x21
  403e70:	mov	x22, x24
  403e74:	b.eq	403e0c <ferror@plt+0x270c>  // b.none
  403e78:	b	403d48 <ferror@plt+0x2648>
  403e7c:	mov	w8, #0xc                   	// #12
  403e80:	str	w8, [x24]
  403e84:	b	403ea4 <ferror@plt+0x27a4>
  403e88:	mov	w8, #0xc                   	// #12
  403e8c:	str	w8, [x23]
  403e90:	b	403ea0 <ferror@plt+0x27a0>
  403e94:	cmp	w8, #0x16
  403e98:	b.eq	403d18 <ferror@plt+0x2618>  // b.none
  403e9c:	mov	x20, x21
  403ea0:	mov	x21, x20
  403ea4:	bl	4016b0 <__errno_location@plt>
  403ea8:	ldr	w20, [x0]
  403eac:	mov	x19, x0
  403eb0:	mov	x0, x21
  403eb4:	bl	4015f0 <free@plt>
  403eb8:	mov	x21, xzr
  403ebc:	str	w20, [x19]
  403ec0:	mov	x0, x21
  403ec4:	ldp	x20, x19, [sp, #80]
  403ec8:	ldp	x22, x21, [sp, #64]
  403ecc:	ldp	x24, x23, [sp, #48]
  403ed0:	ldp	x29, x30, [sp, #32]
  403ed4:	add	sp, sp, #0x60
  403ed8:	ret
  403edc:	stp	x29, x30, [sp, #-48]!
  403ee0:	stp	x22, x21, [sp, #16]
  403ee4:	stp	x20, x19, [sp, #32]
  403ee8:	ldrb	w8, [x0]
  403eec:	mov	x19, x0
  403ef0:	mov	x29, sp
  403ef4:	cbz	w8, 403f68 <ferror@plt+0x2868>
  403ef8:	mov	x21, x1
  403efc:	mov	x0, x1
  403f00:	mov	x1, x2
  403f04:	mov	x20, x2
  403f08:	bl	402cb0 <ferror@plt+0x15b0>
  403f0c:	cbz	w0, 403f68 <ferror@plt+0x2868>
  403f10:	mov	x0, x20
  403f14:	mov	x1, x21
  403f18:	bl	401650 <iconv_open@plt>
  403f1c:	cmn	x0, #0x1
  403f20:	b.eq	403f88 <ferror@plt+0x2888>  // b.none
  403f24:	mov	x20, x0
  403f28:	mov	x0, x19
  403f2c:	mov	x1, x20
  403f30:	bl	403c90 <ferror@plt+0x2590>
  403f34:	mov	x19, x0
  403f38:	cbz	x0, 403f90 <ferror@plt+0x2890>
  403f3c:	mov	x0, x20
  403f40:	bl	401410 <iconv_close@plt>
  403f44:	tbz	w0, #31, 403fa8 <ferror@plt+0x28a8>
  403f48:	bl	4016b0 <__errno_location@plt>
  403f4c:	ldr	w21, [x0]
  403f50:	mov	x20, x0
  403f54:	mov	x0, x19
  403f58:	bl	4015f0 <free@plt>
  403f5c:	mov	x19, xzr
  403f60:	str	w21, [x20]
  403f64:	b	403fa8 <ferror@plt+0x28a8>
  403f68:	mov	x0, x19
  403f6c:	bl	401540 <strdup@plt>
  403f70:	mov	x19, x0
  403f74:	cbnz	x0, 403fa8 <ferror@plt+0x28a8>
  403f78:	bl	4016b0 <__errno_location@plt>
  403f7c:	mov	w8, #0xc                   	// #12
  403f80:	str	w8, [x0]
  403f84:	b	403fa8 <ferror@plt+0x28a8>
  403f88:	mov	x19, xzr
  403f8c:	b	403fa8 <ferror@plt+0x28a8>
  403f90:	bl	4016b0 <__errno_location@plt>
  403f94:	ldr	w22, [x0]
  403f98:	mov	x21, x0
  403f9c:	mov	x0, x20
  403fa0:	bl	401410 <iconv_close@plt>
  403fa4:	str	w22, [x21]
  403fa8:	mov	x0, x19
  403fac:	ldp	x20, x19, [sp, #32]
  403fb0:	ldp	x22, x21, [sp, #16]
  403fb4:	ldp	x29, x30, [sp], #48
  403fb8:	ret
  403fbc:	stp	x29, x30, [sp, #-32]!
  403fc0:	stp	x20, x19, [sp, #16]
  403fc4:	mov	x19, x1
  403fc8:	mov	w1, wzr
  403fcc:	mov	x2, x19
  403fd0:	mov	x29, sp
  403fd4:	mov	x20, x0
  403fd8:	bl	401660 <memchr@plt>
  403fdc:	sub	x8, x0, x20
  403fe0:	cmp	x0, #0x0
  403fe4:	csinc	x0, x19, x8, eq  // eq = none
  403fe8:	ldp	x20, x19, [sp, #16]
  403fec:	ldp	x29, x30, [sp], #32
  403ff0:	ret
  403ff4:	sub	sp, sp, #0x40
  403ff8:	stp	x29, x30, [sp, #16]
  403ffc:	add	x29, sp, #0x10
  404000:	cmp	x0, #0x0
  404004:	sub	x8, x29, #0x4
  404008:	stp	x20, x19, [sp, #48]
  40400c:	csel	x20, x8, x0, eq  // eq = none
  404010:	mov	x0, x20
  404014:	stp	x22, x21, [sp, #32]
  404018:	mov	x22, x2
  40401c:	mov	x19, x1
  404020:	bl	401390 <mbrtowc@plt>
  404024:	mov	x21, x0
  404028:	cbz	x22, 40404c <ferror@plt+0x294c>
  40402c:	cmn	x21, #0x2
  404030:	b.cc	40404c <ferror@plt+0x294c>  // b.lo, b.ul, b.last
  404034:	mov	w0, wzr
  404038:	bl	404064 <ferror@plt+0x2964>
  40403c:	tbnz	w0, #0, 40404c <ferror@plt+0x294c>
  404040:	ldrb	w8, [x19]
  404044:	mov	w21, #0x1                   	// #1
  404048:	str	w8, [x20]
  40404c:	mov	x0, x21
  404050:	ldp	x20, x19, [sp, #48]
  404054:	ldp	x22, x21, [sp, #32]
  404058:	ldp	x29, x30, [sp, #16]
  40405c:	add	sp, sp, #0x40
  404060:	ret
  404064:	stp	x29, x30, [sp, #-32]!
  404068:	mov	x1, xzr
  40406c:	str	x19, [sp, #16]
  404070:	mov	x29, sp
  404074:	bl	4016f0 <setlocale@plt>
  404078:	cbz	x0, 4040a4 <ferror@plt+0x29a4>
  40407c:	adrp	x1, 404000 <ferror@plt+0x2900>
  404080:	add	x1, x1, #0xaf0
  404084:	mov	x19, x0
  404088:	bl	4015b0 <strcmp@plt>
  40408c:	cbz	w0, 4040ac <ferror@plt+0x29ac>
  404090:	adrp	x1, 404000 <ferror@plt+0x2900>
  404094:	add	x1, x1, #0xaf2
  404098:	mov	x0, x19
  40409c:	bl	4015b0 <strcmp@plt>
  4040a0:	cbz	w0, 4040ac <ferror@plt+0x29ac>
  4040a4:	mov	w0, #0x1                   	// #1
  4040a8:	b	4040b0 <ferror@plt+0x29b0>
  4040ac:	mov	w0, wzr
  4040b0:	ldr	x19, [sp, #16]
  4040b4:	ldp	x29, x30, [sp], #32
  4040b8:	ret
  4040bc:	stp	x29, x30, [sp, #-16]!
  4040c0:	cmn	x0, #0x21
  4040c4:	mov	x29, sp
  4040c8:	b.hi	4040f4 <ferror@plt+0x29f4>  // b.pmore
  4040cc:	add	x0, x0, #0x20
  4040d0:	bl	4014a0 <malloc@plt>
  4040d4:	cbz	x0, 4040f8 <ferror@plt+0x29f8>
  4040d8:	add	x9, x0, #0x10
  4040dc:	and	x9, x9, #0xffffffffffffffe0
  4040e0:	mov	x8, x0
  4040e4:	orr	x0, x9, #0x10
  4040e8:	sub	w8, w0, w8
  4040ec:	sturb	w8, [x0, #-1]
  4040f0:	b	4040f8 <ferror@plt+0x29f8>
  4040f4:	mov	x0, xzr
  4040f8:	ldp	x29, x30, [sp], #16
  4040fc:	ret
  404100:	stp	x29, x30, [sp, #-16]!
  404104:	tst	x0, #0xf
  404108:	mov	x29, sp
  40410c:	b.ne	40412c <ferror@plt+0x2a2c>  // b.any
  404110:	tbnz	w0, #4, 40411c <ferror@plt+0x2a1c>
  404114:	ldp	x29, x30, [sp], #16
  404118:	ret
  40411c:	ldurb	w8, [x0, #-1]
  404120:	sub	x0, x0, x8
  404124:	ldp	x29, x30, [sp], #16
  404128:	b	4015f0 <free@plt>
  40412c:	bl	401570 <abort@plt>
  404130:	stp	x29, x30, [sp, #-32]!
  404134:	str	x19, [sp, #16]
  404138:	mov	x29, sp
  40413c:	mov	w19, w0
  404140:	bl	4014b0 <wcwidth@plt>
  404144:	tbz	w0, #31, 404158 <ferror@plt+0x2a58>
  404148:	mov	w0, w19
  40414c:	bl	401450 <iswcntrl@plt>
  404150:	cmp	w0, #0x0
  404154:	cset	w0, eq  // eq = none
  404158:	ldr	x19, [sp, #16]
  40415c:	ldp	x29, x30, [sp], #32
  404160:	ret
  404164:	stp	x29, x30, [sp, #-48]!
  404168:	str	x21, [sp, #16]
  40416c:	stp	x20, x19, [sp, #32]
  404170:	mov	x8, x1
  404174:	mov	x19, x1
  404178:	ldr	x1, [x8], #24
  40417c:	mov	x20, x0
  404180:	mov	x29, sp
  404184:	cmp	x1, x8
  404188:	b.ne	4041a0 <ferror@plt+0x2aa0>  // b.any
  40418c:	ldr	x2, [x19, #8]
  404190:	add	x21, x20, #0x18
  404194:	mov	x0, x21
  404198:	bl	4013a0 <memcpy@plt>
  40419c:	mov	x1, x21
  4041a0:	str	x1, [x20]
  4041a4:	ldr	x8, [x19, #8]
  4041a8:	str	x8, [x20, #8]
  4041ac:	ldrb	w8, [x19, #16]
  4041b0:	strb	w8, [x20, #16]
  4041b4:	cbz	w8, 4041c0 <ferror@plt+0x2ac0>
  4041b8:	ldr	w8, [x19, #20]
  4041bc:	str	w8, [x20, #20]
  4041c0:	ldp	x20, x19, [sp, #32]
  4041c4:	ldr	x21, [sp, #16]
  4041c8:	ldp	x29, x30, [sp], #48
  4041cc:	ret
  4041d0:	lsr	w8, w0, #3
  4041d4:	adrp	x9, 404000 <ferror@plt+0x2900>
  4041d8:	and	x8, x8, #0x1c
  4041dc:	add	x9, x9, #0xaf8
  4041e0:	ldr	w8, [x9, x8]
  4041e4:	lsr	w8, w8, w0
  4041e8:	and	w0, w8, #0x1
  4041ec:	ret
  4041f0:	sub	sp, sp, #0x60
  4041f4:	stp	x29, x30, [sp, #64]
  4041f8:	str	x19, [sp, #80]
  4041fc:	add	x29, sp, #0x40
  404200:	mov	x19, x0
  404204:	bl	401610 <__ctype_get_mb_cur_max@plt>
  404208:	cmp	x0, #0x2
  40420c:	b.cc	404280 <ferror@plt+0x2b80>  // b.lo, b.ul, b.last
  404210:	mov	x0, sp
  404214:	str	x19, [sp, #16]
  404218:	strb	wzr, [sp]
  40421c:	stur	xzr, [sp, #4]
  404220:	strb	wzr, [sp, #12]
  404224:	bl	403844 <ferror@plt+0x2144>
  404228:	ldrb	w8, [sp, #32]
  40422c:	cbz	w8, 40423c <ferror@plt+0x2b3c>
  404230:	ldr	w8, [sp, #36]
  404234:	mov	x19, xzr
  404238:	cbz	w8, 40426c <ferror@plt+0x2b6c>
  40423c:	mov	x19, xzr
  404240:	ldp	x9, x8, [sp, #16]
  404244:	mov	x0, sp
  404248:	add	x19, x19, #0x1
  40424c:	strb	wzr, [sp, #12]
  404250:	add	x8, x9, x8
  404254:	str	x8, [sp, #16]
  404258:	bl	403844 <ferror@plt+0x2144>
  40425c:	ldrb	w9, [sp, #32]
  404260:	ldr	w8, [sp, #36]
  404264:	cbz	w9, 404240 <ferror@plt+0x2b40>
  404268:	cbnz	w8, 404240 <ferror@plt+0x2b40>
  40426c:	mov	x0, x19
  404270:	ldr	x19, [sp, #80]
  404274:	ldp	x29, x30, [sp, #64]
  404278:	add	sp, sp, #0x60
  40427c:	ret
  404280:	mov	x0, x19
  404284:	ldr	x19, [sp, #80]
  404288:	ldp	x29, x30, [sp, #64]
  40428c:	add	sp, sp, #0x60
  404290:	b	4013c0 <strlen@plt>
  404294:	nop
  404298:	stp	x29, x30, [sp, #-64]!
  40429c:	mov	x29, sp
  4042a0:	stp	x19, x20, [sp, #16]
  4042a4:	adrp	x20, 414000 <ferror@plt+0x12900>
  4042a8:	add	x20, x20, #0xdf0
  4042ac:	stp	x21, x22, [sp, #32]
  4042b0:	adrp	x21, 414000 <ferror@plt+0x12900>
  4042b4:	add	x21, x21, #0xde8
  4042b8:	sub	x20, x20, x21
  4042bc:	mov	w22, w0
  4042c0:	stp	x23, x24, [sp, #48]
  4042c4:	mov	x23, x1
  4042c8:	mov	x24, x2
  4042cc:	bl	401358 <mbrtowc@plt-0x38>
  4042d0:	cmp	xzr, x20, asr #3
  4042d4:	b.eq	404300 <ferror@plt+0x2c00>  // b.none
  4042d8:	asr	x20, x20, #3
  4042dc:	mov	x19, #0x0                   	// #0
  4042e0:	ldr	x3, [x21, x19, lsl #3]
  4042e4:	mov	x2, x24
  4042e8:	add	x19, x19, #0x1
  4042ec:	mov	x1, x23
  4042f0:	mov	w0, w22
  4042f4:	blr	x3
  4042f8:	cmp	x20, x19
  4042fc:	b.ne	4042e0 <ferror@plt+0x2be0>  // b.any
  404300:	ldp	x19, x20, [sp, #16]
  404304:	ldp	x21, x22, [sp, #32]
  404308:	ldp	x23, x24, [sp, #48]
  40430c:	ldp	x29, x30, [sp], #64
  404310:	ret
  404314:	nop
  404318:	ret
  40431c:	nop
  404320:	adrp	x2, 415000 <ferror@plt+0x13900>
  404324:	mov	x1, #0x0                   	// #0
  404328:	ldr	x2, [x2, #456]
  40432c:	b	401430 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404330 <.fini>:
  404330:	stp	x29, x30, [sp, #-16]!
  404334:	mov	x29, sp
  404338:	ldp	x29, x30, [sp], #16
  40433c:	ret
