Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_sel_2out_1in_tb_behav xil_defaultlib.reg_sel_2out_1in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8554] selected assignment statement does not cover all choices; 'others' clause is needed [C:/Users/Work/Documents/Denmark/University/Semester 4/DDSP/Assignment_2/Assignment_2.srcs/sources_1/new/dmux_2to4.vhd:46]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_sel_2out_1in_tb in library work failed.
