Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 14 02:56:24 2025
| Host         : DESKTOP-QHTSA1Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2048 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.984        0.000                      0                   30        0.321        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.984        0.000                      0                   30        0.321        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 2.347ns (58.220%)  route 1.684ns (41.780%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.739     6.431    counter_reg_n_0_[1]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.087 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    counter_reg[4]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[8]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    counter_reg[12]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    counter_reg[16]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.543    counter_reg[20]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    counter_reg[24]_i_2_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.990 r  counter_reg[28]_i_5/O[1]
                         net (fo=1, routed)           0.945     8.936    data0[26]
    SLICE_X48Y96         LUT4 (Prop_lut4_I3_O)        0.331     9.267 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.267    counter[26]
    SLICE_X48Y96         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.075    15.251    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.249ns (32.693%)  route 2.571ns (67.307%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.478     5.713 f  counter_reg[28]/Q
                         net (fo=2, routed)           1.008     6.721    counter_reg_n_0_[28]
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.321     7.042 r  counter[28]_i_9/O
                         net (fo=1, routed)           0.446     7.488    counter[28]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.814 r  counter[28]_i_4/O
                         net (fo=29, routed)          1.117     8.931    counter[28]_i_4_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.124     9.055 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.055    counter[13]
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.031    15.190    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.249ns (32.219%)  route 2.628ns (67.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.478     5.713 f  counter_reg[28]/Q
                         net (fo=2, routed)           1.008     6.721    counter_reg_n_0_[28]
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.321     7.042 r  counter[28]_i_9/O
                         net (fo=1, routed)           0.446     7.488    counter[28]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.814 r  counter[28]_i_4/O
                         net (fo=29, routed)          1.173     8.987    counter[28]_i_4_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.124     9.111 r  counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.111    counter[10]
    SLICE_X50Y92         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.933    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.077    15.250    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 2.323ns (59.710%)  route 1.567ns (40.290%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.739     6.431    counter_reg_n_0_[1]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.087 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    counter_reg[4]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[8]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    counter_reg[12]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    counter_reg[16]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.543    counter_reg[20]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    counter_reg[24]_i_2_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.970 r  counter_reg[28]_i_5/O[3]
                         net (fo=1, routed)           0.829     8.798    data0[28]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.328     9.126 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.126    counter[28]
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.934    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.118    15.275    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.277ns (33.183%)  route 2.571ns (66.817%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.478     5.713 f  counter_reg[28]/Q
                         net (fo=2, routed)           1.008     6.721    counter_reg_n_0_[28]
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.321     7.042 r  counter[28]_i_9/O
                         net (fo=1, routed)           0.446     7.488    counter[28]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.814 r  counter[28]_i_4/O
                         net (fo=29, routed)          1.117     8.931    counter[28]_i_4_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I2_O)        0.152     9.083 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.083    counter[9]
    SLICE_X48Y93         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.075    15.234    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.249ns (32.302%)  route 2.618ns (67.698%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.478     5.713 f  counter_reg[28]/Q
                         net (fo=2, routed)           1.008     6.721    counter_reg_n_0_[28]
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.321     7.042 r  counter[28]_i_9/O
                         net (fo=1, routed)           0.446     7.488    counter[28]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.814 r  counter[28]_i_4/O
                         net (fo=29, routed)          1.163     8.977    counter[28]_i_4_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.124     9.101 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.101    counter[5]
    SLICE_X50Y92         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.933    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.081    15.254    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.275ns (32.670%)  route 2.628ns (67.329%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.478     5.713 f  counter_reg[28]/Q
                         net (fo=2, routed)           1.008     6.721    counter_reg_n_0_[28]
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.321     7.042 r  counter[28]_i_9/O
                         net (fo=1, routed)           0.446     7.488    counter[28]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.814 r  counter[28]_i_4/O
                         net (fo=29, routed)          1.173     8.987    counter[28]_i_4_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.150     9.137 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.137    counter[6]
    SLICE_X50Y92         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.933    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.118    15.291    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.277ns (32.789%)  route 2.618ns (67.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.478     5.713 f  counter_reg[28]/Q
                         net (fo=2, routed)           1.008     6.721    counter_reg_n_0_[28]
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.321     7.042 r  counter[28]_i_9/O
                         net (fo=1, routed)           0.446     7.488    counter[28]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.814 r  counter[28]_i_4/O
                         net (fo=29, routed)          1.163     8.977    counter[28]_i_4_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.152     9.129 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.129    counter[7]
    SLICE_X50Y92         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.933    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  counter_reg[7]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)        0.118    15.291    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 2.231ns (58.744%)  route 1.567ns (41.256%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.739     6.431    counter_reg_n_0_[1]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.087 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    counter_reg[4]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[8]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    counter_reg[12]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    counter_reg[16]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.543    counter_reg[20]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    counter_reg[24]_i_2_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.878 r  counter_reg[28]_i_5/O[0]
                         net (fo=1, routed)           0.828     8.707    data0[25]
    SLICE_X48Y96         LUT4 (Prop_lut4_I3_O)        0.327     9.034 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.034    counter[25]
    SLICE_X48Y96         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.075    15.251    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.249ns (33.520%)  route 2.477ns (66.480%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.478     5.713 f  counter_reg[28]/Q
                         net (fo=2, routed)           1.008     6.721    counter_reg_n_0_[28]
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.321     7.042 r  counter[28]_i_9/O
                         net (fo=1, routed)           0.446     7.488    counter[28]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.814 r  counter[28]_i_4/O
                         net (fo=29, routed)          1.023     8.837    counter[28]_i_4_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.961 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.961    counter[11]
    SLICE_X48Y92         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.935    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.031    15.189    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  slow_clk_reg/Q
                         net (fo=2, routed)           0.233     1.882    slow_clk_reg_n_0_BUFG_inst_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.927    slow_clk_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  slow_clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121     1.605    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.304%)  route 0.264ns (58.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.109     1.734    counter_reg_n_0_[0]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.779 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.155     1.935    counter[0]
    SLICE_X49Y92         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.063     1.547    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.235ns (41.238%)  route 0.335ns (58.762%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  counter_reg[13]/Q
                         net (fo=2, routed)           0.164     1.791    counter_reg_n_0_[13]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  counter[28]_i_2/O
                         net (fo=29, routed)          0.170     2.006    counter[28]_i_2_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.049     2.055 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.055    counter[4]
    SLICE_X48Y92         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.107     1.607    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.237ns (41.178%)  route 0.339ns (58.822%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  counter_reg[13]/Q
                         net (fo=2, routed)           0.164     1.791    counter_reg_n_0_[13]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  counter[28]_i_2/O
                         net (fo=29, routed)          0.174     2.010    counter[28]_i_2_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.051     2.061 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.061    counter[3]
    SLICE_X48Y92         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.107     1.607    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.823%)  route 0.335ns (59.177%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  counter_reg[13]/Q
                         net (fo=2, routed)           0.164     1.791    counter_reg_n_0_[13]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  counter[28]_i_2/O
                         net (fo=29, routed)          0.170     2.006    counter[28]_i_2_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.045     2.051 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.051    counter[2]
    SLICE_X48Y92         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.092     1.592    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.558%)  route 0.339ns (59.442%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  counter_reg[13]/Q
                         net (fo=2, routed)           0.164     1.791    counter_reg_n_0_[13]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  counter[28]_i_2/O
                         net (fo=29, routed)          0.174     2.010    counter[28]_i_2_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.055    counter[1]
    SLICE_X48Y92         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.092     1.592    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.234ns (41.002%)  route 0.337ns (58.998%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  counter_reg[13]/Q
                         net (fo=2, routed)           0.164     1.791    counter_reg_n_0_[13]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  counter[28]_i_2/O
                         net (fo=29, routed)          0.172     2.008    counter[28]_i_2_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.048     2.056 r  counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.056    counter[15]
    SLICE_X48Y93         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.107     1.592    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.690%)  route 0.337ns (59.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  counter_reg[13]/Q
                         net (fo=2, routed)           0.164     1.791    counter_reg_n_0_[13]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  counter[28]_i_2/O
                         net (fo=29, routed)          0.172     2.008    counter[28]_i_2_n_0
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.045     2.053 r  counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.053    counter[12]
    SLICE_X48Y93         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.091     1.576    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.062     1.688    counter_reg_n_0_[23]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.960    data0[23]
    SLICE_X48Y96         LUT4 (Prop_lut4_I3_O)        0.108     2.068 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.068    counter[23]
    SLICE_X48Y96         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.092     1.577    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.294ns (46.129%)  route 0.343ns (53.871%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.148     1.631 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.157     1.788    counter_reg_n_0_[6]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.098     1.886 r  counter[28]_i_3/O
                         net (fo=29, routed)          0.186     2.073    counter[28]_i_3_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.048     2.121 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.121    counter[6]
    SLICE_X50Y92         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y92         FDCE (Hold_fdce_C_D)         0.131     1.614    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y92    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    counter_reg[13]/C



