Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e140b8fcabb04eadabe538b606eeda7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim_behav xil_defaultlib.Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ParsareNumere
Compiling module xil_defaultlib.RegExp16
Compiling module xil_defaultlib.RegMant48
Compiling module xil_defaultlib.ComparaExponenti
Compiling module xil_defaultlib.Concatenare
Compiling module xil_defaultlib.RegMant57
Compiling module xil_defaultlib.RegVal9
Compiling module xil_defaultlib.AlegeExponent
Compiling module xil_defaultlib.AliniereMantise
Compiling module xil_defaultlib.RegExp8
Compiling module xil_defaultlib.AdunaMantise
Compiling module xil_defaultlib.RegMant26
Compiling module xil_defaultlib.Normalizare
Compiling module xil_defaultlib.AjustareExponent
Compiling module xil_defaultlib.RegMant24
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim_behav
