#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Fugt */
Fugt__0__DM__MASK EQU 0x07
Fugt__0__DM__SHIFT EQU 0
Fugt__0__DR EQU CYREG_PRT2_DR
Fugt__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Fugt__0__HSIOM_MASK EQU 0x0000000F
Fugt__0__HSIOM_SHIFT EQU 0
Fugt__0__INTCFG EQU CYREG_PRT2_INTCFG
Fugt__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Fugt__0__MASK EQU 0x01
Fugt__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fugt__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fugt__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fugt__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fugt__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fugt__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fugt__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fugt__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fugt__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fugt__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fugt__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fugt__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fugt__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fugt__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fugt__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fugt__0__PC EQU CYREG_PRT2_PC
Fugt__0__PC2 EQU CYREG_PRT2_PC2
Fugt__0__PORT EQU 2
Fugt__0__PS EQU CYREG_PRT2_PS
Fugt__0__SHIFT EQU 0
Fugt__DR EQU CYREG_PRT2_DR
Fugt__INTCFG EQU CYREG_PRT2_INTCFG
Fugt__INTSTAT EQU CYREG_PRT2_INTSTAT
Fugt__MASK EQU 0x01
Fugt__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fugt__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fugt__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fugt__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fugt__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fugt__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fugt__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fugt__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fugt__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fugt__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fugt__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fugt__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fugt__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fugt__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fugt__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fugt__PC EQU CYREG_PRT2_PC
Fugt__PC2 EQU CYREG_PRT2_PC2
Fugt__PORT EQU 2
Fugt__PS EQU CYREG_PRT2_PS
Fugt__SHIFT EQU 0

/* Rx_1 */
Rx_1__0__DM__MASK EQU 0x7000
Rx_1__0__DM__SHIFT EQU 12
Rx_1__0__DR EQU CYREG_PRT0_DR
Rx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rx_1__0__HSIOM_MASK EQU 0x000F0000
Rx_1__0__HSIOM_SHIFT EQU 16
Rx_1__0__INTCFG EQU CYREG_PRT0_INTCFG
Rx_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rx_1__0__MASK EQU 0x10
Rx_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_1__0__PC EQU CYREG_PRT0_PC
Rx_1__0__PC2 EQU CYREG_PRT0_PC2
Rx_1__0__PORT EQU 0
Rx_1__0__PS EQU CYREG_PRT0_PS
Rx_1__0__SHIFT EQU 4
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INTCFG EQU CYREG_PRT0_INTCFG
Rx_1__INTSTAT EQU CYREG_PRT0_INTSTAT
Rx_1__MASK EQU 0x10
Rx_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_1__PC EQU CYREG_PRT0_PC
Rx_1__PC2 EQU CYREG_PRT0_PC2
Rx_1__PORT EQU 0
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 4

/* Tx_1 */
Tx_1__0__DM__MASK EQU 0x38000
Tx_1__0__DM__SHIFT EQU 15
Tx_1__0__DR EQU CYREG_PRT0_DR
Tx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Tx_1__0__HSIOM_MASK EQU 0x00F00000
Tx_1__0__HSIOM_SHIFT EQU 20
Tx_1__0__INTCFG EQU CYREG_PRT0_INTCFG
Tx_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Tx_1__0__MASK EQU 0x20
Tx_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Tx_1__0__OUT_SEL_SHIFT EQU 10
Tx_1__0__OUT_SEL_VAL EQU 1
Tx_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Tx_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Tx_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Tx_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Tx_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Tx_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Tx_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Tx_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Tx_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Tx_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Tx_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Tx_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Tx_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Tx_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Tx_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Tx_1__0__PC EQU CYREG_PRT0_PC
Tx_1__0__PC2 EQU CYREG_PRT0_PC2
Tx_1__0__PORT EQU 0
Tx_1__0__PS EQU CYREG_PRT0_PS
Tx_1__0__SHIFT EQU 5
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INTCFG EQU CYREG_PRT0_INTCFG
Tx_1__INTSTAT EQU CYREG_PRT0_INTSTAT
Tx_1__MASK EQU 0x20
Tx_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Tx_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Tx_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Tx_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Tx_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Tx_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Tx_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Tx_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Tx_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Tx_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Tx_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Tx_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Tx_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Tx_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Tx_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Tx_1__PC EQU CYREG_PRT0_PC
Tx_1__PC2 EQU CYREG_PRT0_PC2
Tx_1__PORT EQU 0
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 5

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_03
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_03
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_03
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
UART_BUART_sRX_RxShifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
UART_BUART_sRX_RxShifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
UART_BUART_sRX_RxShifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
UART_BUART_sRX_RxShifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
UART_BUART_sRX_RxShifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_BUART_sRX_RxShifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
UART_BUART_sRX_RxShifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_00
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_00
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_00
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_00
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_00
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_00
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_00
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_02
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_02
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_01
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_01
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_01
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_01
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_01
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_01
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_01
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_01

/* UART_IntClock */
UART_IntClock__DIVIDER_MASK EQU 0x0000FFFF
UART_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_IntClock__ENABLE_MASK EQU 0x80000000
UART_IntClock__MASK EQU 0x80000000
UART_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* UART_RXInternalInterrupt */
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_TXInternalInterrupt */
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_TXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC00000
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* isr_EOC */
isr_EOC__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_EOC__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_EOC__INTC_MASK EQU 0x08
isr_EOC__INTC_NUMBER EQU 3
isr_EOC__INTC_PRIOR_MASK EQU 0xC0000000
isr_EOC__INTC_PRIOR_NUM EQU 1
isr_EOC__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_EOC__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_EOC__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Lysfoler */
Lysfoler__0__DM__MASK EQU 0x38000
Lysfoler__0__DM__SHIFT EQU 15
Lysfoler__0__DR EQU CYREG_PRT2_DR
Lysfoler__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Lysfoler__0__HSIOM_MASK EQU 0x00F00000
Lysfoler__0__HSIOM_SHIFT EQU 20
Lysfoler__0__INTCFG EQU CYREG_PRT2_INTCFG
Lysfoler__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Lysfoler__0__MASK EQU 0x20
Lysfoler__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Lysfoler__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Lysfoler__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Lysfoler__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Lysfoler__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Lysfoler__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Lysfoler__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Lysfoler__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Lysfoler__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Lysfoler__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Lysfoler__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Lysfoler__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Lysfoler__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Lysfoler__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Lysfoler__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Lysfoler__0__PC EQU CYREG_PRT2_PC
Lysfoler__0__PC2 EQU CYREG_PRT2_PC2
Lysfoler__0__PORT EQU 2
Lysfoler__0__PS EQU CYREG_PRT2_PS
Lysfoler__0__SHIFT EQU 5
Lysfoler__DR EQU CYREG_PRT2_DR
Lysfoler__INTCFG EQU CYREG_PRT2_INTCFG
Lysfoler__INTSTAT EQU CYREG_PRT2_INTSTAT
Lysfoler__MASK EQU 0x20
Lysfoler__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Lysfoler__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Lysfoler__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Lysfoler__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Lysfoler__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Lysfoler__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Lysfoler__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Lysfoler__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Lysfoler__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Lysfoler__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Lysfoler__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Lysfoler__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Lysfoler__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Lysfoler__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Lysfoler__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Lysfoler__PC EQU CYREG_PRT2_PC
Lysfoler__PC2 EQU CYREG_PRT2_PC2
Lysfoler__PORT EQU 2
Lysfoler__PS EQU CYREG_PRT2_PS
Lysfoler__SHIFT EQU 5

/* isr_UART */
isr_UART__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_UART__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_UART__INTC_MASK EQU 0x02
isr_UART__INTC_NUMBER EQU 1
isr_UART__INTC_PRIOR_MASK EQU 0xC000
isr_UART__INTC_PRIOR_NUM EQU 0
isr_UART__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_UART__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_UART__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* waterPump */
waterPump__0__DM__MASK EQU 0x38
waterPump__0__DM__SHIFT EQU 3
waterPump__0__DR EQU CYREG_PRT0_DR
waterPump__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
waterPump__0__HSIOM_MASK EQU 0x000000F0
waterPump__0__HSIOM_SHIFT EQU 4
waterPump__0__INTCFG EQU CYREG_PRT0_INTCFG
waterPump__0__INTSTAT EQU CYREG_PRT0_INTSTAT
waterPump__0__MASK EQU 0x02
waterPump__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
waterPump__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
waterPump__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
waterPump__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
waterPump__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
waterPump__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
waterPump__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
waterPump__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
waterPump__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
waterPump__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
waterPump__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
waterPump__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
waterPump__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
waterPump__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
waterPump__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
waterPump__0__PC EQU CYREG_PRT0_PC
waterPump__0__PC2 EQU CYREG_PRT0_PC2
waterPump__0__PORT EQU 0
waterPump__0__PS EQU CYREG_PRT0_PS
waterPump__0__SHIFT EQU 1
waterPump__DR EQU CYREG_PRT0_DR
waterPump__INTCFG EQU CYREG_PRT0_INTCFG
waterPump__INTSTAT EQU CYREG_PRT0_INTSTAT
waterPump__MASK EQU 0x02
waterPump__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
waterPump__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
waterPump__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
waterPump__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
waterPump__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
waterPump__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
waterPump__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
waterPump__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
waterPump__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
waterPump__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
waterPump__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
waterPump__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
waterPump__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
waterPump__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
waterPump__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
waterPump__PC EQU CYREG_PRT0_PC
waterPump__PC2 EQU CYREG_PRT0_PC2
waterPump__PORT EQU 0
waterPump__PS EQU CYREG_PRT0_PS
waterPump__SHIFT EQU 1

/* temperatur */
temperatur__0__DM__MASK EQU 0x7000
temperatur__0__DM__SHIFT EQU 12
temperatur__0__DR EQU CYREG_PRT2_DR
temperatur__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
temperatur__0__HSIOM_MASK EQU 0x000F0000
temperatur__0__HSIOM_SHIFT EQU 16
temperatur__0__INTCFG EQU CYREG_PRT2_INTCFG
temperatur__0__INTSTAT EQU CYREG_PRT2_INTSTAT
temperatur__0__MASK EQU 0x10
temperatur__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
temperatur__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
temperatur__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
temperatur__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
temperatur__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
temperatur__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
temperatur__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
temperatur__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
temperatur__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
temperatur__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
temperatur__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
temperatur__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
temperatur__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
temperatur__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
temperatur__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
temperatur__0__PC EQU CYREG_PRT2_PC
temperatur__0__PC2 EQU CYREG_PRT2_PC2
temperatur__0__PORT EQU 2
temperatur__0__PS EQU CYREG_PRT2_PS
temperatur__0__SHIFT EQU 4
temperatur__DR EQU CYREG_PRT2_DR
temperatur__INTCFG EQU CYREG_PRT2_INTCFG
temperatur__INTSTAT EQU CYREG_PRT2_INTSTAT
temperatur__MASK EQU 0x10
temperatur__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
temperatur__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
temperatur__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
temperatur__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
temperatur__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
temperatur__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
temperatur__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
temperatur__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
temperatur__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
temperatur__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
temperatur__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
temperatur__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
temperatur__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
temperatur__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
temperatur__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
temperatur__PC EQU CYREG_PRT2_PC
temperatur__PC2 EQU CYREG_PRT2_PC2
temperatur__PORT EQU 2
temperatur__PS EQU CYREG_PRT2_PS
temperatur__SHIFT EQU 4

/* ADC_SAR_Seq_1_Bypass */
ADC_SAR_Seq_1_Bypass__0__DM__MASK EQU 0xE00000
ADC_SAR_Seq_1_Bypass__0__DM__SHIFT EQU 21
ADC_SAR_Seq_1_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT EQU 28
ADC_SAR_Seq_1_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__0__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__0__PORT EQU 1
ADC_SAR_Seq_1_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__0__SHIFT EQU 7
ADC_SAR_Seq_1_Bypass__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__PORT EQU 1
ADC_SAR_Seq_1_Bypass__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__SHIFT EQU 7

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN EQU 4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN EQU 6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN EQU 5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_Seq_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Niveau_vandtank */
Niveau_vandtank__0__DM__MASK EQU 0x1C0000
Niveau_vandtank__0__DM__SHIFT EQU 18
Niveau_vandtank__0__DR EQU CYREG_PRT2_DR
Niveau_vandtank__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Niveau_vandtank__0__HSIOM_MASK EQU 0x0F000000
Niveau_vandtank__0__HSIOM_SHIFT EQU 24
Niveau_vandtank__0__INTCFG EQU CYREG_PRT2_INTCFG
Niveau_vandtank__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Niveau_vandtank__0__MASK EQU 0x40
Niveau_vandtank__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Niveau_vandtank__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Niveau_vandtank__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Niveau_vandtank__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Niveau_vandtank__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Niveau_vandtank__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Niveau_vandtank__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Niveau_vandtank__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Niveau_vandtank__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Niveau_vandtank__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Niveau_vandtank__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Niveau_vandtank__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Niveau_vandtank__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Niveau_vandtank__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Niveau_vandtank__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Niveau_vandtank__0__PC EQU CYREG_PRT2_PC
Niveau_vandtank__0__PC2 EQU CYREG_PRT2_PC2
Niveau_vandtank__0__PORT EQU 2
Niveau_vandtank__0__PS EQU CYREG_PRT2_PS
Niveau_vandtank__0__SHIFT EQU 6
Niveau_vandtank__DR EQU CYREG_PRT2_DR
Niveau_vandtank__INTCFG EQU CYREG_PRT2_INTCFG
Niveau_vandtank__INTSTAT EQU CYREG_PRT2_INTSTAT
Niveau_vandtank__MASK EQU 0x40
Niveau_vandtank__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Niveau_vandtank__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Niveau_vandtank__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Niveau_vandtank__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Niveau_vandtank__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Niveau_vandtank__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Niveau_vandtank__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Niveau_vandtank__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Niveau_vandtank__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Niveau_vandtank__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Niveau_vandtank__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Niveau_vandtank__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Niveau_vandtank__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Niveau_vandtank__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Niveau_vandtank__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Niveau_vandtank__PC EQU CYREG_PRT2_PC
Niveau_vandtank__PC2 EQU CYREG_PRT2_PC2
Niveau_vandtank__PORT EQU 2
Niveau_vandtank__PS EQU CYREG_PRT2_PS
Niveau_vandtank__SHIFT EQU 6

/* stromstyring_plus */
stromstyring_plus__0__DM__MASK EQU 0xE00000
stromstyring_plus__0__DM__SHIFT EQU 21
stromstyring_plus__0__DR EQU CYREG_PRT2_DR
stromstyring_plus__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
stromstyring_plus__0__HSIOM_MASK EQU 0xF0000000
stromstyring_plus__0__HSIOM_SHIFT EQU 28
stromstyring_plus__0__INTCFG EQU CYREG_PRT2_INTCFG
stromstyring_plus__0__INTSTAT EQU CYREG_PRT2_INTSTAT
stromstyring_plus__0__MASK EQU 0x80
stromstyring_plus__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
stromstyring_plus__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
stromstyring_plus__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
stromstyring_plus__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
stromstyring_plus__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
stromstyring_plus__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
stromstyring_plus__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
stromstyring_plus__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
stromstyring_plus__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
stromstyring_plus__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
stromstyring_plus__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
stromstyring_plus__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
stromstyring_plus__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
stromstyring_plus__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
stromstyring_plus__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
stromstyring_plus__0__PC EQU CYREG_PRT2_PC
stromstyring_plus__0__PC2 EQU CYREG_PRT2_PC2
stromstyring_plus__0__PORT EQU 2
stromstyring_plus__0__PS EQU CYREG_PRT2_PS
stromstyring_plus__0__SHIFT EQU 7
stromstyring_plus__DR EQU CYREG_PRT2_DR
stromstyring_plus__INTCFG EQU CYREG_PRT2_INTCFG
stromstyring_plus__INTSTAT EQU CYREG_PRT2_INTSTAT
stromstyring_plus__MASK EQU 0x80
stromstyring_plus__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
stromstyring_plus__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
stromstyring_plus__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
stromstyring_plus__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
stromstyring_plus__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
stromstyring_plus__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
stromstyring_plus__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
stromstyring_plus__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
stromstyring_plus__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
stromstyring_plus__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
stromstyring_plus__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
stromstyring_plus__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
stromstyring_plus__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
stromstyring_plus__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
stromstyring_plus__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
stromstyring_plus__PC EQU CYREG_PRT2_PC
stromstyring_plus__PC2 EQU CYREG_PRT2_PC2
stromstyring_plus__PORT EQU 2
stromstyring_plus__PS EQU CYREG_PRT2_PS
stromstyring_plus__SHIFT EQU 7

/* Rotor_motor1_plus_BLK */
Rotor_motor1_plus_BLK__0__DM__MASK EQU 0x1C0
Rotor_motor1_plus_BLK__0__DM__SHIFT EQU 6
Rotor_motor1_plus_BLK__0__DR EQU CYREG_PRT0_DR
Rotor_motor1_plus_BLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rotor_motor1_plus_BLK__0__HSIOM_MASK EQU 0x00000F00
Rotor_motor1_plus_BLK__0__HSIOM_SHIFT EQU 8
Rotor_motor1_plus_BLK__0__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor1_plus_BLK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor1_plus_BLK__0__MASK EQU 0x04
Rotor_motor1_plus_BLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor1_plus_BLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor1_plus_BLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor1_plus_BLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor1_plus_BLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor1_plus_BLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor1_plus_BLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor1_plus_BLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor1_plus_BLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor1_plus_BLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor1_plus_BLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor1_plus_BLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor1_plus_BLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor1_plus_BLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor1_plus_BLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor1_plus_BLK__0__PC EQU CYREG_PRT0_PC
Rotor_motor1_plus_BLK__0__PC2 EQU CYREG_PRT0_PC2
Rotor_motor1_plus_BLK__0__PORT EQU 0
Rotor_motor1_plus_BLK__0__PS EQU CYREG_PRT0_PS
Rotor_motor1_plus_BLK__0__SHIFT EQU 2
Rotor_motor1_plus_BLK__DR EQU CYREG_PRT0_DR
Rotor_motor1_plus_BLK__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor1_plus_BLK__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor1_plus_BLK__MASK EQU 0x04
Rotor_motor1_plus_BLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor1_plus_BLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor1_plus_BLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor1_plus_BLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor1_plus_BLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor1_plus_BLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor1_plus_BLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor1_plus_BLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor1_plus_BLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor1_plus_BLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor1_plus_BLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor1_plus_BLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor1_plus_BLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor1_plus_BLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor1_plus_BLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor1_plus_BLK__PC EQU CYREG_PRT0_PC
Rotor_motor1_plus_BLK__PC2 EQU CYREG_PRT0_PC2
Rotor_motor1_plus_BLK__PORT EQU 0
Rotor_motor1_plus_BLK__PS EQU CYREG_PRT0_PS
Rotor_motor1_plus_BLK__SHIFT EQU 2

/* Rotor_motor2_plus_RED */
Rotor_motor2_plus_RED__0__DM__MASK EQU 0x1C0000
Rotor_motor2_plus_RED__0__DM__SHIFT EQU 18
Rotor_motor2_plus_RED__0__DR EQU CYREG_PRT0_DR
Rotor_motor2_plus_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rotor_motor2_plus_RED__0__HSIOM_MASK EQU 0x0F000000
Rotor_motor2_plus_RED__0__HSIOM_SHIFT EQU 24
Rotor_motor2_plus_RED__0__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor2_plus_RED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor2_plus_RED__0__MASK EQU 0x40
Rotor_motor2_plus_RED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor2_plus_RED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor2_plus_RED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor2_plus_RED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor2_plus_RED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor2_plus_RED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor2_plus_RED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor2_plus_RED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor2_plus_RED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor2_plus_RED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor2_plus_RED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor2_plus_RED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor2_plus_RED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor2_plus_RED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor2_plus_RED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor2_plus_RED__0__PC EQU CYREG_PRT0_PC
Rotor_motor2_plus_RED__0__PC2 EQU CYREG_PRT0_PC2
Rotor_motor2_plus_RED__0__PORT EQU 0
Rotor_motor2_plus_RED__0__PS EQU CYREG_PRT0_PS
Rotor_motor2_plus_RED__0__SHIFT EQU 6
Rotor_motor2_plus_RED__DR EQU CYREG_PRT0_DR
Rotor_motor2_plus_RED__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor2_plus_RED__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor2_plus_RED__MASK EQU 0x40
Rotor_motor2_plus_RED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor2_plus_RED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor2_plus_RED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor2_plus_RED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor2_plus_RED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor2_plus_RED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor2_plus_RED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor2_plus_RED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor2_plus_RED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor2_plus_RED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor2_plus_RED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor2_plus_RED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor2_plus_RED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor2_plus_RED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor2_plus_RED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor2_plus_RED__PC EQU CYREG_PRT0_PC
Rotor_motor2_plus_RED__PC2 EQU CYREG_PRT0_PC2
Rotor_motor2_plus_RED__PORT EQU 0
Rotor_motor2_plus_RED__PS EQU CYREG_PRT0_PS
Rotor_motor2_plus_RED__SHIFT EQU 6

/* Rotor_motor1_minus_GRN */
Rotor_motor1_minus_GRN__0__DM__MASK EQU 0xE00
Rotor_motor1_minus_GRN__0__DM__SHIFT EQU 9
Rotor_motor1_minus_GRN__0__DR EQU CYREG_PRT0_DR
Rotor_motor1_minus_GRN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rotor_motor1_minus_GRN__0__HSIOM_MASK EQU 0x0000F000
Rotor_motor1_minus_GRN__0__HSIOM_SHIFT EQU 12
Rotor_motor1_minus_GRN__0__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor1_minus_GRN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor1_minus_GRN__0__MASK EQU 0x08
Rotor_motor1_minus_GRN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor1_minus_GRN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor1_minus_GRN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor1_minus_GRN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor1_minus_GRN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor1_minus_GRN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor1_minus_GRN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor1_minus_GRN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor1_minus_GRN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor1_minus_GRN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor1_minus_GRN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor1_minus_GRN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor1_minus_GRN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor1_minus_GRN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor1_minus_GRN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor1_minus_GRN__0__PC EQU CYREG_PRT0_PC
Rotor_motor1_minus_GRN__0__PC2 EQU CYREG_PRT0_PC2
Rotor_motor1_minus_GRN__0__PORT EQU 0
Rotor_motor1_minus_GRN__0__PS EQU CYREG_PRT0_PS
Rotor_motor1_minus_GRN__0__SHIFT EQU 3
Rotor_motor1_minus_GRN__DR EQU CYREG_PRT0_DR
Rotor_motor1_minus_GRN__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor1_minus_GRN__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor1_minus_GRN__MASK EQU 0x08
Rotor_motor1_minus_GRN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor1_minus_GRN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor1_minus_GRN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor1_minus_GRN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor1_minus_GRN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor1_minus_GRN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor1_minus_GRN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor1_minus_GRN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor1_minus_GRN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor1_minus_GRN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor1_minus_GRN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor1_minus_GRN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor1_minus_GRN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor1_minus_GRN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor1_minus_GRN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor1_minus_GRN__PC EQU CYREG_PRT0_PC
Rotor_motor1_minus_GRN__PC2 EQU CYREG_PRT0_PC2
Rotor_motor1_minus_GRN__PORT EQU 0
Rotor_motor1_minus_GRN__PS EQU CYREG_PRT0_PS
Rotor_motor1_minus_GRN__SHIFT EQU 3

/* Rotor_motor2_minus_BLU */
Rotor_motor2_minus_BLU__0__DM__MASK EQU 0xE00000
Rotor_motor2_minus_BLU__0__DM__SHIFT EQU 21
Rotor_motor2_minus_BLU__0__DR EQU CYREG_PRT0_DR
Rotor_motor2_minus_BLU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rotor_motor2_minus_BLU__0__HSIOM_MASK EQU 0xF0000000
Rotor_motor2_minus_BLU__0__HSIOM_SHIFT EQU 28
Rotor_motor2_minus_BLU__0__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor2_minus_BLU__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor2_minus_BLU__0__MASK EQU 0x80
Rotor_motor2_minus_BLU__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor2_minus_BLU__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor2_minus_BLU__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor2_minus_BLU__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor2_minus_BLU__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor2_minus_BLU__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor2_minus_BLU__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor2_minus_BLU__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor2_minus_BLU__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor2_minus_BLU__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor2_minus_BLU__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor2_minus_BLU__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor2_minus_BLU__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor2_minus_BLU__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor2_minus_BLU__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor2_minus_BLU__0__PC EQU CYREG_PRT0_PC
Rotor_motor2_minus_BLU__0__PC2 EQU CYREG_PRT0_PC2
Rotor_motor2_minus_BLU__0__PORT EQU 0
Rotor_motor2_minus_BLU__0__PS EQU CYREG_PRT0_PS
Rotor_motor2_minus_BLU__0__SHIFT EQU 7
Rotor_motor2_minus_BLU__DR EQU CYREG_PRT0_DR
Rotor_motor2_minus_BLU__INTCFG EQU CYREG_PRT0_INTCFG
Rotor_motor2_minus_BLU__INTSTAT EQU CYREG_PRT0_INTSTAT
Rotor_motor2_minus_BLU__MASK EQU 0x80
Rotor_motor2_minus_BLU__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rotor_motor2_minus_BLU__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rotor_motor2_minus_BLU__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rotor_motor2_minus_BLU__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rotor_motor2_minus_BLU__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rotor_motor2_minus_BLU__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rotor_motor2_minus_BLU__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rotor_motor2_minus_BLU__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rotor_motor2_minus_BLU__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rotor_motor2_minus_BLU__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rotor_motor2_minus_BLU__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rotor_motor2_minus_BLU__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rotor_motor2_minus_BLU__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rotor_motor2_minus_BLU__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rotor_motor2_minus_BLU__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rotor_motor2_minus_BLU__PC EQU CYREG_PRT0_PC
Rotor_motor2_minus_BLU__PC2 EQU CYREG_PRT0_PC2
Rotor_motor2_minus_BLU__PORT EQU 0
Rotor_motor2_minus_BLU__PS EQU CYREG_PRT0_PS
Rotor_motor2_minus_BLU__SHIFT EQU 7

/* Clock_out_capasitiv_sensors */
Clock_out_capasitiv_sensors__0__DM__MASK EQU 0x07
Clock_out_capasitiv_sensors__0__DM__SHIFT EQU 0
Clock_out_capasitiv_sensors__0__DR EQU CYREG_PRT0_DR
Clock_out_capasitiv_sensors__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Clock_out_capasitiv_sensors__0__HSIOM_MASK EQU 0x0000000F
Clock_out_capasitiv_sensors__0__HSIOM_SHIFT EQU 0
Clock_out_capasitiv_sensors__0__INTCFG EQU CYREG_PRT0_INTCFG
Clock_out_capasitiv_sensors__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Clock_out_capasitiv_sensors__0__MASK EQU 0x01
Clock_out_capasitiv_sensors__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Clock_out_capasitiv_sensors__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Clock_out_capasitiv_sensors__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Clock_out_capasitiv_sensors__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Clock_out_capasitiv_sensors__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Clock_out_capasitiv_sensors__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Clock_out_capasitiv_sensors__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Clock_out_capasitiv_sensors__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Clock_out_capasitiv_sensors__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Clock_out_capasitiv_sensors__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Clock_out_capasitiv_sensors__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Clock_out_capasitiv_sensors__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Clock_out_capasitiv_sensors__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Clock_out_capasitiv_sensors__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Clock_out_capasitiv_sensors__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Clock_out_capasitiv_sensors__0__PC EQU CYREG_PRT0_PC
Clock_out_capasitiv_sensors__0__PC2 EQU CYREG_PRT0_PC2
Clock_out_capasitiv_sensors__0__PORT EQU 0
Clock_out_capasitiv_sensors__0__PS EQU CYREG_PRT0_PS
Clock_out_capasitiv_sensors__0__SHIFT EQU 0
Clock_out_capasitiv_sensors__DR EQU CYREG_PRT0_DR
Clock_out_capasitiv_sensors__INTCFG EQU CYREG_PRT0_INTCFG
Clock_out_capasitiv_sensors__INTSTAT EQU CYREG_PRT0_INTSTAT
Clock_out_capasitiv_sensors__MASK EQU 0x01
Clock_out_capasitiv_sensors__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Clock_out_capasitiv_sensors__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Clock_out_capasitiv_sensors__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Clock_out_capasitiv_sensors__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Clock_out_capasitiv_sensors__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Clock_out_capasitiv_sensors__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Clock_out_capasitiv_sensors__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Clock_out_capasitiv_sensors__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Clock_out_capasitiv_sensors__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Clock_out_capasitiv_sensors__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Clock_out_capasitiv_sensors__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Clock_out_capasitiv_sensors__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Clock_out_capasitiv_sensors__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Clock_out_capasitiv_sensors__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Clock_out_capasitiv_sensors__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Clock_out_capasitiv_sensors__PC EQU CYREG_PRT0_PC
Clock_out_capasitiv_sensors__PC2 EQU CYREG_PRT0_PC2
Clock_out_capasitiv_sensors__PORT EQU 0
Clock_out_capasitiv_sensors__PS EQU CYREG_PRT0_PS
Clock_out_capasitiv_sensors__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
