vendor_name = ModelSim
source_file = 1, /build/RTL/CPU_SM/CPU_SM_INTERNALS1.v
source_file = 1, /build/RTL/mux2.v
source_file = 1, generate_jic_programming_file.tcl
source_file = 1, /build/RTL/SCSI_SM/scsi_sm_internals1.v
source_file = 1, /build/RTL/SCSI_SM/SCSI_SM_INTERNALS.v
source_file = 1, /build/RTL/PLL.v
source_file = 1, /build/RTL/SCSI_SM/scsi_sm_outputs.v
source_file = 1, /build/RTL/SCSI_SM/scsi_sm_inputs.v
source_file = 1, /build/RTL/SCSI_SM/SCSI_SM.v
source_file = 1, /build/RTL/Registers/registers_term.v
source_file = 1, /build/RTL/Registers/registers_istr.v
source_file = 1, /build/RTL/Registers/registers_cntr.v
source_file = 1, /build/RTL/Registers/registers.v
source_file = 1, /build/RTL/Registers/addr_decoder.v
source_file = 1, /build/RTL/FIFO/fifo_write_strobes.v
source_file = 1, /build/RTL/FIFO/fifo_full_empty_ctr.v
source_file = 1, /build/RTL/FIFO/fifo_byte_ptr.v
source_file = 1, /build/RTL/FIFO/fifo_3bit_cntr.v
source_file = 1, /build/RTL/FIFO/fifo.v
source_file = 1, /build/RTL/datapath/datapath_scsi.v
source_file = 1, /build/RTL/datapath/datapath_output.v
source_file = 1, /build/RTL/datapath/datapath_input.v
source_file = 1, /build/RTL/datapath/datapath_24dec.v
source_file = 1, /build/RTL/datapath/datapath_8b_MUX.v
source_file = 1, /build/RTL/datapath/datapath.v
source_file = 1, /build/RTL/CPU_SM/CPU_SM_output.v
source_file = 1, /build/RTL/CPU_SM/CPU_SM_inputs.v
source_file = 1, /build/RTL/CPU_SM/CPU_SM.v
source_file = 1, /build/RTL/RESDMAC.v
source_file = 1, /build/Quartus/RESDMAC.sdc
source_file = 1, /build/Quartus/atpll.qip
source_file = 1, /build/Quartus/atpll.v
source_file = 1, /build/Quartus/ReSDMAC.stp
source_file = 1, /build/Quartus/db/RESDMAC.cbx.xml
source_file = 1, /opt/intelFPGA/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /opt/intelFPGA/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/intelFPGA/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /opt/intelFPGA/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /opt/intelFPGA/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /opt/intelFPGA/quartus/libraries/megafunctions/cbx.lst
design_name = RESDMAC
instance = comp, \u_PLL|APLL_inst|altpll_component|pll , u_PLL|APLL_inst|altpll_component|pll, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[1] , u_registers|u_registers_term|TERM_COUNTER[1], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~18 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~18, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[21] , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[21], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~19 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~19, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~21 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~21, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~49 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~49, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ACR_WR~0 , u_registers|u_addr_decoder|ACR_WR~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[1] , int_fifo|u_full_empty_ctr|UP[1], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|FLUSH_~0 , u_registers|u_addr_decoder|FLUSH_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[1]~1 , u_registers|u_registers_term|TERM_COUNTER[1]~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[0] , u_datapath|u_datapath_output|LD_LATCH[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[1] , u_datapath|u_datapath_output|LD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[2] , u_datapath|u_datapath_output|LD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[3] , u_datapath|u_datapath_output|LD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[0] , u_datapath|u_datapath_output|UD_LATCH[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[1] , u_datapath|u_datapath_output|UD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[2] , u_datapath|u_datapath_output|UD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[3] , u_datapath|u_datapath_output|UD_LATCH[3], RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[17] , int_fifo|FIFO_OD[17], RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|DMAENA~0 , u_registers|u_registers_cntr|DMAENA~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[6] , int_fifo|u_full_empty_ctr|DOWN[6], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~8 , int_fifo|u_full_empty_ctr|UP~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~0 , u_datapath|u_datapath_output|UD_LATCH~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~1 , u_datapath|u_datapath_output|UD_LATCH~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~2 , u_datapath|u_datapath_output|UD_LATCH~2, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~3 , u_datapath|u_datapath_output|UD_LATCH~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][16] , int_fifo|BUFFER[5][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][16] , int_fifo|BUFFER[4][16], RESDMAC, 1
instance = comp, \int_fifo|Mux15~0 , int_fifo|Mux15~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][8] , int_fifo|BUFFER[6][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][8] , int_fifo|BUFFER[5][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][8] , int_fifo|BUFFER[4][8], RESDMAC, 1
instance = comp, \int_fifo|Mux23~0 , int_fifo|Mux23~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][8] , int_fifo|BUFFER[7][8], RESDMAC, 1
instance = comp, \int_fifo|Mux23~1 , int_fifo|Mux23~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][8] , int_fifo|BUFFER[3][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][0] , int_fifo|BUFFER[5][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][0] , int_fifo|BUFFER[4][0], RESDMAC, 1
instance = comp, \int_fifo|Mux31~0 , int_fifo|Mux31~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][25] , int_fifo|BUFFER[7][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][17] , int_fifo|BUFFER[6][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][17] , int_fifo|BUFFER[5][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][17] , int_fifo|BUFFER[4][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~0 , int_fifo|Mux14~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][17] , int_fifo|BUFFER[7][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~1 , int_fifo|Mux14~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][17] , int_fifo|BUFFER[1][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][17] , int_fifo|BUFFER[2][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][17] , int_fifo|BUFFER[0][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~2 , int_fifo|Mux14~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][17] , int_fifo|BUFFER[3][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~3 , int_fifo|Mux14~3, RESDMAC, 1
instance = comp, \int_fifo|Mux14~4 , int_fifo|Mux14~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][9] , int_fifo|BUFFER[1][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][9] , int_fifo|BUFFER[2][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][9] , int_fifo|BUFFER[0][9], RESDMAC, 1
instance = comp, \int_fifo|Mux22~2 , int_fifo|Mux22~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][9] , int_fifo|BUFFER[3][9], RESDMAC, 1
instance = comp, \int_fifo|Mux22~3 , int_fifo|Mux22~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][1] , int_fifo|BUFFER[1][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][1] , int_fifo|BUFFER[2][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][1] , int_fifo|BUFFER[0][1], RESDMAC, 1
instance = comp, \int_fifo|Mux30~2 , int_fifo|Mux30~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][1] , int_fifo|BUFFER[3][1], RESDMAC, 1
instance = comp, \int_fifo|Mux30~3 , int_fifo|Mux30~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][26] , int_fifo|BUFFER[5][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][26] , int_fifo|BUFFER[4][26], RESDMAC, 1
instance = comp, \int_fifo|Mux5~0 , int_fifo|Mux5~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][18] , int_fifo|BUFFER[5][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][18] , int_fifo|BUFFER[4][18], RESDMAC, 1
instance = comp, \int_fifo|Mux13~0 , int_fifo|Mux13~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][10] , int_fifo|BUFFER[5][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][10] , int_fifo|BUFFER[4][10], RESDMAC, 1
instance = comp, \int_fifo|Mux21~0 , int_fifo|Mux21~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][10] , int_fifo|BUFFER[2][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][10] , int_fifo|BUFFER[0][10], RESDMAC, 1
instance = comp, \int_fifo|Mux21~2 , int_fifo|Mux21~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][27] , int_fifo|BUFFER[6][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][27] , int_fifo|BUFFER[5][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][27] , int_fifo|BUFFER[4][27], RESDMAC, 1
instance = comp, \int_fifo|Mux4~0 , int_fifo|Mux4~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][27] , int_fifo|BUFFER[7][27], RESDMAC, 1
instance = comp, \int_fifo|Mux4~1 , int_fifo|Mux4~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][11] , int_fifo|BUFFER[6][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][11] , int_fifo|BUFFER[2][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][11] , int_fifo|BUFFER[3][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][3] , int_fifo|BUFFER[2][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][3] , int_fifo|BUFFER[0][3], RESDMAC, 1
instance = comp, \int_fifo|Mux28~2 , int_fifo|Mux28~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][28] , int_fifo|BUFFER[6][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][28] , int_fifo|BUFFER[4][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][12] , int_fifo|BUFFER[5][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][12] , int_fifo|BUFFER[4][12], RESDMAC, 1
instance = comp, \int_fifo|Mux19~0 , int_fifo|Mux19~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][12] , int_fifo|BUFFER[2][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][12] , int_fifo|BUFFER[0][12], RESDMAC, 1
instance = comp, \int_fifo|Mux19~2 , int_fifo|Mux19~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][4] , int_fifo|BUFFER[6][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][4] , int_fifo|BUFFER[5][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][4] , int_fifo|BUFFER[4][4], RESDMAC, 1
instance = comp, \int_fifo|Mux27~0 , int_fifo|Mux27~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][4] , int_fifo|BUFFER[7][4], RESDMAC, 1
instance = comp, \int_fifo|Mux27~1 , int_fifo|Mux27~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][4] , int_fifo|BUFFER[3][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][29] , int_fifo|BUFFER[5][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][29] , int_fifo|BUFFER[4][29], RESDMAC, 1
instance = comp, \int_fifo|Mux2~0 , int_fifo|Mux2~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][21] , int_fifo|BUFFER[6][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][21] , int_fifo|BUFFER[4][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][13] , int_fifo|BUFFER[6][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][13] , int_fifo|BUFFER[2][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][13] , int_fifo|BUFFER[0][13], RESDMAC, 1
instance = comp, \int_fifo|Mux18~2 , int_fifo|Mux18~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][5] , int_fifo|BUFFER[6][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][5] , int_fifo|BUFFER[3][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][22] , int_fifo|BUFFER[6][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][22] , int_fifo|BUFFER[1][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][22] , int_fifo|BUFFER[2][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][22] , int_fifo|BUFFER[0][22], RESDMAC, 1
instance = comp, \int_fifo|Mux9~2 , int_fifo|Mux9~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][22] , int_fifo|BUFFER[3][22], RESDMAC, 1
instance = comp, \int_fifo|Mux9~3 , int_fifo|Mux9~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][14] , int_fifo|BUFFER[5][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][14] , int_fifo|BUFFER[4][14], RESDMAC, 1
instance = comp, \int_fifo|Mux17~0 , int_fifo|Mux17~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][14] , int_fifo|BUFFER[2][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][14] , int_fifo|BUFFER[0][14], RESDMAC, 1
instance = comp, \int_fifo|Mux17~2 , int_fifo|Mux17~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][6] , int_fifo|BUFFER[6][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][6] , int_fifo|BUFFER[5][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][6] , int_fifo|BUFFER[4][6], RESDMAC, 1
instance = comp, \int_fifo|Mux25~0 , int_fifo|Mux25~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][6] , int_fifo|BUFFER[7][6], RESDMAC, 1
instance = comp, \int_fifo|Mux25~1 , int_fifo|Mux25~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][6] , int_fifo|BUFFER[0][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][23] , int_fifo|BUFFER[6][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][7] , int_fifo|BUFFER[2][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][7] , int_fifo|BUFFER[0][7], RESDMAC, 1
instance = comp, \int_fifo|Mux24~2 , int_fifo|Mux24~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][31] , int_fifo|BUFFER[6][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][31] , int_fifo|BUFFER[2][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][15] , int_fifo|BUFFER[5][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][15] , int_fifo|BUFFER[4][15], RESDMAC, 1
instance = comp, \int_fifo|Mux16~0 , int_fifo|Mux16~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][15] , int_fifo|BUFFER[2][15], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~9 , int_fifo|u_full_empty_ctr|FIFOEMPTY~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2]~2 , int_fifo|u_next_out_cntr|COUNT[2]~2, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[8]~3 , u_datapath|FIFO_ID[8]~3, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[17]~7 , u_datapath|FIFO_ID[17]~7, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[9]~8 , u_datapath|FIFO_ID[9]~8, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[10] , u_datapath|u_datapath_input|UD_LATCH[10], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[3] , u_datapath|u_datapath_input|UD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[3]~4 , u_datapath|u_datapath_input|CPU_OD[3]~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[12] , u_datapath|u_datapath_input|UD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[15] , u_datapath|u_datapath_input|UD_LATCH[15], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2]~1 , int_fifo|u_next_in_cntr|COUNT[2]~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~4 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~4, RESDMAC, 1
instance = comp, \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl , u_PLL|APLL_inst|altpll_component|_clk2~clkctrl, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[1]~feeder , u_datapath|u_datapath_output|LD_LATCH[1]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[2]~feeder , u_datapath|u_datapath_output|LD_LATCH[2]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[3]~feeder , u_datapath|u_datapath_output|LD_LATCH[3]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][0]~feeder , int_fifo|BUFFER[5][0]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][17]~feeder , int_fifo|BUFFER[2][17]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][17]~feeder , int_fifo|BUFFER[5][17]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][18]~feeder , int_fifo|BUFFER[4][18]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][11]~feeder , int_fifo|BUFFER[3][11]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][11]~feeder , int_fifo|BUFFER[6][11]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][12]~feeder , int_fifo|BUFFER[2][12]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][4]~feeder , int_fifo|BUFFER[4][4]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][22]~feeder , int_fifo|BUFFER[2][22]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][7]~feeder , int_fifo|BUFFER[2][7]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][15]~feeder , int_fifo|BUFFER[2][15]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[10]~feeder , u_datapath|u_datapath_input|UD_LATCH[10]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[15]~feeder , u_datapath|u_datapath_input|UD_LATCH[15]~feeder, RESDMAC, 1
instance = comp, \R_W_IO~I , R_W_IO, RESDMAC, 1
instance = comp, \_AS_IO~I , _AS_IO, RESDMAC, 1
instance = comp, \DATA_IO[0]~I , DATA_IO[0], RESDMAC, 1
instance = comp, \DATA_IO[1]~I , DATA_IO[1], RESDMAC, 1
instance = comp, \DATA_IO[2]~I , DATA_IO[2], RESDMAC, 1
instance = comp, \DATA_IO[3]~I , DATA_IO[3], RESDMAC, 1
instance = comp, \DATA_IO[4]~I , DATA_IO[4], RESDMAC, 1
instance = comp, \DATA_IO[5]~I , DATA_IO[5], RESDMAC, 1
instance = comp, \DATA_IO[6]~I , DATA_IO[6], RESDMAC, 1
instance = comp, \DATA_IO[7]~I , DATA_IO[7], RESDMAC, 1
instance = comp, \DATA_IO[8]~I , DATA_IO[8], RESDMAC, 1
instance = comp, \DATA_IO[9]~I , DATA_IO[9], RESDMAC, 1
instance = comp, \DATA_IO[10]~I , DATA_IO[10], RESDMAC, 1
instance = comp, \DATA_IO[11]~I , DATA_IO[11], RESDMAC, 1
instance = comp, \DATA_IO[12]~I , DATA_IO[12], RESDMAC, 1
instance = comp, \DATA_IO[13]~I , DATA_IO[13], RESDMAC, 1
instance = comp, \DATA_IO[14]~I , DATA_IO[14], RESDMAC, 1
instance = comp, \DATA_IO[15]~I , DATA_IO[15], RESDMAC, 1
instance = comp, \DATA_IO[16]~I , DATA_IO[16], RESDMAC, 1
instance = comp, \DATA_IO[17]~I , DATA_IO[17], RESDMAC, 1
instance = comp, \DATA_IO[18]~I , DATA_IO[18], RESDMAC, 1
instance = comp, \DATA_IO[19]~I , DATA_IO[19], RESDMAC, 1
instance = comp, \DATA_IO[20]~I , DATA_IO[20], RESDMAC, 1
instance = comp, \DATA_IO[21]~I , DATA_IO[21], RESDMAC, 1
instance = comp, \DATA_IO[22]~I , DATA_IO[22], RESDMAC, 1
instance = comp, \DATA_IO[23]~I , DATA_IO[23], RESDMAC, 1
instance = comp, \DATA_IO[24]~I , DATA_IO[24], RESDMAC, 1
instance = comp, \DATA_IO[25]~I , DATA_IO[25], RESDMAC, 1
instance = comp, \DATA_IO[26]~I , DATA_IO[26], RESDMAC, 1
instance = comp, \DATA_IO[27]~I , DATA_IO[27], RESDMAC, 1
instance = comp, \DATA_IO[28]~I , DATA_IO[28], RESDMAC, 1
instance = comp, \DATA_IO[29]~I , DATA_IO[29], RESDMAC, 1
instance = comp, \DATA_IO[30]~I , DATA_IO[30], RESDMAC, 1
instance = comp, \DATA_IO[31]~I , DATA_IO[31], RESDMAC, 1
instance = comp, \_BGACK_IO~I , _BGACK_IO, RESDMAC, 1
instance = comp, \PD_PORT[0]~I , PD_PORT[0], RESDMAC, 1
instance = comp, \PD_PORT[1]~I , PD_PORT[1], RESDMAC, 1
instance = comp, \PD_PORT[2]~I , PD_PORT[2], RESDMAC, 1
instance = comp, \PD_PORT[3]~I , PD_PORT[3], RESDMAC, 1
instance = comp, \PD_PORT[4]~I , PD_PORT[4], RESDMAC, 1
instance = comp, \PD_PORT[5]~I , PD_PORT[5], RESDMAC, 1
instance = comp, \PD_PORT[6]~I , PD_PORT[6], RESDMAC, 1
instance = comp, \PD_PORT[7]~I , PD_PORT[7], RESDMAC, 1
instance = comp, \_RST~I , _RST, RESDMAC, 1
instance = comp, \SCLK~I , SCLK, RESDMAC, 1
instance = comp, \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl , u_PLL|APLL_inst|altpll_component|_clk0~clkctrl, RESDMAC, 1
instance = comp, \ADDR[4]~I , ADDR[4], RESDMAC, 1
instance = comp, \ADDR[5]~I , ADDR[5], RESDMAC, 1
instance = comp, \_CS~I , _CS, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|h_0C~0 , u_registers|u_addr_decoder|h_0C~0, RESDMAC, 1
instance = comp, \ADDR[6]~I , ADDR[6], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CONTR_RD_~0 , u_registers|u_addr_decoder|CONTR_RD_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|DMADIR~0 , u_registers|u_registers_cntr|DMADIR~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|DMADIR , u_registers|u_registers_cntr|DMADIR, RESDMAC, 1
instance = comp, \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl , u_PLL|APLL_inst|altpll_component|_clk1~clkctrl, RESDMAC, 1
instance = comp, \_BERR~I , _BERR, RESDMAC, 1
instance = comp, \DSACK_I_[0]~I , DSACK_I_[0], RESDMAC, 1
instance = comp, \DSK0_IN_~0 , DSK0_IN_~0, RESDMAC, 1
instance = comp, \DSACK_I_[1]~I , DSACK_I_[1], RESDMAC, 1
instance = comp, \DSK1_IN_~0 , DSK1_IN_~0, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|h_0C , u_registers|u_addr_decoder|h_0C, RESDMAC, 1
instance = comp, \u_registers|A1~0 , u_registers|A1~0, RESDMAC, 1
instance = comp, \u_registers|A1 , u_registers|A1, RESDMAC, 1
instance = comp, \u_CPU_SM|aCYCLEDONE_~0 , u_CPU_SM|aCYCLEDONE_~0, RESDMAC, 1
instance = comp, \u_CPU_SM|aCYCLEDONE_~1 , u_CPU_SM|aCYCLEDONE_~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|CRESET_~feeder , u_SCSI_SM|CRESET_~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|CRESET_ , u_SCSI_SM|CRESET_, RESDMAC, 1
instance = comp, \u_CPU_SM|nCYCLEDONE , u_CPU_SM|nCYCLEDONE, RESDMAC, 1
instance = comp, \_BG~I , _BG, RESDMAC, 1
instance = comp, \u_CPU_SM|BGRANT_~0 , u_CPU_SM|BGRANT_~0, RESDMAC, 1
instance = comp, \u_CPU_SM|BGRANT_ , u_CPU_SM|BGRANT_, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ADDR_VALID~0 , u_registers|u_addr_decoder|ADDR_VALID~0, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|WDREGREQ , u_registers|u_addr_decoder|WDREGREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|CCPUREQ~feeder , u_SCSI_SM|CCPUREQ~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|CCPUREQ , u_SCSI_SM|CCPUREQ, RESDMAC, 1
instance = comp, \ADDR[3]~I , ADDR[3], RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|DMAENA~1 , u_registers|u_registers_cntr|DMAENA~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|DMAENA~2 , u_registers|u_registers_cntr|DMAENA~2, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|DMAENA , u_registers|u_registers_cntr|DMAENA, RESDMAC, 1
instance = comp, \_DREQ~I , _DREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|CDREQ_ , u_SCSI_SM|CDREQ_, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~9 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~9, RESDMAC, 1
instance = comp, \u_CPU_SM|DSACK_LATCHED_[0] , u_CPU_SM|DSACK_LATCHED_[0], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR[0]~0 , int_fifo|u_byte_ptr|PTR[0]~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|DMAENA~clkctrl , u_registers|u_registers_cntr|DMAENA~clkctrl, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR[0] , int_fifo|u_byte_ptr|PTR[0], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_d , u_SCSI_SM|RIFIFO_d, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_d , u_SCSI_SM|RDFIFO_d, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_o~0 , u_SCSI_SM|RIFIFO_o~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_o , u_SCSI_SM|RIFIFO_o, RESDMAC, 1
instance = comp, \u_CPU_SM|DSACK_LATCHED_[1] , u_CPU_SM|DSACK_LATCHED_[1], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~13 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~13, RESDMAC, 1
instance = comp, \_STERM~I , _STERM, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|INCFIFO , u_CPU_SM|INCFIFO, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_o~0 , u_SCSI_SM|RDFIFO_o~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_o , u_SCSI_SM|RDFIFO_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|DECFIFO , u_CPU_SM|DECFIFO, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[1] , int_fifo|u_full_empty_ctr|DOWN[1], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 , int_fifo|u_full_empty_ctr|FIFOEMPTY~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[2] , int_fifo|u_full_empty_ctr|DOWN[2], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 , int_fifo|u_full_empty_ctr|FIFOEMPTY~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[3] , int_fifo|u_full_empty_ctr|DOWN[3], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~8 , int_fifo|u_full_empty_ctr|FIFOEMPTY~8, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[4] , int_fifo|u_full_empty_ctr|DOWN[4], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 , int_fifo|u_full_empty_ctr|FIFOEMPTY~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[5]~feeder , int_fifo|u_full_empty_ctr|DOWN[5]~feeder, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[5] , int_fifo|u_full_empty_ctr|DOWN[5], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~6 , int_fifo|u_full_empty_ctr|UP~6, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~10 , int_fifo|u_full_empty_ctr|UP~10, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[0] , int_fifo|u_full_empty_ctr|UP[0], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~2 , int_fifo|u_full_empty_ctr|UP~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~1 , int_fifo|u_full_empty_ctr|UP~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~3 , int_fifo|u_full_empty_ctr|UP~3, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[2] , int_fifo|u_full_empty_ctr|UP[2], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~7 , int_fifo|u_full_empty_ctr|UP~7, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[3] , int_fifo|u_full_empty_ctr|UP[3], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~4 , int_fifo|u_full_empty_ctr|UP~4, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[4] , int_fifo|u_full_empty_ctr|UP[4], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~5 , int_fifo|u_full_empty_ctr|UP~5, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[5] , int_fifo|u_full_empty_ctr|UP[5], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~0 , int_fifo|u_full_empty_ctr|UP~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[6] , int_fifo|u_full_empty_ctr|UP[6], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP~9 , int_fifo|u_full_empty_ctr|UP~9, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|UP[7] , int_fifo|u_full_empty_ctr|UP[7], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|DOWN[0] , int_fifo|u_full_empty_ctr|DOWN[0], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~7 , int_fifo|u_full_empty_ctr|FIFOEMPTY~7, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOFULL~0 , int_fifo|u_full_empty_ctr|FIFOFULL~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOFULL , int_fifo|u_full_empty_ctr|FIFOFULL, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3, RESDMAC, 1
instance = comp, \u_SCSI_SM|nLS2CPU~0 , u_SCSI_SM|nLS2CPU~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|nLS2CPU , u_SCSI_SM|nLS2CPU, RESDMAC, 1
instance = comp, \u_SCSI_SM|CDSACK_ , u_SCSI_SM|CDSACK_, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~feeder , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4 , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO , u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCBO_o , u_SCSI_SM|INCBO_o, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|B~0 , int_fifo|u_byte_ptr|B~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|B , int_fifo|u_byte_ptr|B, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|S , int_fifo|u_byte_ptr|S, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR~1 , int_fifo|u_byte_ptr|PTR~1, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR~2 , int_fifo|u_byte_ptr|PTR~2, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|PTR[1] , int_fifo|u_byte_ptr|PTR[1], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 , int_fifo|u_full_empty_ctr|FIFOEMPTY~3, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 , int_fifo|u_full_empty_ctr|FIFOEMPTY~4, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~5 , int_fifo|u_full_empty_ctr|FIFOEMPTY~5, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~6 , int_fifo|u_full_empty_ctr|FIFOEMPTY~6, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY , int_fifo|u_full_empty_ctr|FIFOEMPTY, RESDMAC, 1
instance = comp, \u_CPU_SM|LASTWORD , u_CPU_SM|LASTWORD, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~18 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~18, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|STOPFLUSH , u_CPU_SM|STOPFLUSH, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|FLUSH_~1 , u_registers|u_addr_decoder|FLUSH_~1, RESDMAC, 1
instance = comp, \u_registers|FLUSHFIFO~0 , u_registers|FLUSHFIFO~0, RESDMAC, 1
instance = comp, \u_registers|FLUSHFIFO , u_registers|FLUSHFIFO, RESDMAC, 1
instance = comp, \u_CPU_SM|LASTWORD~0 , u_CPU_SM|LASTWORD~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[26] , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[26], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~6 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~11 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~11, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~6 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[27]~14 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[27]~14, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~13 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~13, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8, RESDMAC, 1
instance = comp, \u_CPU_SM|DMAENA , u_CPU_SM|DMAENA, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~17 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~17, RESDMAC, 1
instance = comp, \u_CPU_SM|DREQ_ , u_CPU_SM|DREQ_, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~17 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~17, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[4] , u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[4], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~25 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~25, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22, RESDMAC, 1
instance = comp, \u_CPU_SM|FLUSHFIFO~feeder , u_CPU_SM|FLUSHFIFO~feeder, RESDMAC, 1
instance = comp, \u_CPU_SM|FLUSHFIFO , u_CPU_SM|FLUSHFIFO, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~12 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~12, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~4 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~28 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~28, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~54 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~54, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~29 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~29, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~21 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~21, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~30 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~30, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[3] , u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[3], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~55 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~55, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0 , u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~15 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~15, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[2] , u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[2], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~16 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~16, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~42 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~42, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~44 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~44, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~45 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~45, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~20 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~20, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~16 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~16, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~48 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~48, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[1] , u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[1], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~51 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~51, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~10 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~50 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~50, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~52 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~52, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[0] , u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[0], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|BGACK , u_CPU_SM|BGACK, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~3 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2, RESDMAC, 1
instance = comp, \u_CPU_SM|iDSACK~0 , u_CPU_SM|iDSACK~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|PAS , u_CPU_SM|PAS, RESDMAC, 1
instance = comp, \AS_O_~0 , AS_O_~0, RESDMAC, 1
instance = comp, \AS_O_~feeder , AS_O_~feeder, RESDMAC, 1
instance = comp, \SCLK~clkctrl , SCLK~clkctrl, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~53 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~53, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d, RESDMAC, 1
instance = comp, \u_CPU_SM|PDS , u_CPU_SM|PDS, RESDMAC, 1
instance = comp, \DS_O_~0 , DS_O_~0, RESDMAC, 1
instance = comp, \ADDR[2]~I , ADDR[2], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CLR_INT , u_registers|u_addr_decoder|CLR_INT, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CLR_INT~clkctrl , u_registers|u_addr_decoder|CLR_INT~clkctrl, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~1 , u_registers|u_registers_istr|FE~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~4 , u_registers|u_registers_istr|FE~4, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~0 , u_registers|u_registers_istr|FE~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~0clkctrl , u_registers|u_registers_istr|FE~0clkctrl, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ISTR_RD_~0 , u_registers|u_addr_decoder|ISTR_RD_~0, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ISTR_RD_~1 , u_registers|u_addr_decoder|ISTR_RD_~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~_emulated , u_registers|u_registers_istr|FE~_emulated, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~3 , u_registers|u_registers_istr|FE~3, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE~2 , u_registers|u_registers_istr|FE~2, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|SSPBDAT_RD_~0 , u_registers|u_addr_decoder|SSPBDAT_RD_~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|S2CPU_o , u_SCSI_SM|S2CPU_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~5 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|F2CPUL , u_CPU_SM|F2CPUL, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~3 , u_datapath|u_datapath_output|DATA[0]~3, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~4 , u_datapath|u_datapath_output|DATA[0]~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~2 , u_datapath|u_datapath_output|DATA[0]~2, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|SSPBDAT_WR~0 , u_registers|u_addr_decoder|SSPBDAT_WR~0, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[0] , u_registers|SSPBDAT[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~0 , u_datapath|u_datapath_output|DATA[0]~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~1 , u_datapath|u_datapath_output|DATA[0]~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~5 , u_datapath|u_datapath_output|DATA[0]~5, RESDMAC, 1
instance = comp, \DATA_IO~64 , DATA_IO~64, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF~1 , u_registers|u_registers_istr|FF~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF~4 , u_registers|u_registers_istr|FF~4, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF~_emulated , u_registers|u_registers_istr|FF~_emulated, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF~3 , u_registers|u_registers_istr|FF~3, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF~2 , u_registers|u_registers_istr|FF~2, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~9 , u_datapath|u_datapath_output|DATA[1]~9, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~6 , u_datapath|u_datapath_output|DATA[1]~6, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[1] , u_registers|u_registers_cntr|CNTR_O[1], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[1] , u_registers|SSPBDAT[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~7 , u_datapath|u_datapath_output|DATA[1]~7, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~8 , u_datapath|u_datapath_output|DATA[1]~8, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~10 , u_datapath|u_datapath_output|DATA[1]~10, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2]~feeder , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~12 , u_datapath|u_datapath_output|DATA[2]~12, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|INTENA~0 , u_registers|u_registers_cntr|INTENA~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|INTENA , u_registers|u_registers_cntr|INTENA, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[2] , u_registers|u_registers_cntr|CNTR_O[2], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[2] , u_registers|SSPBDAT[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~11 , u_datapath|u_datapath_output|DATA[2]~11, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~13 , u_datapath|u_datapath_output|DATA[2]~13, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[3] , u_registers|SSPBDAT[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[3]~14 , u_datapath|u_datapath_output|DATA[3]~14, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[3]~15 , u_datapath|u_datapath_output|DATA[3]~15, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_O_~0 , u_registers|u_registers_istr|INT_O_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_P~0 , u_registers|u_registers_istr|INT_P~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|always0~0 , u_registers|u_registers_istr|always0~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|always0~0clkctrl , u_registers|u_registers_istr|always0~0clkctrl, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_P , u_registers|u_registers_istr|INT_P, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~16 , u_datapath|u_datapath_output|DATA[4]~16, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|PRESET~0 , u_registers|u_registers_cntr|PRESET~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|PRESET , u_registers|u_registers_cntr|PRESET, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[4] , u_registers|u_registers_cntr|CNTR_O[4], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[4] , u_registers|SSPBDAT[4], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~8 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d, RESDMAC, 1
instance = comp, \u_CPU_SM|BRIDGEIN , u_CPU_SM|BRIDGEIN, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[4] , u_datapath|u_datapath_input|UD_LATCH[4], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|CPU2S_o , u_SCSI_SM|CPU2S_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|DIEL , u_CPU_SM|DIEL, RESDMAC, 1
instance = comp, \u_datapath|bDIEL , u_datapath|bDIEL, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[4]~5 , u_datapath|u_datapath_input|CPU_OD[4]~5, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[4]~25 , u_datapath|FIFO_ID[4]~25, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][4]~feeder , int_fifo|BUFFER[2][4]~feeder, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12, RESDMAC, 1
instance = comp, \u_CPU_SM|INCNI , u_CPU_SM|INCNI, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCNI_o , u_SCSI_SM|INCNI_o, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[1]~0 , int_fifo|u_next_in_cntr|COUNT[1]~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[1] , int_fifo|u_next_in_cntr|COUNT[1], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|RE_o , u_SCSI_SM|RE_o, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3, RESDMAC, 1
instance = comp, \u_SCSI_SM|DACK_o , u_SCSI_SM|DACK_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|PLLW , u_CPU_SM|PLLW, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LLWS , int_fifo|u_write_strobes|LLWS, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[0]~3 , int_fifo|u_next_in_cntr|COUNT[0]~3, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[0] , int_fifo|u_next_in_cntr|COUNT[0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][0]~28 , int_fifo|BUFFER[2][0]~28, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][4] , int_fifo|BUFFER[2][4], RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2]~2 , int_fifo|u_next_in_cntr|COUNT[2]~2, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2] , int_fifo|u_next_in_cntr|COUNT[2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][0]~30 , int_fifo|BUFFER[0][0]~30, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][4] , int_fifo|BUFFER[0][4], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCNO_o , u_SCSI_SM|INCNO_o, RESDMAC, 1
instance = comp, \u_CPU_SM|INCNO~feeder , u_CPU_SM|INCNO~feeder, RESDMAC, 1
instance = comp, \u_CPU_SM|INCNO , u_CPU_SM|INCNO, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[0]~1 , int_fifo|u_next_out_cntr|COUNT[0]~1, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[0] , int_fifo|u_next_out_cntr|COUNT[0], RESDMAC, 1
instance = comp, \int_fifo|Mux27~2 , int_fifo|Mux27~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][0]~29 , int_fifo|BUFFER[1][0]~29, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][4] , int_fifo|BUFFER[1][4], RESDMAC, 1
instance = comp, \int_fifo|Mux27~3 , int_fifo|Mux27~3, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2]~3 , int_fifo|u_next_out_cntr|COUNT[2]~3, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2] , int_fifo|u_next_out_cntr|COUNT[2], RESDMAC, 1
instance = comp, \int_fifo|Mux27~4 , int_fifo|Mux27~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[4] , int_fifo|FIFO_OD[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[4] , u_datapath|u_datapath_output|LD_LATCH[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~17 , u_datapath|u_datapath_output|DATA[4]~17, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~18 , u_datapath|u_datapath_output|DATA[4]~18, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~19 , u_datapath|u_datapath_output|DATA[4]~19, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|S2F_o , u_SCSI_SM|S2F_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[5] , u_datapath|u_datapath_input|UD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[5]~6 , u_datapath|u_datapath_input|CPU_OD[5]~6, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[5]~30 , u_datapath|FIFO_ID[5]~30, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][5] , int_fifo|BUFFER[2][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][5] , int_fifo|BUFFER[0][5], RESDMAC, 1
instance = comp, \int_fifo|Mux26~2 , int_fifo|Mux26~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][5] , int_fifo|BUFFER[1][5], RESDMAC, 1
instance = comp, \int_fifo|Mux26~3 , int_fifo|Mux26~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][5]~feeder , int_fifo|BUFFER[4][5]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][0]~26 , int_fifo|BUFFER[4][0]~26, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][5] , int_fifo|BUFFER[4][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][0]~25 , int_fifo|BUFFER[5][0]~25, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][5] , int_fifo|BUFFER[5][5], RESDMAC, 1
instance = comp, \int_fifo|Mux26~0 , int_fifo|Mux26~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][0]~27 , int_fifo|BUFFER[7][0]~27, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][5] , int_fifo|BUFFER[7][5], RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[1]~0 , int_fifo|u_next_out_cntr|COUNT[1]~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[1] , int_fifo|u_next_out_cntr|COUNT[1], RESDMAC, 1
instance = comp, \int_fifo|Mux26~1 , int_fifo|Mux26~1, RESDMAC, 1
instance = comp, \int_fifo|Mux26~4 , int_fifo|Mux26~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[5] , int_fifo|FIFO_OD[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[5] , u_datapath|u_datapath_output|LD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[5]~21 , u_datapath|u_datapath_output|DATA[5]~21, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[5] , u_registers|SSPBDAT[5], RESDMAC, 1
instance = comp, \INTA~I , INTA, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_F , u_registers|u_registers_istr|INT_F, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[5]~20 , u_datapath|u_datapath_output|DATA[5]~20, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[5]~22 , u_datapath|u_datapath_output|DATA[5]~22, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[6] , u_datapath|u_datapath_input|UD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[6]~7 , u_datapath|u_datapath_input|CPU_OD[6]~7, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[6]~35 , u_datapath|FIFO_ID[6]~35, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][6] , int_fifo|BUFFER[2][6], RESDMAC, 1
instance = comp, \int_fifo|Mux25~2 , int_fifo|Mux25~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][6] , int_fifo|BUFFER[1][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][0]~31 , int_fifo|BUFFER[3][0]~31, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][6] , int_fifo|BUFFER[3][6], RESDMAC, 1
instance = comp, \int_fifo|Mux25~3 , int_fifo|Mux25~3, RESDMAC, 1
instance = comp, \int_fifo|Mux25~4 , int_fifo|Mux25~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[6] , int_fifo|FIFO_OD[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[6] , u_datapath|u_datapath_output|LD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[6]~23 , u_datapath|u_datapath_output|DATA[6]~23, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[6] , u_registers|SSPBDAT[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[6]~24 , u_datapath|u_datapath_output|DATA[6]~24, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[7] , u_datapath|u_datapath_input|UD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[7]~8 , u_datapath|u_datapath_input|CPU_OD[7]~8, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[7]~37 , u_datapath|FIFO_ID[7]~37, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][7] , int_fifo|BUFFER[1][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][7] , int_fifo|BUFFER[3][7], RESDMAC, 1
instance = comp, \int_fifo|Mux24~3 , int_fifo|Mux24~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][7] , int_fifo|BUFFER[4][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][7] , int_fifo|BUFFER[5][7], RESDMAC, 1
instance = comp, \int_fifo|Mux24~0 , int_fifo|Mux24~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][7] , int_fifo|BUFFER[7][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][7]~feeder , int_fifo|BUFFER[6][7]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][0]~24 , int_fifo|BUFFER[6][0]~24, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][7] , int_fifo|BUFFER[6][7], RESDMAC, 1
instance = comp, \int_fifo|Mux24~1 , int_fifo|Mux24~1, RESDMAC, 1
instance = comp, \int_fifo|Mux24~4 , int_fifo|Mux24~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[7] , int_fifo|FIFO_OD[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[7] , u_datapath|u_datapath_output|LD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[7]~25 , u_datapath|u_datapath_output|DATA[7]~25, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[7] , u_registers|SSPBDAT[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[7]~26 , u_datapath|u_datapath_output|DATA[7]~26, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8] , u_registers|u_registers_cntr|CNTR_O[8], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[7]~0 , u_datapath|u_datapath_input|CPU_OD[7]~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[8] , u_datapath|u_datapath_input|UD_LATCH[8], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[8]~4 , u_datapath|FIFO_ID[8]~4, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LLWS~0 , int_fifo|u_write_strobes|LLWS~0, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LMWS , int_fifo|u_write_strobes|LMWS, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][8]~20 , int_fifo|BUFFER[1][8]~20, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][8] , int_fifo|BUFFER[1][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][8]~21 , int_fifo|BUFFER[2][8]~21, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][8] , int_fifo|BUFFER[2][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][8]~22 , int_fifo|BUFFER[0][8]~22, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][8] , int_fifo|BUFFER[0][8], RESDMAC, 1
instance = comp, \int_fifo|Mux23~2 , int_fifo|Mux23~2, RESDMAC, 1
instance = comp, \int_fifo|Mux23~3 , int_fifo|Mux23~3, RESDMAC, 1
instance = comp, \int_fifo|Mux23~4 , int_fifo|Mux23~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[8] , int_fifo|FIFO_OD[8], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[8]~feeder , u_datapath|u_datapath_output|LD_LATCH[8]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[8] , u_datapath|u_datapath_output|LD_LATCH[8], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[8] , u_registers|SSPBDAT[8], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[8]~28 , u_datapath|u_datapath_output|DATA[8]~28, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[8]~29 , u_datapath|u_datapath_output|DATA[8]~29, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[9] , u_datapath|u_datapath_input|UD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[9]~9 , u_datapath|FIFO_ID[9]~9, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][8]~19 , int_fifo|BUFFER[7][8]~19, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][9] , int_fifo|BUFFER[7][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][8]~16 , int_fifo|BUFFER[6][8]~16, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][9] , int_fifo|BUFFER[6][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][8]~18 , int_fifo|BUFFER[4][8]~18, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][9] , int_fifo|BUFFER[4][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][8]~17 , int_fifo|BUFFER[5][8]~17, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][9] , int_fifo|BUFFER[5][9], RESDMAC, 1
instance = comp, \int_fifo|Mux22~0 , int_fifo|Mux22~0, RESDMAC, 1
instance = comp, \int_fifo|Mux22~1 , int_fifo|Mux22~1, RESDMAC, 1
instance = comp, \int_fifo|Mux22~4 , int_fifo|Mux22~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[9] , int_fifo|FIFO_OD[9], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[9] , u_datapath|u_datapath_output|LD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~27 , u_datapath|u_datapath_output|DATA[0]~27, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[9] , u_registers|SSPBDAT[9], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[9]~30 , u_datapath|u_datapath_output|DATA[9]~30, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[10]~13 , u_datapath|FIFO_ID[10]~13, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[10]~14 , u_datapath|FIFO_ID[10]~14, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][10]~feeder , int_fifo|BUFFER[6][10]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][10] , int_fifo|BUFFER[6][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][10]~feeder , int_fifo|BUFFER[7][10]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][10] , int_fifo|BUFFER[7][10], RESDMAC, 1
instance = comp, \int_fifo|Mux21~1 , int_fifo|Mux21~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][10] , int_fifo|BUFFER[1][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][8]~23 , int_fifo|BUFFER[3][8]~23, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][10] , int_fifo|BUFFER[3][10], RESDMAC, 1
instance = comp, \int_fifo|Mux21~3 , int_fifo|Mux21~3, RESDMAC, 1
instance = comp, \int_fifo|Mux21~4 , int_fifo|Mux21~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[10] , int_fifo|FIFO_OD[10], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[10] , u_datapath|u_datapath_output|LD_LATCH[10], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[10] , u_registers|SSPBDAT[10], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[10]~31 , u_datapath|u_datapath_output|DATA[10]~31, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[11]~feeder , u_datapath|u_datapath_input|UD_LATCH[11]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[11] , u_datapath|u_datapath_input|UD_LATCH[11], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[11]~18 , u_datapath|FIFO_ID[11]~18, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[11]~19 , u_datapath|FIFO_ID[11]~19, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][11] , int_fifo|BUFFER[1][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][11] , int_fifo|BUFFER[0][11], RESDMAC, 1
instance = comp, \int_fifo|Mux20~2 , int_fifo|Mux20~2, RESDMAC, 1
instance = comp, \int_fifo|Mux20~3 , int_fifo|Mux20~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][11] , int_fifo|BUFFER[7][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][11] , int_fifo|BUFFER[5][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][11] , int_fifo|BUFFER[4][11], RESDMAC, 1
instance = comp, \int_fifo|Mux20~0 , int_fifo|Mux20~0, RESDMAC, 1
instance = comp, \int_fifo|Mux20~1 , int_fifo|Mux20~1, RESDMAC, 1
instance = comp, \int_fifo|Mux20~4 , int_fifo|Mux20~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[11] , int_fifo|FIFO_OD[11], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[11]~feeder , u_datapath|u_datapath_output|LD_LATCH[11]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[11] , u_datapath|u_datapath_output|LD_LATCH[11], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[11] , u_registers|SSPBDAT[11], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[11]~32 , u_datapath|u_datapath_output|DATA[11]~32, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[12] , u_registers|SSPBDAT[12], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[12]~23 , u_datapath|FIFO_ID[12]~23, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[12]~24 , u_datapath|FIFO_ID[12]~24, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][12] , int_fifo|BUFFER[6][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][12] , int_fifo|BUFFER[7][12], RESDMAC, 1
instance = comp, \int_fifo|Mux19~1 , int_fifo|Mux19~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][12] , int_fifo|BUFFER[1][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][12] , int_fifo|BUFFER[3][12], RESDMAC, 1
instance = comp, \int_fifo|Mux19~3 , int_fifo|Mux19~3, RESDMAC, 1
instance = comp, \int_fifo|Mux19~4 , int_fifo|Mux19~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[12] , int_fifo|FIFO_OD[12], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[12] , u_datapath|u_datapath_output|LD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[12]~33 , u_datapath|u_datapath_output|DATA[12]~33, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[13] , u_datapath|u_datapath_input|UD_LATCH[13], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[13]~28 , u_datapath|FIFO_ID[13]~28, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[13]~29 , u_datapath|FIFO_ID[13]~29, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][13] , int_fifo|BUFFER[7][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][13] , int_fifo|BUFFER[5][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][13] , int_fifo|BUFFER[4][13], RESDMAC, 1
instance = comp, \int_fifo|Mux18~0 , int_fifo|Mux18~0, RESDMAC, 1
instance = comp, \int_fifo|Mux18~1 , int_fifo|Mux18~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][13] , int_fifo|BUFFER[1][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][13] , int_fifo|BUFFER[3][13], RESDMAC, 1
instance = comp, \int_fifo|Mux18~3 , int_fifo|Mux18~3, RESDMAC, 1
instance = comp, \int_fifo|Mux18~4 , int_fifo|Mux18~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[13] , int_fifo|FIFO_OD[13], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[13]~feeder , u_datapath|u_datapath_output|LD_LATCH[13]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[13] , u_datapath|u_datapath_output|LD_LATCH[13], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[13] , u_registers|SSPBDAT[13], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[13]~34 , u_datapath|u_datapath_output|DATA[13]~34, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[14] , u_registers|SSPBDAT[14], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[14]~feeder , u_datapath|u_datapath_input|UD_LATCH[14]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[14] , u_datapath|u_datapath_input|UD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[14]~33 , u_datapath|FIFO_ID[14]~33, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[14]~34 , u_datapath|FIFO_ID[14]~34, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][14]~feeder , int_fifo|BUFFER[6][14]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][14] , int_fifo|BUFFER[6][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][14] , int_fifo|BUFFER[7][14], RESDMAC, 1
instance = comp, \int_fifo|Mux17~1 , int_fifo|Mux17~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][14] , int_fifo|BUFFER[1][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][14] , int_fifo|BUFFER[3][14], RESDMAC, 1
instance = comp, \int_fifo|Mux17~3 , int_fifo|Mux17~3, RESDMAC, 1
instance = comp, \int_fifo|Mux17~4 , int_fifo|Mux17~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[14] , int_fifo|FIFO_OD[14], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[14]~feeder , u_datapath|u_datapath_output|LD_LATCH[14]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[14] , u_datapath|u_datapath_output|LD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[14]~35 , u_datapath|u_datapath_output|DATA[14]~35, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[15]~39 , u_datapath|FIFO_ID[15]~39, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[15]~40 , u_datapath|FIFO_ID[15]~40, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][15] , int_fifo|BUFFER[3][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][15] , int_fifo|BUFFER[1][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][15] , int_fifo|BUFFER[0][15], RESDMAC, 1
instance = comp, \int_fifo|Mux16~2 , int_fifo|Mux16~2, RESDMAC, 1
instance = comp, \int_fifo|Mux16~3 , int_fifo|Mux16~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][15] , int_fifo|BUFFER[6][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][15] , int_fifo|BUFFER[7][15], RESDMAC, 1
instance = comp, \int_fifo|Mux16~1 , int_fifo|Mux16~1, RESDMAC, 1
instance = comp, \int_fifo|Mux16~4 , int_fifo|Mux16~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[15] , int_fifo|FIFO_OD[15], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[15]~feeder , u_datapath|u_datapath_output|LD_LATCH[15]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[15] , u_datapath|u_datapath_output|LD_LATCH[15], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[15] , u_registers|SSPBDAT[15], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[15]~36 , u_datapath|u_datapath_output|DATA[15]~36, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~38 , u_datapath|u_datapath_output|DATA[16]~38, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[16] , u_registers|SSPBDAT[16], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|F2CPUH , u_CPU_SM|F2CPUH, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~37 , u_datapath|u_datapath_output|DATA[16]~37, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~39 , u_datapath|u_datapath_output|DATA[16]~39, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[17]~40 , u_datapath|u_datapath_output|DATA[17]~40, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[17] , u_registers|SSPBDAT[17], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[17]~41 , u_datapath|u_datapath_output|DATA[17]~41, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[18] , u_registers|SSPBDAT[18], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[18]~42 , u_datapath|u_datapath_output|DATA[18]~42, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[18]~43 , u_datapath|u_datapath_output|DATA[18]~43, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[19] , u_registers|SSPBDAT[19], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[19]~44 , u_datapath|u_datapath_output|DATA[19]~44, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[19]~45 , u_datapath|u_datapath_output|DATA[19]~45, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[20] , u_registers|SSPBDAT[20], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|BRIDGEOUT , u_CPU_SM|BRIDGEOUT, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~4 , u_datapath|u_datapath_output|UD_LATCH~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[4] , u_datapath|u_datapath_output|UD_LATCH[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[20]~46 , u_datapath|u_datapath_output|DATA[20]~46, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[20]~47 , u_datapath|u_datapath_output|DATA[20]~47, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[21] , u_registers|SSPBDAT[21], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|DIEH , u_CPU_SM|DIEH, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[31]~0 , u_datapath|FIFO_ID[31]~0, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[21]~27 , u_datapath|FIFO_ID[21]~27, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~2 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|PLHW , u_CPU_SM|PLHW, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UMWS , int_fifo|u_write_strobes|UMWS, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][16]~9 , int_fifo|BUFFER[5][16]~9, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][21] , int_fifo|BUFFER[5][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~0 , int_fifo|Mux10~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][16]~11 , int_fifo|BUFFER[7][16]~11, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][21] , int_fifo|BUFFER[7][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~1 , int_fifo|Mux10~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][16]~14 , int_fifo|BUFFER[0][16]~14, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][21] , int_fifo|BUFFER[0][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][21]~feeder , int_fifo|BUFFER[2][21]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][16]~13 , int_fifo|BUFFER[2][16]~13, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][21] , int_fifo|BUFFER[2][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~2 , int_fifo|Mux10~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][16]~12 , int_fifo|BUFFER[1][16]~12, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][21] , int_fifo|BUFFER[1][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][16]~15 , int_fifo|BUFFER[3][16]~15, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][21] , int_fifo|BUFFER[3][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~3 , int_fifo|Mux10~3, RESDMAC, 1
instance = comp, \int_fifo|Mux10~4 , int_fifo|Mux10~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[21] , int_fifo|FIFO_OD[21], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~5 , u_datapath|u_datapath_output|UD_LATCH~5, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[5] , u_datapath|u_datapath_output|UD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[21]~48 , u_datapath|u_datapath_output|DATA[21]~48, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[21]~49 , u_datapath|u_datapath_output|DATA[21]~49, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[22] , u_registers|SSPBDAT[22], RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[22]~32 , u_datapath|FIFO_ID[22]~32, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][16]~10 , int_fifo|BUFFER[4][16]~10, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][22] , int_fifo|BUFFER[4][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][22] , int_fifo|BUFFER[5][22], RESDMAC, 1
instance = comp, \int_fifo|Mux9~0 , int_fifo|Mux9~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][22] , int_fifo|BUFFER[7][22], RESDMAC, 1
instance = comp, \int_fifo|Mux9~1 , int_fifo|Mux9~1, RESDMAC, 1
instance = comp, \int_fifo|Mux9~4 , int_fifo|Mux9~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[22] , int_fifo|FIFO_OD[22], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~6 , u_datapath|u_datapath_output|UD_LATCH~6, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[6] , u_datapath|u_datapath_output|UD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[22]~50 , u_datapath|u_datapath_output|DATA[22]~50, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[22]~51 , u_datapath|u_datapath_output|DATA[22]~51, RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[23] , u_registers|SSPBDAT[23], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~7 , u_datapath|u_datapath_output|UD_LATCH~7, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[7] , u_datapath|u_datapath_output|UD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[23]~52 , u_datapath|u_datapath_output|DATA[23]~52, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[23]~53 , u_datapath|u_datapath_output|DATA[23]~53, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~54 , u_datapath|u_datapath_output|DATA[16]~54, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[24]~1 , u_datapath|FIFO_ID[24]~1, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UUWS , int_fifo|u_write_strobes|UUWS, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][24]~5 , int_fifo|BUFFER[2][24]~5, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][24] , int_fifo|BUFFER[2][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][24]~feeder , int_fifo|BUFFER[0][24]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][24]~6 , int_fifo|BUFFER[0][24]~6, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][24] , int_fifo|BUFFER[0][24], RESDMAC, 1
instance = comp, \int_fifo|Mux7~2 , int_fifo|Mux7~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][24]~4 , int_fifo|BUFFER[1][24]~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][24] , int_fifo|BUFFER[1][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][24]~7 , int_fifo|BUFFER[3][24]~7, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][24] , int_fifo|BUFFER[3][24], RESDMAC, 1
instance = comp, \int_fifo|Mux7~3 , int_fifo|Mux7~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][24]~0 , int_fifo|BUFFER[6][24]~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][24] , int_fifo|BUFFER[6][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][24]~3 , int_fifo|BUFFER[7][24]~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][24] , int_fifo|BUFFER[7][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][24]~1 , int_fifo|BUFFER[5][24]~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][24] , int_fifo|BUFFER[5][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][24]~2 , int_fifo|BUFFER[4][24]~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][24] , int_fifo|BUFFER[4][24], RESDMAC, 1
instance = comp, \int_fifo|Mux7~0 , int_fifo|Mux7~0, RESDMAC, 1
instance = comp, \int_fifo|Mux7~1 , int_fifo|Mux7~1, RESDMAC, 1
instance = comp, \int_fifo|Mux7~4 , int_fifo|Mux7~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[24] , int_fifo|FIFO_OD[24], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~8 , u_datapath|u_datapath_output|UD_LATCH~8, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[8] , u_datapath|u_datapath_output|UD_LATCH[8], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[24] , u_registers|SSPBDAT[24], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[24]~55 , u_datapath|u_datapath_output|DATA[24]~55, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[25]~6 , u_datapath|FIFO_ID[25]~6, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][25] , int_fifo|BUFFER[5][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][25] , int_fifo|BUFFER[4][25], RESDMAC, 1
instance = comp, \int_fifo|Mux6~0 , int_fifo|Mux6~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][25] , int_fifo|BUFFER[6][25], RESDMAC, 1
instance = comp, \int_fifo|Mux6~1 , int_fifo|Mux6~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][25] , int_fifo|BUFFER[3][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][25] , int_fifo|BUFFER[1][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][25] , int_fifo|BUFFER[0][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][25] , int_fifo|BUFFER[2][25], RESDMAC, 1
instance = comp, \int_fifo|Mux6~2 , int_fifo|Mux6~2, RESDMAC, 1
instance = comp, \int_fifo|Mux6~3 , int_fifo|Mux6~3, RESDMAC, 1
instance = comp, \int_fifo|Mux6~4 , int_fifo|Mux6~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[25] , int_fifo|FIFO_OD[25], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~9 , u_datapath|u_datapath_output|UD_LATCH~9, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[9] , u_datapath|u_datapath_output|UD_LATCH[9], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[25] , u_registers|SSPBDAT[25], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[25]~56 , u_datapath|u_datapath_output|DATA[25]~56, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[26]~11 , u_datapath|FIFO_ID[26]~11, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][26] , int_fifo|BUFFER[3][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][26] , int_fifo|BUFFER[1][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][26] , int_fifo|BUFFER[0][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][26] , int_fifo|BUFFER[2][26], RESDMAC, 1
instance = comp, \int_fifo|Mux5~2 , int_fifo|Mux5~2, RESDMAC, 1
instance = comp, \int_fifo|Mux5~3 , int_fifo|Mux5~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][26] , int_fifo|BUFFER[7][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][26] , int_fifo|BUFFER[6][26], RESDMAC, 1
instance = comp, \int_fifo|Mux5~1 , int_fifo|Mux5~1, RESDMAC, 1
instance = comp, \int_fifo|Mux5~4 , int_fifo|Mux5~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[26] , int_fifo|FIFO_OD[26], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~10 , u_datapath|u_datapath_output|UD_LATCH~10, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[10] , u_datapath|u_datapath_output|UD_LATCH[10], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[26] , u_registers|SSPBDAT[26], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[26]~57 , u_datapath|u_datapath_output|DATA[26]~57, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[27]~16 , u_datapath|FIFO_ID[27]~16, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][27] , int_fifo|BUFFER[2][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][27]~feeder , int_fifo|BUFFER[0][27]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][27] , int_fifo|BUFFER[0][27], RESDMAC, 1
instance = comp, \int_fifo|Mux4~2 , int_fifo|Mux4~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][27] , int_fifo|BUFFER[1][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][27] , int_fifo|BUFFER[3][27], RESDMAC, 1
instance = comp, \int_fifo|Mux4~3 , int_fifo|Mux4~3, RESDMAC, 1
instance = comp, \int_fifo|Mux4~4 , int_fifo|Mux4~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[27] , int_fifo|FIFO_OD[27], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~11 , u_datapath|u_datapath_output|UD_LATCH~11, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[11] , u_datapath|u_datapath_output|UD_LATCH[11], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[27] , u_registers|SSPBDAT[27], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[27]~58 , u_datapath|u_datapath_output|DATA[27]~58, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[28]~21 , u_datapath|FIFO_ID[28]~21, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][28] , int_fifo|BUFFER[2][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][28] , int_fifo|BUFFER[0][28], RESDMAC, 1
instance = comp, \int_fifo|Mux3~2 , int_fifo|Mux3~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][28] , int_fifo|BUFFER[1][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][28] , int_fifo|BUFFER[3][28], RESDMAC, 1
instance = comp, \int_fifo|Mux3~3 , int_fifo|Mux3~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][28] , int_fifo|BUFFER[5][28], RESDMAC, 1
instance = comp, \int_fifo|Mux3~0 , int_fifo|Mux3~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][28] , int_fifo|BUFFER[7][28], RESDMAC, 1
instance = comp, \int_fifo|Mux3~1 , int_fifo|Mux3~1, RESDMAC, 1
instance = comp, \int_fifo|Mux3~4 , int_fifo|Mux3~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[28] , int_fifo|FIFO_OD[28], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~12 , u_datapath|u_datapath_output|UD_LATCH~12, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[12] , u_datapath|u_datapath_output|UD_LATCH[12], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[28] , u_registers|SSPBDAT[28], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[28]~59 , u_datapath|u_datapath_output|DATA[28]~59, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[29]~26 , u_datapath|FIFO_ID[29]~26, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][29] , int_fifo|BUFFER[3][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][29] , int_fifo|BUFFER[1][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][29] , int_fifo|BUFFER[0][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][29] , int_fifo|BUFFER[2][29], RESDMAC, 1
instance = comp, \int_fifo|Mux2~2 , int_fifo|Mux2~2, RESDMAC, 1
instance = comp, \int_fifo|Mux2~3 , int_fifo|Mux2~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][29] , int_fifo|BUFFER[6][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][29] , int_fifo|BUFFER[7][29], RESDMAC, 1
instance = comp, \int_fifo|Mux2~1 , int_fifo|Mux2~1, RESDMAC, 1
instance = comp, \int_fifo|Mux2~4 , int_fifo|Mux2~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[29] , int_fifo|FIFO_OD[29], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~13 , u_datapath|u_datapath_output|UD_LATCH~13, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[13] , u_datapath|u_datapath_output|UD_LATCH[13], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[29] , u_registers|SSPBDAT[29], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[29]~60 , u_datapath|u_datapath_output|DATA[29]~60, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[30]~31 , u_datapath|FIFO_ID[30]~31, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][30] , int_fifo|BUFFER[3][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][30] , int_fifo|BUFFER[1][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][30] , int_fifo|BUFFER[2][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][30]~feeder , int_fifo|BUFFER[0][30]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][30] , int_fifo|BUFFER[0][30], RESDMAC, 1
instance = comp, \int_fifo|Mux1~2 , int_fifo|Mux1~2, RESDMAC, 1
instance = comp, \int_fifo|Mux1~3 , int_fifo|Mux1~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][30] , int_fifo|BUFFER[4][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][30] , int_fifo|BUFFER[5][30], RESDMAC, 1
instance = comp, \int_fifo|Mux1~0 , int_fifo|Mux1~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][30] , int_fifo|BUFFER[7][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][30] , int_fifo|BUFFER[6][30], RESDMAC, 1
instance = comp, \int_fifo|Mux1~1 , int_fifo|Mux1~1, RESDMAC, 1
instance = comp, \int_fifo|Mux1~4 , int_fifo|Mux1~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[30] , int_fifo|FIFO_OD[30], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~14 , u_datapath|u_datapath_output|UD_LATCH~14, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[14] , u_datapath|u_datapath_output|UD_LATCH[14], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[30] , u_registers|SSPBDAT[30], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[30]~61 , u_datapath|u_datapath_output|DATA[30]~61, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[31]~38 , u_datapath|FIFO_ID[31]~38, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][31] , int_fifo|BUFFER[0][31], RESDMAC, 1
instance = comp, \int_fifo|Mux0~2 , int_fifo|Mux0~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][31] , int_fifo|BUFFER[1][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][31] , int_fifo|BUFFER[3][31], RESDMAC, 1
instance = comp, \int_fifo|Mux0~3 , int_fifo|Mux0~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][31] , int_fifo|BUFFER[5][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][31] , int_fifo|BUFFER[4][31], RESDMAC, 1
instance = comp, \int_fifo|Mux0~0 , int_fifo|Mux0~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][31] , int_fifo|BUFFER[7][31], RESDMAC, 1
instance = comp, \int_fifo|Mux0~1 , int_fifo|Mux0~1, RESDMAC, 1
instance = comp, \int_fifo|Mux0~4 , int_fifo|Mux0~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[31] , int_fifo|FIFO_OD[31], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH~15 , u_datapath|u_datapath_output|UD_LATCH~15, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[15] , u_datapath|u_datapath_output|UD_LATCH[15], RESDMAC, 1
instance = comp, \u_registers|SSPBDAT[31] , u_registers|SSPBDAT[31], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[31]~62 , u_datapath|u_datapath_output|DATA[31]~62, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16, RESDMAC, 1
instance = comp, \u_SCSI_SM|F2S_o , u_SCSI_SM|F2S_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[16]~2 , u_datapath|FIFO_ID[16]~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][16] , int_fifo|BUFFER[7][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][16]~8 , int_fifo|BUFFER[6][16]~8, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][16] , int_fifo|BUFFER[6][16], RESDMAC, 1
instance = comp, \int_fifo|Mux15~1 , int_fifo|Mux15~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][16] , int_fifo|BUFFER[3][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][16] , int_fifo|BUFFER[1][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][16] , int_fifo|BUFFER[0][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][16] , int_fifo|BUFFER[2][16], RESDMAC, 1
instance = comp, \int_fifo|Mux15~2 , int_fifo|Mux15~2, RESDMAC, 1
instance = comp, \int_fifo|Mux15~3 , int_fifo|Mux15~3, RESDMAC, 1
instance = comp, \int_fifo|Mux15~4 , int_fifo|Mux15~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[16] , int_fifo|FIFO_OD[16], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[0] , u_datapath|u_datapath_input|UD_LATCH[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[0]~1 , u_datapath|u_datapath_input|CPU_OD[0]~1, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[0]~5 , u_datapath|FIFO_ID[0]~5, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][0] , int_fifo|BUFFER[3][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][0] , int_fifo|BUFFER[2][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][0] , int_fifo|BUFFER[1][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][0] , int_fifo|BUFFER[0][0], RESDMAC, 1
instance = comp, \int_fifo|Mux31~2 , int_fifo|Mux31~2, RESDMAC, 1
instance = comp, \int_fifo|Mux31~3 , int_fifo|Mux31~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][0] , int_fifo|BUFFER[7][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][0] , int_fifo|BUFFER[6][0], RESDMAC, 1
instance = comp, \int_fifo|Mux31~1 , int_fifo|Mux31~1, RESDMAC, 1
instance = comp, \int_fifo|Mux31~4 , int_fifo|Mux31~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[0] , int_fifo|FIFO_OD[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|WE_o , u_SCSI_SM|WE_o, RESDMAC, 1
instance = comp, \_IOW~0 , _IOW~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[1] , u_datapath|u_datapath_input|UD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[1]~2 , u_datapath|u_datapath_input|CPU_OD[1]~2, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[1]~10 , u_datapath|FIFO_ID[1]~10, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][1]~feeder , int_fifo|BUFFER[6][1]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][1] , int_fifo|BUFFER[6][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][1] , int_fifo|BUFFER[7][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][1] , int_fifo|BUFFER[4][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][1] , int_fifo|BUFFER[5][1], RESDMAC, 1
instance = comp, \int_fifo|Mux30~0 , int_fifo|Mux30~0, RESDMAC, 1
instance = comp, \int_fifo|Mux30~1 , int_fifo|Mux30~1, RESDMAC, 1
instance = comp, \int_fifo|Mux30~4 , int_fifo|Mux30~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[1] , int_fifo|FIFO_OD[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[2] , u_datapath|u_datapath_input|UD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|CPU_OD[2]~3 , u_datapath|u_datapath_input|CPU_OD[2]~3, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[2]~15 , u_datapath|FIFO_ID[2]~15, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][2] , int_fifo|BUFFER[3][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][2] , int_fifo|BUFFER[1][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][2] , int_fifo|BUFFER[2][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][2] , int_fifo|BUFFER[0][2], RESDMAC, 1
instance = comp, \int_fifo|Mux29~2 , int_fifo|Mux29~2, RESDMAC, 1
instance = comp, \int_fifo|Mux29~3 , int_fifo|Mux29~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][2]~feeder , int_fifo|BUFFER[4][2]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][2] , int_fifo|BUFFER[4][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][2] , int_fifo|BUFFER[5][2], RESDMAC, 1
instance = comp, \int_fifo|Mux29~0 , int_fifo|Mux29~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][2] , int_fifo|BUFFER[7][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][2]~feeder , int_fifo|BUFFER[6][2]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][2] , int_fifo|BUFFER[6][2], RESDMAC, 1
instance = comp, \int_fifo|Mux29~1 , int_fifo|Mux29~1, RESDMAC, 1
instance = comp, \int_fifo|Mux29~4 , int_fifo|Mux29~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[2] , int_fifo|FIFO_OD[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[18]~12 , u_datapath|FIFO_ID[18]~12, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][18] , int_fifo|BUFFER[3][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][18] , int_fifo|BUFFER[1][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][18] , int_fifo|BUFFER[2][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][18] , int_fifo|BUFFER[0][18], RESDMAC, 1
instance = comp, \int_fifo|Mux13~2 , int_fifo|Mux13~2, RESDMAC, 1
instance = comp, \int_fifo|Mux13~3 , int_fifo|Mux13~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][18] , int_fifo|BUFFER[7][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][18] , int_fifo|BUFFER[6][18], RESDMAC, 1
instance = comp, \int_fifo|Mux13~1 , int_fifo|Mux13~1, RESDMAC, 1
instance = comp, \int_fifo|Mux13~4 , int_fifo|Mux13~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[18] , int_fifo|FIFO_OD[18], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[3]~20 , u_datapath|FIFO_ID[3]~20, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][3] , int_fifo|BUFFER[3][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][3] , int_fifo|BUFFER[1][3], RESDMAC, 1
instance = comp, \int_fifo|Mux28~3 , int_fifo|Mux28~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][3] , int_fifo|BUFFER[6][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][3] , int_fifo|BUFFER[7][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][3] , int_fifo|BUFFER[4][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][3] , int_fifo|BUFFER[5][3], RESDMAC, 1
instance = comp, \int_fifo|Mux28~0 , int_fifo|Mux28~0, RESDMAC, 1
instance = comp, \int_fifo|Mux28~1 , int_fifo|Mux28~1, RESDMAC, 1
instance = comp, \int_fifo|Mux28~4 , int_fifo|Mux28~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[3] , int_fifo|FIFO_OD[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[19]~17 , u_datapath|FIFO_ID[19]~17, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][19] , int_fifo|BUFFER[0][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][19] , int_fifo|BUFFER[2][19], RESDMAC, 1
instance = comp, \int_fifo|Mux12~2 , int_fifo|Mux12~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][19] , int_fifo|BUFFER[1][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][19]~feeder , int_fifo|BUFFER[3][19]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][19] , int_fifo|BUFFER[3][19], RESDMAC, 1
instance = comp, \int_fifo|Mux12~3 , int_fifo|Mux12~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][19]~feeder , int_fifo|BUFFER[7][19]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][19] , int_fifo|BUFFER[7][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][19] , int_fifo|BUFFER[6][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][19] , int_fifo|BUFFER[4][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][19] , int_fifo|BUFFER[5][19], RESDMAC, 1
instance = comp, \int_fifo|Mux12~0 , int_fifo|Mux12~0, RESDMAC, 1
instance = comp, \int_fifo|Mux12~1 , int_fifo|Mux12~1, RESDMAC, 1
instance = comp, \int_fifo|Mux12~4 , int_fifo|Mux12~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[19] , int_fifo|FIFO_OD[19], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[20]~22 , u_datapath|FIFO_ID[20]~22, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][20] , int_fifo|BUFFER[2][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][20] , int_fifo|BUFFER[0][20], RESDMAC, 1
instance = comp, \int_fifo|Mux11~2 , int_fifo|Mux11~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][20] , int_fifo|BUFFER[1][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][20] , int_fifo|BUFFER[3][20], RESDMAC, 1
instance = comp, \int_fifo|Mux11~3 , int_fifo|Mux11~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][20] , int_fifo|BUFFER[6][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][20] , int_fifo|BUFFER[7][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][20] , int_fifo|BUFFER[5][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][20]~feeder , int_fifo|BUFFER[4][20]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][20] , int_fifo|BUFFER[4][20], RESDMAC, 1
instance = comp, \int_fifo|Mux11~0 , int_fifo|Mux11~0, RESDMAC, 1
instance = comp, \int_fifo|Mux11~1 , int_fifo|Mux11~1, RESDMAC, 1
instance = comp, \int_fifo|Mux11~4 , int_fifo|Mux11~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[20] , int_fifo|FIFO_OD[20], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33, RESDMAC, 1
instance = comp, \u_datapath|FIFO_ID[23]~36 , u_datapath|FIFO_ID[23]~36, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][23]~feeder , int_fifo|BUFFER[5][23]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][23] , int_fifo|BUFFER[5][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][23] , int_fifo|BUFFER[4][23], RESDMAC, 1
instance = comp, \int_fifo|Mux8~0 , int_fifo|Mux8~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][23] , int_fifo|BUFFER[7][23], RESDMAC, 1
instance = comp, \int_fifo|Mux8~1 , int_fifo|Mux8~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][23]~feeder , int_fifo|BUFFER[3][23]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][23] , int_fifo|BUFFER[3][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][23] , int_fifo|BUFFER[1][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][23] , int_fifo|BUFFER[2][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][23] , int_fifo|BUFFER[0][23], RESDMAC, 1
instance = comp, \int_fifo|Mux8~2 , int_fifo|Mux8~2, RESDMAC, 1
instance = comp, \int_fifo|Mux8~3 , int_fifo|Mux8~3, RESDMAC, 1
instance = comp, \int_fifo|Mux8~4 , int_fifo|Mux8~4, RESDMAC, 1
instance = comp, \int_fifo|FIFO_OD[23] , int_fifo|FIFO_OD[23], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34 , u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11, RESDMAC, 1
instance = comp, \u_CPU_SM|SIZE1 , u_CPU_SM|SIZE1, RESDMAC, 1
instance = comp, \_SIZ1~0 , _SIZ1~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[1]~0 , u_registers|u_registers_term|TERM_COUNTER[1]~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[0]~2 , u_registers|u_registers_term|TERM_COUNTER[0]~2, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[0] , u_registers|u_registers_term|TERM_COUNTER[0], RESDMAC, 1
instance = comp, \u_registers|u_registers_term|REG_DSK_~0 , u_registers|u_registers_term|REG_DSK_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|REG_DSK_ , u_registers|u_registers_term|REG_DSK_, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6 , u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|BREQ , u_CPU_SM|BREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 , u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ , u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7 , u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7, RESDMAC, 1
instance = comp, \u_SCSI_SM|SCSI_CS_o , u_SCSI_SM|SCSI_CS_o, RESDMAC, 1
instance = comp, \_IOR~0 , _IOR~0, RESDMAC, 1
instance = comp, \_LED_RD~0 , _LED_RD~0, RESDMAC, 1
instance = comp, \_LED_RD~1 , _LED_RD~1, RESDMAC, 1
instance = comp, \_LED_WR~0 , _LED_WR~0, RESDMAC, 1
instance = comp, \DATA_OE_~0 , DATA_OE_~0, RESDMAC, 1
instance = comp, \PDATA_OE_~0 , PDATA_OE_~0, RESDMAC, 1
instance = comp, \DATA_DIR~0 , DATA_DIR~0, RESDMAC, 1
instance = comp, \DATA_DIR~reg0 , DATA_DIR~reg0, RESDMAC, 1
instance = comp, \_DS_IO~I , _DS_IO, RESDMAC, 1
instance = comp, \PD_PORT[8]~I , PD_PORT[8], RESDMAC, 1
instance = comp, \PD_PORT[9]~I , PD_PORT[9], RESDMAC, 1
instance = comp, \PD_PORT[10]~I , PD_PORT[10], RESDMAC, 1
instance = comp, \PD_PORT[11]~I , PD_PORT[11], RESDMAC, 1
instance = comp, \PD_PORT[12]~I , PD_PORT[12], RESDMAC, 1
instance = comp, \PD_PORT[13]~I , PD_PORT[13], RESDMAC, 1
instance = comp, \PD_PORT[14]~I , PD_PORT[14], RESDMAC, 1
instance = comp, \PD_PORT[15]~I , PD_PORT[15], RESDMAC, 1
instance = comp, \INT~I , INT, RESDMAC, 1
instance = comp, \_SIZ1~I , _SIZ1, RESDMAC, 1
instance = comp, \DSACK_O[0]~I , DSACK_O[0], RESDMAC, 1
instance = comp, \DSACK_O[1]~I , DSACK_O[1], RESDMAC, 1
instance = comp, \BR~I , BR, RESDMAC, 1
instance = comp, \_DMAEN~I , _DMAEN, RESDMAC, 1
instance = comp, \_DACK~I , _DACK, RESDMAC, 1
instance = comp, \_CSS~I , _CSS, RESDMAC, 1
instance = comp, \_IOR~I , _IOR, RESDMAC, 1
instance = comp, \_IOW~I , _IOW, RESDMAC, 1
instance = comp, \_LED_RD~I , _LED_RD, RESDMAC, 1
instance = comp, \_LED_WR~I , _LED_WR, RESDMAC, 1
instance = comp, \_LED_DMA~I , _LED_DMA, RESDMAC, 1
instance = comp, \OWN~I , OWN, RESDMAC, 1
instance = comp, \DATA_OE_~I , DATA_OE_, RESDMAC, 1
instance = comp, \PDATA_OE_~I , PDATA_OE_, RESDMAC, 1
instance = comp, \DATA_DIR~I , DATA_DIR, RESDMAC, 1
