<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/SRAMTemplate_56.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">rtl</a> - SRAMTemplate_56.sv<span style="font-size: 80%;"> (source / <a href="SRAMTemplate_56.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">58</td>
            <td class="headerCovTableEntry">68</td>
            <td class="headerCovTableEntryMed">85.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-12-18 06:23:31</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : module SRAMTemplate_56(</a>
<a name="59"><span class="lineNum">      59 </span>                :<span class="lineCov">         85 :   input        clock,</span></a>
<a name="60"><span class="lineNum">      60 </span>                :<span class="lineCov">         33 :   input        reset,</span></a>
<a name="61"><span class="lineNum">      61 </span>                :<span class="lineCov">         28 :   input        io_r_req_valid,</span></a>
<a name="62"><span class="lineNum">      62 </span>                :<span class="lineCov">         94 :   input  [7:0] io_r_req_bits_setIdx,</span></a>
<a name="63"><span class="lineNum">      63 </span>                :<span class="lineCov">         53 :   output [5:0] io_r_resp_data_0,</span></a>
<a name="64"><span class="lineNum">      64 </span>                :<span class="lineCov">         48 :   output [5:0] io_r_resp_data_1,</span></a>
<a name="65"><span class="lineNum">      65 </span>                :<span class="lineCov">         55 :   output [5:0] io_r_resp_data_2,</span></a>
<a name="66"><span class="lineNum">      66 </span>                :<span class="lineCov">         51 :   output [5:0] io_r_resp_data_3,</span></a>
<a name="67"><span class="lineNum">      67 </span>                :<span class="lineCov">         96 :   input        io_w_req_valid,</span></a>
<a name="68"><span class="lineNum">      68 </span>                :<span class="lineCov">         54 :   input  [7:0] io_w_req_bits_setIdx,</span></a>
<a name="69"><span class="lineNum">      69 </span>                :<span class="lineCov">         42 :   input  [5:0] io_w_req_bits_data_0,</span></a>
<a name="70"><span class="lineNum">      70 </span>                :<span class="lineCov">         50 :   input  [5:0] io_w_req_bits_data_1,</span></a>
<a name="71"><span class="lineNum">      71 </span>                :<span class="lineCov">         50 :   input  [5:0] io_w_req_bits_data_2,</span></a>
<a name="72"><span class="lineNum">      72 </span>                :<span class="lineCov">         54 :   input  [5:0] io_w_req_bits_data_3,</span></a>
<a name="73"><span class="lineNum">      73 </span>                :<span class="lineCov">         75 :   input  [3:0] io_w_req_bits_waymask</span></a>
<a name="74"><span class="lineNum">      74 </span>                :            : );</a>
<a name="75"><span class="lineNum">      75 </span>                :            : </a>
<a name="76"><span class="lineNum">      76 </span>                :            :   wire        _ClockGate_1_Q;</a>
<a name="77"><span class="lineNum">      77 </span>                :            :   wire        _ClockGate_Q;</a>
<a name="78"><span class="lineNum">      78 </span>                :            :   wire [23:0] _array_R0_data;</a>
<a name="79"><span class="lineNum">      79 </span>                :            :   reg         _resetState;</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   reg  [7:0]  _resetSet;</a>
<a name="81"><span class="lineNum">      81 </span>                :<span class="lineCov">         26 :   wire        wen = io_w_req_valid | _resetState;</span></a>
<a name="82"><span class="lineNum">      82 </span>                :<span class="lineCov">         55 :   reg  [5:0]  bypass_wdata_r_0;</span></a>
<a name="83"><span class="lineNum">      83 </span>                :<span class="lineCov">         59 :   reg  [5:0]  bypass_wdata_r_1;</span></a>
<a name="84"><span class="lineNum">      84 </span>                :<span class="lineCov">         58 :   reg  [5:0]  bypass_wdata_r_2;</span></a>
<a name="85"><span class="lineNum">      85 </span>                :<span class="lineCov">         57 :   reg  [5:0]  bypass_wdata_r_3;</span></a>
<a name="86"><span class="lineNum">      86 </span>                :<span class="lineCov">         41 :   wire        bypass_mask_need_check = io_r_req_valid &amp; io_w_req_valid;</span></a>
<a name="87"><span class="lineNum">      87 </span>                :<span class="lineCov">         34 :   reg         bypass_mask_need_check_reg_last_REG;</span></a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">         56 :   reg  [7:0]  bypass_mask_waddr_reg;</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineCov">         60 :   reg  [7:0]  bypass_mask_raddr_reg;</span></a>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineCov">         54 :   reg  [3:0]  bypass_mask_wmask_reg;</span></a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineCov">         55 :   wire [3:0]  bypass_mask =</span></a>
<a name="92"><span class="lineNum">      92 </span>                :            :     {4{bypass_mask_need_check_reg_last_REG</a>
<a name="93"><span class="lineNum">      93 </span>                :            :          &amp; bypass_mask_waddr_reg == bypass_mask_raddr_reg}} &amp; bypass_mask_wmask_reg;</a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineCov">         54 :   wire [5:0]  mem_rdata_0 = bypass_mask[0] ? bypass_wdata_r_0 : _array_R0_data[5:0];</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineCov">         60 :   wire [5:0]  mem_rdata_1 = bypass_mask[1] ? bypass_wdata_r_1 : _array_R0_data[11:6];</span></a>
<a name="96"><span class="lineNum">      96 </span>                :<span class="lineCov">         61 :   wire [5:0]  mem_rdata_2 = bypass_mask[2] ? bypass_wdata_r_2 : _array_R0_data[17:12];</span></a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineCov">         56 :   wire [5:0]  mem_rdata_3 = bypass_mask[3] ? bypass_wdata_r_3 : _array_R0_data[23:18];</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineCov">         31 :   reg         rdata_last_REG;</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineCov">         48 :   reg  [5:0]  rdata_hold_data_0;</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineCov">         53 :   reg  [5:0]  rdata_hold_data_1;</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineCov">         57 :   reg  [5:0]  rdata_hold_data_2;</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineCov">         49 :   reg  [5:0]  rdata_hold_data_3;</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">         64 :   always @(posedge clock or posedge reset) begin</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineCov">         64 :     if (reset) begin</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineCov">         64 :       _resetState &lt;= 1'h1;</span></a>
<a name="106"><span class="lineNum">     106 </span>                :<span class="lineCov">         64 :       _resetSet &lt;= 8'h0;</span></a>
<a name="107"><span class="lineNum">     107 </span>                :<span class="lineCov">         64 :       bypass_mask_need_check_reg_last_REG &lt;= 1'h0;</span></a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">         64 :       rdata_last_REG &lt;= 1'h0;</span></a>
<a name="109"><span class="lineNum">     109 </span>                :            :     end</a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineNoCov">          0 :     else begin</span></a>
<a name="111"><span class="lineNum">     111 </span>                :<span class="lineNoCov">          0 :       _resetState &lt;= ~(_resetState &amp; (&amp;_resetSet)) &amp; _resetState;</span></a>
<a name="112"><span class="lineNum">     112 </span>                :<span class="lineNoCov">          0 :       if (_resetState)</span></a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineNoCov">          0 :         _resetSet &lt;= 8'(_resetSet + 8'h1);</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineNoCov">          0 :       bypass_mask_need_check_reg_last_REG &lt;= bypass_mask_need_check;</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineNoCov">          0 :       rdata_last_REG &lt;= io_r_req_valid;</span></a>
<a name="116"><span class="lineNum">     116 </span>                :            :     end</a>
<a name="117"><span class="lineNum">     117 </span>                :            :   end // always @(posedge, posedge)</a>
<a name="118"><span class="lineNum">     118 </span>                :<span class="lineCov">         64 :   always @(posedge clock) begin</span></a>
<a name="119"><span class="lineNum">     119 </span>                :<span class="lineCov">         64 :     if (io_w_req_valid &amp; io_r_req_valid) begin</span></a>
<a name="120"><span class="lineNum">     120 </span>                :<span class="lineCov">          8 :       bypass_wdata_r_0 &lt;= io_w_req_bits_data_0;</span></a>
<a name="121"><span class="lineNum">     121 </span>                :<span class="lineCov">          8 :       bypass_wdata_r_1 &lt;= io_w_req_bits_data_1;</span></a>
<a name="122"><span class="lineNum">     122 </span>                :<span class="lineCov">          8 :       bypass_wdata_r_2 &lt;= io_w_req_bits_data_2;</span></a>
<a name="123"><span class="lineNum">     123 </span>                :<span class="lineCov">          8 :       bypass_wdata_r_3 &lt;= io_w_req_bits_data_3;</span></a>
<a name="124"><span class="lineNum">     124 </span>                :            :     end</a>
<a name="125"><span class="lineNum">     125 </span>                :<span class="lineCov">         64 :     if (bypass_mask_need_check) begin</span></a>
<a name="126"><span class="lineNum">     126 </span>                :<span class="lineCov">          8 :       bypass_mask_waddr_reg &lt;= io_w_req_bits_setIdx;</span></a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineCov">          8 :       bypass_mask_raddr_reg &lt;= io_r_req_bits_setIdx;</span></a>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineCov">          8 :       bypass_mask_wmask_reg &lt;= io_w_req_bits_waymask;</span></a>
<a name="129"><span class="lineNum">     129 </span>                :            :     end</a>
<a name="130"><span class="lineNum">     130 </span>                :<span class="lineCov">         64 :     if (rdata_last_REG) begin</span></a>
<a name="131"><span class="lineNum">     131 </span>                :<span class="lineNoCov">          0 :       rdata_hold_data_0 &lt;= mem_rdata_0;</span></a>
<a name="132"><span class="lineNum">     132 </span>                :<span class="lineNoCov">          0 :       rdata_hold_data_1 &lt;= mem_rdata_1;</span></a>
<a name="133"><span class="lineNum">     133 </span>                :<span class="lineNoCov">          0 :       rdata_hold_data_2 &lt;= mem_rdata_2;</span></a>
<a name="134"><span class="lineNum">     134 </span>                :<span class="lineNoCov">          0 :       rdata_hold_data_3 &lt;= mem_rdata_3;</span></a>
<a name="135"><span class="lineNum">     135 </span>                :            :     end</a>
<a name="136"><span class="lineNum">     136 </span>                :            :   end // always @(posedge)</a>
<a name="137"><span class="lineNum">     137 </span>                :            :   `ifdef ENABLE_INITIAL_REG_</a>
<a name="138"><span class="lineNum">     138 </span>                :            :     `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="139"><span class="lineNum">     139 </span>                :            :       `FIRRTL_BEFORE_INITIAL</a>
<a name="140"><span class="lineNum">     140 </span>                :            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="141"><span class="lineNum">     141 </span>                :            :     logic [31:0] _RANDOM[0:2];</a>
<a name="142"><span class="lineNum">     142 </span>                :<span class="lineCov">         64 :     initial begin</span></a>
<a name="143"><span class="lineNum">     143 </span>                :            :       `ifdef INIT_RANDOM_PROLOG_</a>
<a name="144"><span class="lineNum">     144 </span>                :            :         `INIT_RANDOM_PROLOG_</a>
<a name="145"><span class="lineNum">     145 </span>                :            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="146"><span class="lineNum">     146 </span>                :            :       `ifdef RANDOMIZE_REG_INIT</a>
<a name="147"><span class="lineNum">     147 </span>                :            :         for (logic [1:0] i = 2'h0; i &lt; 2'h3; i += 2'h1) begin</a>
<a name="148"><span class="lineNum">     148 </span>                :            :           _RANDOM[i] = `RANDOM;</a>
<a name="149"><span class="lineNum">     149 </span>                :            :         end</a>
<a name="150"><span class="lineNum">     150 </span>                :            :         _resetState = _RANDOM[2'h0][0];</a>
<a name="151"><span class="lineNum">     151 </span>                :            :         _resetSet = _RANDOM[2'h0][8:1];</a>
<a name="152"><span class="lineNum">     152 </span>                :            :         bypass_wdata_r_0 = _RANDOM[2'h0][14:9];</a>
<a name="153"><span class="lineNum">     153 </span>                :            :         bypass_wdata_r_1 = _RANDOM[2'h0][20:15];</a>
<a name="154"><span class="lineNum">     154 </span>                :            :         bypass_wdata_r_2 = _RANDOM[2'h0][26:21];</a>
<a name="155"><span class="lineNum">     155 </span>                :            :         bypass_wdata_r_3 = {_RANDOM[2'h0][31:27], _RANDOM[2'h1][0]};</a>
<a name="156"><span class="lineNum">     156 </span>                :            :         bypass_mask_need_check_reg_last_REG = _RANDOM[2'h1][1];</a>
<a name="157"><span class="lineNum">     157 </span>                :            :         bypass_mask_waddr_reg = _RANDOM[2'h1][9:2];</a>
<a name="158"><span class="lineNum">     158 </span>                :            :         bypass_mask_raddr_reg = _RANDOM[2'h1][17:10];</a>
<a name="159"><span class="lineNum">     159 </span>                :            :         bypass_mask_wmask_reg = _RANDOM[2'h1][21:18];</a>
<a name="160"><span class="lineNum">     160 </span>                :            :         rdata_last_REG = _RANDOM[2'h1][22];</a>
<a name="161"><span class="lineNum">     161 </span>                :            :         rdata_hold_data_0 = _RANDOM[2'h1][28:23];</a>
<a name="162"><span class="lineNum">     162 </span>                :            :         rdata_hold_data_1 = {_RANDOM[2'h1][31:29], _RANDOM[2'h2][2:0]};</a>
<a name="163"><span class="lineNum">     163 </span>                :            :         rdata_hold_data_2 = _RANDOM[2'h2][8:3];</a>
<a name="164"><span class="lineNum">     164 </span>                :            :         rdata_hold_data_3 = _RANDOM[2'h2][14:9];</a>
<a name="165"><span class="lineNum">     165 </span>                :            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="166"><span class="lineNum">     166 </span>                :<span class="lineCov">         64 :       if (reset) begin</span></a>
<a name="167"><span class="lineNum">     167 </span>                :<span class="lineCov">         64 :         _resetState = 1'h1;</span></a>
<a name="168"><span class="lineNum">     168 </span>                :<span class="lineCov">         64 :         _resetSet = 8'h0;</span></a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineCov">         64 :         bypass_mask_need_check_reg_last_REG = 1'h0;</span></a>
<a name="170"><span class="lineNum">     170 </span>                :<span class="lineCov">         64 :         rdata_last_REG = 1'h0;</span></a>
<a name="171"><span class="lineNum">     171 </span>                :            :       end</a>
<a name="172"><span class="lineNum">     172 </span>                :            :     end // initial</a>
<a name="173"><span class="lineNum">     173 </span>                :            :     `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="174"><span class="lineNum">     174 </span>                :            :       `FIRRTL_AFTER_INITIAL</a>
<a name="175"><span class="lineNum">     175 </span>                :            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="176"><span class="lineNum">     176 </span>                :            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="177"><span class="lineNum">     177 </span>                :            :   array_5 array (</a>
<a name="178"><span class="lineNum">     178 </span>                :            :     .R0_addr (io_r_req_bits_setIdx),</a>
<a name="179"><span class="lineNum">     179 </span>                :            :     .R0_en   (io_r_req_valid),</a>
<a name="180"><span class="lineNum">     180 </span>                :            :     .R0_clk  (_ClockGate_Q),</a>
<a name="181"><span class="lineNum">     181 </span>                :            :     .R0_data (_array_R0_data),</a>
<a name="182"><span class="lineNum">     182 </span>                :            :     .W0_addr (_resetState ? _resetSet : io_w_req_bits_setIdx),</a>
<a name="183"><span class="lineNum">     183 </span>                :            :     .W0_en   (wen),</a>
<a name="184"><span class="lineNum">     184 </span>                :            :     .W0_clk  (_ClockGate_1_Q),</a>
<a name="185"><span class="lineNum">     185 </span>                :            :     .W0_data</a>
<a name="186"><span class="lineNum">     186 </span>                :            :       ({_resetState ? 6'h0 : io_w_req_bits_data_3,</a>
<a name="187"><span class="lineNum">     187 </span>                :            :         _resetState ? 6'h0 : io_w_req_bits_data_2,</a>
<a name="188"><span class="lineNum">     188 </span>                :            :         _resetState ? 6'h0 : io_w_req_bits_data_1,</a>
<a name="189"><span class="lineNum">     189 </span>                :            :         _resetState ? 6'h0 : io_w_req_bits_data_0}),</a>
<a name="190"><span class="lineNum">     190 </span>                :            :     .W0_mask (_resetState ? 4'hF : io_w_req_bits_waymask)</a>
<a name="191"><span class="lineNum">     191 </span>                :            :   );</a>
<a name="192"><span class="lineNum">     192 </span>                :            :   ClockGate ClockGate (</a>
<a name="193"><span class="lineNum">     193 </span>                :            :     .TE (1'h0),</a>
<a name="194"><span class="lineNum">     194 </span>                :            :     .E  (io_r_req_valid),</a>
<a name="195"><span class="lineNum">     195 </span>                :            :     .CK (clock),</a>
<a name="196"><span class="lineNum">     196 </span>                :            :     .Q  (_ClockGate_Q)</a>
<a name="197"><span class="lineNum">     197 </span>                :            :   );</a>
<a name="198"><span class="lineNum">     198 </span>                :            :   ClockGate ClockGate_1 (</a>
<a name="199"><span class="lineNum">     199 </span>                :            :     .TE (1'h0),</a>
<a name="200"><span class="lineNum">     200 </span>                :            :     .E  (wen),</a>
<a name="201"><span class="lineNum">     201 </span>                :            :     .CK (clock),</a>
<a name="202"><span class="lineNum">     202 </span>                :            :     .Q  (_ClockGate_1_Q)</a>
<a name="203"><span class="lineNum">     203 </span>                :            :   );</a>
<a name="204"><span class="lineNum">     204 </span>                :            :   assign io_r_resp_data_0 = rdata_last_REG ? mem_rdata_0 : rdata_hold_data_0;</a>
<a name="205"><span class="lineNum">     205 </span>                :            :   assign io_r_resp_data_1 = rdata_last_REG ? mem_rdata_1 : rdata_hold_data_1;</a>
<a name="206"><span class="lineNum">     206 </span>                :            :   assign io_r_resp_data_2 = rdata_last_REG ? mem_rdata_2 : rdata_hold_data_2;</a>
<a name="207"><span class="lineNum">     207 </span>                :            :   assign io_r_resp_data_3 = rdata_last_REG ? mem_rdata_3 : rdata_hold_data_3;</a>
<a name="208"><span class="lineNum">     208 </span>                :            : endmodule</a>
<a name="209"><span class="lineNum">     209 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
