cocci_test_suite() {
	struct pp_smu_funcs *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 981 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 980 */;
	void cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 979 */;
	struct dpm_clocks *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 897 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 876 */;
	struct pp_smu_nv_clock_table *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 857 */;
	struct pp_smu *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 857 */;
	enum pp_smu_status cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 856 */;
	enum pp_smu_nv_clock_id cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 822 */;
	BOOLEAN cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 809 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 673 */;
	struct dm_pp_clock_range_for_mcif_wm_set_soc15 *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 671 */;
	struct dm_pp_clock_range_for_dmif_wm_set_soc15 *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 669 */;
	struct dm_pp_wm_sets_with_clock_ranges_soc15 cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 668 */;
	struct pp_smu_wm_range_sets *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 664 */;
	struct amd_pp_clock_info cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 524 */;
	struct dm_pp_static_clock_info *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 521 */;
	int cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 498 */;
	struct pp_display_clock_request cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 497 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 496 */;
	struct dm_pp_clock_for_voltage_req *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 494 */;
	const struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 493 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 492 */;
	struct dm_pp_power_level_change_request *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 486 */;
	struct dm_pp_wm_sets_with_clock_ranges *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 478 */;
	struct pp_clock_levels_with_voltage cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 454 */;
	struct dm_pp_clock_levels_with_voltage *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 450 */;
	struct smu_context *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 43 */;
	const struct amd_pm_funcs *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 425 */;
	struct pp_clock_levels_with_latency cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 424 */;
	struct dm_pp_clock_levels_with_latency *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 420 */;
	const struct dm_pp_display_configuration *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 40 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 340 */;
	struct amd_pp_simple_clock_info cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 339 */;
	struct amd_pp_clocks cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 338 */;
	void *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 337 */;
	struct dm_pp_clock_levels *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 334 */;
	const struct pp_clock_levels_with_voltage *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 304 */;
	const struct pp_clock_levels_with_latency *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 277 */;
	const struct amd_pp_clocks *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 251 */;
	enum PP_DAL_POWERLEVEL cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 224 */;
	enum dm_pp_clocks_state cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 223 */;
	enum dm_pp_clock_type cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 182 */;
	enum amd_pp_clock_type cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 181 */;
	enum smu_clk_type cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 151 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 127 */[2];
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 123 */[6];
	const struct dm_pp_single_disp_config *cocci_id/* drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c 100 */;
}
