#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 25 16:33:30 2023
# Process ID: 15156
# Current directory: X:/Documents/ec311/lab3/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23612 X:\Documents\ec311\lab3\lab3\lab2.xpr
# Log file: X:/Documents/ec311/lab3/lab3/vivado.log
# Journal file: X:/Documents/ec311/lab3/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/Documents/ec311/lab3/lab3/lab2.xpr
INFO: [Project 1-313] Project file moved from 'X:/Documents/ec311/lab2/lab2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'X:/Documents/ec311/lab3/lab3/lab2.srcs/sources_1/new/subtractor.v', nor could it be found using path 'X:/Documents/ec311/lab2/lab2/lab2.srcs/sources_1/new/subtractor.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'X:/Documents/ec311/lab3/lab3/lab2.srcs/sim_1/new/ripple_adder_testbench.v', nor could it be found using path 'X:/Documents/ec311/lab2/lab2/lab2.srcs/sim_1/new/ripple_adder_testbench.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.270 ; gain = 263.523
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Oct 25 17:28:37 2023] Launched synth_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Oct 25 17:29:35 2023] Launched synth_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Oct 25 17:30:09 2023] Launched impl_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Oct 25 17:31:04 2023] Launched impl_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF8F8A
set_property PROGRAM.FILE {X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/full_device.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/full_device.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Oct 25 18:01:00 2023] Launched synth_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Oct 25 18:01:40 2023] Launched impl_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Oct 25 18:04:56 2023] Launched synth_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Oct 25 18:05:29 2023] Launched impl_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Oct 25 18:06:23 2023] Launched impl_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF8F8A
set_property PROGRAM.FILE {X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/full_device.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/full_device.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Oct 25 18:10:35 2023] Launched synth_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Oct 25 18:11:09 2023] Launched impl_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Oct 25 18:12:03 2023] Launched impl_1...
Run output will be captured here: X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF8F8A
set_property PROGRAM.FILE {X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/full_device.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/Documents/ec311/lab3/lab3/lab2.runs/impl_1/full_device.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 18:15:27 2023...
