\hypertarget{struct_t_p_i___type}{}\section{T\+P\+I\+\_\+\+Type Struct Reference}
\label{struct_t_p_i___type}\index{TPI\_Type@{TPI\_Type}}


Structure type to access the Trace Port Interface Register (T\+PI).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ad6abd8c7878d64e5e8e442de842f9de8}{S\+S\+P\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a473c1ca66cec890b536d9c9a13a2d8c2}{C\+S\+P\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_af2c92c7cb13569aaff6b4f5a25de5056}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a4bdbe4ff58983d940ca72d8733feaedd}{A\+C\+PR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ab90aea487bf1662e59617af05b30f253}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}55\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a102814b254904beb9060757a93fe526c}{S\+P\+PR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a4e4e19be116d8ccdcb242401cfb3048b}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}131\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ab1bcdedfb12eaebecde53a7add7f9f84}{F\+F\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a511d496d51cf81ccef6e97fd1d5abe31}{F\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a3030960fcac362026459469bc2ff3178}{F\+S\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a12053bc8429f36ac5045e18bc436ef82}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}759\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aa3adfea70bff38242f8231737a7fa2dd}{T\+R\+I\+G\+G\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_afaaebd439123255be4d82536f8bda272}{F\+I\+F\+O0}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a89c5da21240d76e6b873144202deffa3}{I\+T\+A\+T\+B\+C\+T\+R2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a2280438c0b38d74e14edd06c4569d419}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_afa3718bbb523ffb294402f58896592e6}{I\+T\+A\+T\+B\+C\+T\+R0}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_af9289020546ed8dfae56b59506dfb29c}{F\+I\+F\+O1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ad987483f555c0f6034ef24a8840f337d}{I\+T\+C\+T\+RL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a4cf403d6d314453bf19d2b73be98367a}{R\+E\+S\+E\+R\+V\+E\+D5}} \mbox{[}39\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a72a4fb10cf406fa6af1740e3bf6c2e41}{C\+L\+A\+I\+M\+S\+ET}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a9c887c45efeb6fef9b6a9ab5bc490f62}{C\+L\+A\+I\+M\+C\+LR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a7055d97dce64c27cd79d6672bd41db21}{R\+E\+S\+E\+R\+V\+E\+D7}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ac427ef592ac98a4e2d4b04d76ce02a4e}{D\+E\+V\+ID}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a67888dcdd12f305556012ba4c39cea19}{D\+E\+V\+T\+Y\+PE}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\+PI). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_p_i___type_a4bdbe4ff58983d940ca72d8733feaedd}\label{struct_t_p_i___type_a4bdbe4ff58983d940ca72d8733feaedd}} 
\index{TPI\_Type@{TPI\_Type}!ACPR@{ACPR}}
\index{ACPR@{ACPR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ACPR}{ACPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+C\+PR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register \mbox{\Hypertarget{struct_t_p_i___type_a9c887c45efeb6fef9b6a9ab5bc490f62}\label{struct_t_p_i___type_a9c887c45efeb6fef9b6a9ab5bc490f62}} 
\index{TPI\_Type@{TPI\_Type}!CLAIMCLR@{CLAIMCLR}}
\index{CLAIMCLR@{CLAIMCLR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CLAIMCLR}{CLAIMCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+A\+I\+M\+C\+LR}

Offset\+: 0x\+F\+A4 (R/W) Claim tag clear \mbox{\Hypertarget{struct_t_p_i___type_a72a4fb10cf406fa6af1740e3bf6c2e41}\label{struct_t_p_i___type_a72a4fb10cf406fa6af1740e3bf6c2e41}} 
\index{TPI\_Type@{TPI\_Type}!CLAIMSET@{CLAIMSET}}
\index{CLAIMSET@{CLAIMSET}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CLAIMSET}{CLAIMSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+A\+I\+M\+S\+ET}

Offset\+: 0x\+F\+A0 (R/W) Claim tag set \mbox{\Hypertarget{struct_t_p_i___type_a473c1ca66cec890b536d9c9a13a2d8c2}\label{struct_t_p_i___type_a473c1ca66cec890b536d9c9a13a2d8c2}} 
\index{TPI\_Type@{TPI\_Type}!CSPSR@{CSPSR}}
\index{CSPSR@{CSPSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CSPSR}{CSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+P\+SR}

Offset\+: 0x004 (R/W) Current Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_ac427ef592ac98a4e2d4b04d76ce02a4e}\label{struct_t_p_i___type_ac427ef592ac98a4e2d4b04d76ce02a4e}} 
\index{TPI\_Type@{TPI\_Type}!DEVID@{DEVID}}
\index{DEVID@{DEVID}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{DEVID}{DEVID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+E\+V\+ID}

Offset\+: 0x\+F\+C8 (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+ID \mbox{\Hypertarget{struct_t_p_i___type_a67888dcdd12f305556012ba4c39cea19}\label{struct_t_p_i___type_a67888dcdd12f305556012ba4c39cea19}} 
\index{TPI\_Type@{TPI\_Type}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{DEVTYPE}{DEVTYPE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+E\+V\+T\+Y\+PE}

Offset\+: 0x\+F\+CC (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+T\+Y\+PE \mbox{\Hypertarget{struct_t_p_i___type_a511d496d51cf81ccef6e97fd1d5abe31}\label{struct_t_p_i___type_a511d496d51cf81ccef6e97fd1d5abe31}} 
\index{TPI\_Type@{TPI\_Type}!FFCR@{FFCR}}
\index{FFCR@{FFCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FFCR}{FFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+F\+CR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register \mbox{\Hypertarget{struct_t_p_i___type_ab1bcdedfb12eaebecde53a7add7f9f84}\label{struct_t_p_i___type_ab1bcdedfb12eaebecde53a7add7f9f84}} 
\index{TPI\_Type@{TPI\_Type}!FFSR@{FFSR}}
\index{FFSR@{FFSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FFSR}{FFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+F\+SR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register \mbox{\Hypertarget{struct_t_p_i___type_afaaebd439123255be4d82536f8bda272}\label{struct_t_p_i___type_afaaebd439123255be4d82536f8bda272}} 
\index{TPI\_Type@{TPI\_Type}!FIFO0@{FIFO0}}
\index{FIFO0@{FIFO0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FIFO0}{FIFO0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+I\+F\+O0}

Offset\+: 0x\+E\+EC (R/ ) Integration E\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_af9289020546ed8dfae56b59506dfb29c}\label{struct_t_p_i___type_af9289020546ed8dfae56b59506dfb29c}} 
\index{TPI\_Type@{TPI\_Type}!FIFO1@{FIFO1}}
\index{FIFO1@{FIFO1}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FIFO1}{FIFO1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+I\+F\+O1}

Offset\+: 0x\+E\+FC (R/ ) Integration I\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_a3030960fcac362026459469bc2ff3178}\label{struct_t_p_i___type_a3030960fcac362026459469bc2ff3178}} 
\index{TPI\_Type@{TPI\_Type}!FSCR@{FSCR}}
\index{FSCR@{FSCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FSCR}{FSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+S\+CR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register \mbox{\Hypertarget{struct_t_p_i___type_afa3718bbb523ffb294402f58896592e6}\label{struct_t_p_i___type_afa3718bbb523ffb294402f58896592e6}} 
\index{TPI\_Type@{TPI\_Type}!ITATBCTR0@{ITATBCTR0}}
\index{ITATBCTR0@{ITATBCTR0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITATBCTR0}{ITATBCTR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R0}

Offset\+: 0x\+E\+F8 (R/ ) I\+T\+A\+T\+B\+C\+T\+R0 \mbox{\Hypertarget{struct_t_p_i___type_a89c5da21240d76e6b873144202deffa3}\label{struct_t_p_i___type_a89c5da21240d76e6b873144202deffa3}} 
\index{TPI\_Type@{TPI\_Type}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITATBCTR2}{ITATBCTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R2}

Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 \mbox{\Hypertarget{struct_t_p_i___type_ad987483f555c0f6034ef24a8840f337d}\label{struct_t_p_i___type_ad987483f555c0f6034ef24a8840f337d}} 
\index{TPI\_Type@{TPI\_Type}!ITCTRL@{ITCTRL}}
\index{ITCTRL@{ITCTRL}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITCTRL}{ITCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+T\+C\+T\+RL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control \mbox{\Hypertarget{struct_t_p_i___type_af2c92c7cb13569aaff6b4f5a25de5056}\label{struct_t_p_i___type_af2c92c7cb13569aaff6b4f5a25de5056}} 
\index{TPI\_Type@{TPI\_Type}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

\mbox{\Hypertarget{struct_t_p_i___type_ab90aea487bf1662e59617af05b30f253}\label{struct_t_p_i___type_ab90aea487bf1662e59617af05b30f253}} 
\index{TPI\_Type@{TPI\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

\mbox{\Hypertarget{struct_t_p_i___type_a4e4e19be116d8ccdcb242401cfb3048b}\label{struct_t_p_i___type_a4e4e19be116d8ccdcb242401cfb3048b}} 
\index{TPI\_Type@{TPI\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

\mbox{\Hypertarget{struct_t_p_i___type_a12053bc8429f36ac5045e18bc436ef82}\label{struct_t_p_i___type_a12053bc8429f36ac5045e18bc436ef82}} 
\index{TPI\_Type@{TPI\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

\mbox{\Hypertarget{struct_t_p_i___type_a2280438c0b38d74e14edd06c4569d419}\label{struct_t_p_i___type_a2280438c0b38d74e14edd06c4569d419}} 
\index{TPI\_Type@{TPI\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

\mbox{\Hypertarget{struct_t_p_i___type_a4cf403d6d314453bf19d2b73be98367a}\label{struct_t_p_i___type_a4cf403d6d314453bf19d2b73be98367a}} 
\index{TPI\_Type@{TPI\_Type}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

\mbox{\Hypertarget{struct_t_p_i___type_a7055d97dce64c27cd79d6672bd41db21}\label{struct_t_p_i___type_a7055d97dce64c27cd79d6672bd41db21}} 
\index{TPI\_Type@{TPI\_Type}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

\mbox{\Hypertarget{struct_t_p_i___type_a102814b254904beb9060757a93fe526c}\label{struct_t_p_i___type_a102814b254904beb9060757a93fe526c}} 
\index{TPI\_Type@{TPI\_Type}!SPPR@{SPPR}}
\index{SPPR@{SPPR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{SPPR}{SPPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+PR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register \mbox{\Hypertarget{struct_t_p_i___type_ad6abd8c7878d64e5e8e442de842f9de8}\label{struct_t_p_i___type_ad6abd8c7878d64e5e8e442de842f9de8}} 
\index{TPI\_Type@{TPI\_Type}!SSPSR@{SSPSR}}
\index{SSPSR@{SSPSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{SSPSR}{SSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+S\+P\+SR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_aa3adfea70bff38242f8231737a7fa2dd}\label{struct_t_p_i___type_aa3adfea70bff38242f8231737a7fa2dd}} 
\index{TPI\_Type@{TPI\_Type}!TRIGGER@{TRIGGER}}
\index{TRIGGER@{TRIGGER}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{TRIGGER}{TRIGGER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t T\+R\+I\+G\+G\+ER}

Offset\+: 0x\+E\+E8 (R/ ) T\+R\+I\+G\+G\+ER 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
