vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ipshared/9bb0/src/fxd_arith_pkg.vhd" \
"../../../bd/design_1/ipshared/9bb0/src/rtpm_pkg.vhd" \
"../../../bd/design_1/ipshared/9bb0/hdl/PowerMonitoringIP_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/9bb0/src/ac.vhd" \
"../../../bd/design_1/ipshared/9bb0/src/calc.vhd" \
"../../../bd/design_1/ipshared/9bb0/src/sp_ram.vhd" \
"../../../bd/design_1/ipshared/9bb0/src/top.vhd" \
"../../../bd/design_1/ipshared/9bb0/hdl/PowerMonitoringIP_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_PowerMonitoringIP_0_1/sim/design_1_PowerMonitoringIP_0_1.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
