
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : CKTree
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 19:55:44 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : Report generated by rule Clock_info02
#
################################################################################

################################################################################
# 
# Purpose: 
#     This report shows the clock trees for clocks. It is generated if rule
#     Clock_info02 has been enabled and clock constraints have been defined 
#     or parameter use_inferred_clocks enabled.
#     This report is sensitive to any case analysis settings that have been set.
# 
# Format: 
#     Clock tree is shown in a tree-like format.(The nodes are indented according to
#     their position in hierarchy,"`--" is  used to indicate whether a net/cell is
#     the last child at a particular level,"|--" is used for rest of the nodes. The
#     level is also printed in braces before every net/cell).
#     The (+)/(-) suffix to a leaf-level cell output net name indicates the clock
#     polarity reaching the flip-flop.
#     When (x) suffix is present, it indicates that clock polarity could not be
#     uniquely determined.
# 
#     A leaf on the tree can be one of:
#     a. A register inferred from the RTL - the hierarchical name of the registered
#                   net is shown along with the polarity of the clock at that point
# 
#     b. A black box - the hierarchical name of the black box instance is annotated
#                   with its master name, the name of the pin connected to the clock,
#                   the polarity of the clock and (Black-Box) to indicate that this
#                   is a black box
# 
#     c. A latch inferred from the RTL - the hierarchical name of the latched net is
#                   shown along with the polarity of the clock and (Latch) to indicate
#                   that this is latched net. For a latch to be a leaf, the enable
#                   pin of the latch should be connected to the clock.
# 
#     d. A sequential leaf cell - the hierarchical name of the sequential instance,
#                   which is neither known to be a flop nor a latch, is annotated
#                   with its master name, the name of the pin connected to the clock,
#                   the polarity of the clock and (Sequential Logic Cell) to indicate
#                   that this is a sequential leaf cell
# 
#     The intermediate nodes of a tree can be one of:
#     a. A net - the hierarchical name of the net found while walking along a path
#                from the root of the tree to a leaf is shown
#     b. A register inferred from the RTL - this is possible when the register is a
#                divide-by-two counter used to divide the clock frequency by two. The
#                hierarchical name of the registered net is shown along with the
#                polarity of the clock at that point.
# 
#     If the same intermediate node is observed more than once on different paths
#     from root to leaves, then the sub-tree beyond this node is shown only after its
#     first occurence in the tree. For the other occurences, a reference to the 
#     sub-tree is shown. This rule is recursively followed for the sub-trees also.
################################################################################

============================================
ROOT CLOCK: SYSTEM_TOP.UART_CLK
|-- (1)SYSTEM_TOP.RST_SYNC_2.sync_rst[0] (+)
|-- (1)SYSTEM_TOP.RST_SYNC_2.sync_rst[1] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.div_clk (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.counter[0] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.counter[1] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.counter[2] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.counter[3] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.counter[4] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.counter[5] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.counter[6] (+)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.odd_flag_toggle (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.div_clk (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.counter[0] (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.counter[1] (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.counter[2] (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.counter[3] (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.counter[4] (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.counter[5] (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.counter[6] (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.odd_flag_toggle (+)
|-- (1)SYSTEM_TOP.RX_CLK_DIV.div_clk
|   `-- (2)SYSTEM_TOP.RX_CLK (Label: 1)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.BIT_CNT[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.BIT_CNT[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.BIT_CNT[2] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.BIT_CNT[3] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.EDGE_CNT[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.EDGE_CNT[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.EDGE_CNT[2] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.EDGE_CNT[3] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.EDGE_CNT[4] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.EDGE_CNT[5] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.samp_inst.samples[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.samp_inst.samples[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.samp_inst.samples[2] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.SAMPLED_BIT (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[0] (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[1] (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[2] (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[3] (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[4] (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[5] (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[6] (+)
|       |-- (3)SYSTEM_TOP.RX_P_DATA[7] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.PAR_ERR (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_RX.STRT_GLITCH (+)
|       `-- (3)SYSTEM_TOP.U0_UART.U0_RX.STP_ERR (+)
|-- (1)SYSTEM_TOP.RX_CLK (** Repeat of Label 1 **)
|-- (1)SYSTEM_TOP.TX_CLK_DIV.div_clk
|   `-- (2)SYSTEM_TOP.TX_CLK (Label: 2)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[2] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[3] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[4] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[5] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[6] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[7] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.counter[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.counter[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_SER.counter[2] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_FSM.cs[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_FSM.cs[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_FSM.cs[2] (+)
|       |-- (3)SYSTEM_TOP.Busy (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[0] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[1] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[2] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[3] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[4] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[5] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[6] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[7] (+)
|       |-- (3)SYSTEM_TOP.U0_UART.U0_TX.PARITY_BIT (+)
|       |-- (3)SYSTEM_TOP.TX_OUT (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[0] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[1] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[2] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[1][0] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[1][1] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[1][2] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[1][3] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][0] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][1] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2] (+)
|       |-- (3)SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3] (+)
|       `-- (3)SYSTEM_TOP.U0_PULSE_GEN.SYNC_REG (+)
`-- (1)SYSTEM_TOP.TX_CLK (** Repeat of Label 2 **)
============================================
ROOT CLOCK: SYSTEM_TOP.REF_CLK
|-- (1)SYSTEM_TOP.RST_SYNC_1.sync_rst[0] (+)
|-- (1)SYSTEM_TOP.RST_SYNC_1.sync_rst[1] (+)
|-- (1)SYSTEM_TOP.Rd_D[0] (+)
|-- (1)SYSTEM_TOP.Rd_D[1] (+)
|-- (1)SYSTEM_TOP.Rd_D[2] (+)
|-- (1)SYSTEM_TOP.Rd_D[3] (+)
|-- (1)SYSTEM_TOP.Rd_D[4] (+)
|-- (1)SYSTEM_TOP.Rd_D[5] (+)
|-- (1)SYSTEM_TOP.Rd_D[6] (+)
|-- (1)SYSTEM_TOP.Rd_D[7] (+)
|-- (1)SYSTEM_TOP.Rd_D_Vld (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[0][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[1][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[2][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[3][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[4][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[5][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[6][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[7][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[8][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[9][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[10][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[11][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[12][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[13][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[14][7] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][0] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][1] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][2] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][3] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][4] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][5] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][6] (+)
|-- (1)SYSTEM_TOP.U0_REG_FILE.regfile[15][7] (+)
|-- (1)SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0] (+)
|-- (1)SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[1][0] (+)
|-- (1)SYSTEM_TOP.U0_DATA_SYNC.U0_PULSE_GEN.SYNC_REG (+)
|-- (1)SYSTEM_TOP.SYNC_RX_VLD_SIG (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[0] (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[1] (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[2] (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[3] (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[4] (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[5] (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[6] (+)
|-- (1)SYSTEM_TOP.SYNC_RX_P_DATA[7] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[0] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[1] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[2] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[3] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.stored_addr[0] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.stored_addr[1] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.stored_addr[2] (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.stored_addr[3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[6][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[5][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[4][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[3][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[2][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[1][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][4] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][5] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][6] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0][7] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[1][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[1][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[1][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[1][3] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][0] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2] (+)
|-- (1)SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3] (+)
|-- (1)SYSTEM_TOP.ALU_CLK
|   |-- (2)SYSTEM_TOP.ALU_OUT[0] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[1] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[2] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[3] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[4] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[5] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[6] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[7] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[8] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[9] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[10] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[11] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[12] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[13] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[14] (+)
|   |-- (2)SYSTEM_TOP.ALU_OUT[15] (+)
|   `-- (2)SYSTEM_TOP.ALU_OUT_VLD (+)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[3]
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   `-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[2]
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   `-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[1]
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   `-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|-- (1)SYSTEM_TOP.U0_SYS_CTRL.cs[0]
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[0] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[1] (x) (Latch)
|   |-- (2)SYSTEM_TOP.Addr[2] (x) (Latch)
|   `-- (2)SYSTEM_TOP.Addr[3] (x) (Latch)
`-- (1)SYSTEM_TOP.U0_CLK_GATE.Latch (-) (Latch)
