

================================================================
== Vitis HLS Report for 'div'
================================================================
* Date:           Tue Jan 14 16:07:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.329 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     394|     238|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     238|    -|
|Register         |        -|     -|     102|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     496|     478|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |sdiv_32ns_32ns_32_36_seq_1_U1  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0|  394|  238|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |a_ap_vld_in_sig  |    9|          2|    1|          2|
    |a_ap_vld_preg    |    9|          2|    1|          2|
    |a_blk_n          |    9|          2|    1|          2|
    |a_in_sig         |    9|          2|   32|         64|
    |ap_NS_fsm        |  166|         37|    1|         37|
    |b_ap_vld_in_sig  |    9|          2|    1|          2|
    |b_ap_vld_preg    |    9|          2|    1|          2|
    |b_blk_n          |    9|          2|    1|          2|
    |b_in_sig         |    9|          2|   32|         64|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  238|         53|   71|        177|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |a_ap_vld_preg  |   1|   0|    1|          0|
    |a_preg         |  32|   0|   32|          0|
    |ap_CS_fsm      |  36|   0|   36|          0|
    |b_ap_vld_preg  |   1|   0|    1|          0|
    |b_preg         |  32|   0|   32|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 102|   0|  102|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_none|           div|  return value|
|ap_rst      |   in|    1|  ap_ctrl_none|           div|  return value|
|res         |  out|   32|        ap_vld|           res|       pointer|
|res_ap_vld  |  out|    1|        ap_vld|           res|       pointer|
|a           |   in|   32|        ap_vld|             a|        scalar|
|a_ap_vld    |   in|    1|        ap_vld|             a|        scalar|
|b           |   in|   32|        ap_vld|             b|        scalar|
|b_ap_vld    |   in|    1|        ap_vld|             b|        scalar|
+------------+-----+-----+--------------+--------------+--------------+

