-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity colSADSumScale1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    t1Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of colSADSumScale1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_sadScale1_fu_272_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sadScale1_fu_272_ap_ce : STD_LOGIC;
    signal grp_sadScale1_fu_328_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sadScale1_fu_328_ap_ce : STD_LOGIC;
    signal grp_sadScale1_fu_384_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sadScale1_fu_384_ap_ce : STD_LOGIC;
    signal grp_sadScale1_fu_440_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sadScale1_fu_440_ap_ce : STD_LOGIC;
    signal grp_sadScale1_fu_496_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sadScale1_fu_496_ap_ce : STD_LOGIC;
    signal grp_sadScale1_fu_552_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sadScale1_fu_552_ap_ce : STD_LOGIC;
    signal grp_sadScale1_fu_608_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sadScale1_fu_608_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal retVal_0_write_assi_2_fu_664_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_1_write_assi_2_fu_668_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_2_write_assi_2_fu_672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_3_write_assi_2_fu_676_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_4_write_assi_2_fu_680_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_5_write_assi_2_fu_684_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_6_write_assi_2_fu_688_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal t1Col_3_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_4_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_5_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_6_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_7_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_8_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_9_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_10_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_11_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_12_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_13_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_14_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t1Col_15_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_0_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_1_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_2_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_3_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_4_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_5_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_6_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_7_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_8_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_9_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_10_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_11_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_12_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_13_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_14_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_15_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_16_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_17_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal t2Col_18_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_6_int_reg : STD_LOGIC_VECTOR (15 downto 0);

    component sadScale1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        refBlock_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_0_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_1_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_2_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_3_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_4_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_5_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_6_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_7_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_8_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_9_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_10_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_11_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_12_V_r : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_sadScale1_fu_272 : component sadScale1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read_int_reg,
        refBlock_1_V_read => t1Col_4_V_read_int_reg,
        refBlock_2_V_read => t1Col_5_V_read_int_reg,
        refBlock_3_V_read => t1Col_6_V_read_int_reg,
        refBlock_4_V_read => t1Col_7_V_read_int_reg,
        refBlock_5_V_read => t1Col_8_V_read_int_reg,
        refBlock_6_V_read => t1Col_9_V_read_int_reg,
        refBlock_7_V_read => t1Col_10_V_read_int_reg,
        refBlock_8_V_read => t1Col_11_V_read_int_reg,
        refBlock_9_V_read => t1Col_12_V_read_int_reg,
        refBlock_10_V_read => t1Col_13_V_read_int_reg,
        refBlock_11_V_read => t1Col_14_V_read_int_reg,
        refBlock_12_V_read => t1Col_15_V_read_int_reg,
        targetBlocks_0_V_re => t2Col_0_V_read_int_reg,
        targetBlocks_1_V_re => t2Col_1_V_read_int_reg,
        targetBlocks_2_V_re => t2Col_2_V_read_int_reg,
        targetBlocks_3_V_re => t2Col_3_V_read_int_reg,
        targetBlocks_4_V_re => t2Col_4_V_read_int_reg,
        targetBlocks_5_V_re => t2Col_5_V_read_int_reg,
        targetBlocks_6_V_re => t2Col_6_V_read_int_reg,
        targetBlocks_7_V_re => t2Col_7_V_read_int_reg,
        targetBlocks_8_V_re => t2Col_8_V_read_int_reg,
        targetBlocks_9_V_re => t2Col_9_V_read_int_reg,
        targetBlocks_10_V_r => t2Col_10_V_read_int_reg,
        targetBlocks_11_V_r => t2Col_11_V_read_int_reg,
        targetBlocks_12_V_r => t2Col_12_V_read_int_reg,
        ap_return => grp_sadScale1_fu_272_ap_return,
        ap_ce => grp_sadScale1_fu_272_ap_ce);

    grp_sadScale1_fu_328 : component sadScale1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read_int_reg,
        refBlock_1_V_read => t1Col_4_V_read_int_reg,
        refBlock_2_V_read => t1Col_5_V_read_int_reg,
        refBlock_3_V_read => t1Col_6_V_read_int_reg,
        refBlock_4_V_read => t1Col_7_V_read_int_reg,
        refBlock_5_V_read => t1Col_8_V_read_int_reg,
        refBlock_6_V_read => t1Col_9_V_read_int_reg,
        refBlock_7_V_read => t1Col_10_V_read_int_reg,
        refBlock_8_V_read => t1Col_11_V_read_int_reg,
        refBlock_9_V_read => t1Col_12_V_read_int_reg,
        refBlock_10_V_read => t1Col_13_V_read_int_reg,
        refBlock_11_V_read => t1Col_14_V_read_int_reg,
        refBlock_12_V_read => t1Col_15_V_read_int_reg,
        targetBlocks_0_V_re => t2Col_1_V_read_int_reg,
        targetBlocks_1_V_re => t2Col_2_V_read_int_reg,
        targetBlocks_2_V_re => t2Col_3_V_read_int_reg,
        targetBlocks_3_V_re => t2Col_4_V_read_int_reg,
        targetBlocks_4_V_re => t2Col_5_V_read_int_reg,
        targetBlocks_5_V_re => t2Col_6_V_read_int_reg,
        targetBlocks_6_V_re => t2Col_7_V_read_int_reg,
        targetBlocks_7_V_re => t2Col_8_V_read_int_reg,
        targetBlocks_8_V_re => t2Col_9_V_read_int_reg,
        targetBlocks_9_V_re => t2Col_10_V_read_int_reg,
        targetBlocks_10_V_r => t2Col_11_V_read_int_reg,
        targetBlocks_11_V_r => t2Col_12_V_read_int_reg,
        targetBlocks_12_V_r => t2Col_13_V_read_int_reg,
        ap_return => grp_sadScale1_fu_328_ap_return,
        ap_ce => grp_sadScale1_fu_328_ap_ce);

    grp_sadScale1_fu_384 : component sadScale1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read_int_reg,
        refBlock_1_V_read => t1Col_4_V_read_int_reg,
        refBlock_2_V_read => t1Col_5_V_read_int_reg,
        refBlock_3_V_read => t1Col_6_V_read_int_reg,
        refBlock_4_V_read => t1Col_7_V_read_int_reg,
        refBlock_5_V_read => t1Col_8_V_read_int_reg,
        refBlock_6_V_read => t1Col_9_V_read_int_reg,
        refBlock_7_V_read => t1Col_10_V_read_int_reg,
        refBlock_8_V_read => t1Col_11_V_read_int_reg,
        refBlock_9_V_read => t1Col_12_V_read_int_reg,
        refBlock_10_V_read => t1Col_13_V_read_int_reg,
        refBlock_11_V_read => t1Col_14_V_read_int_reg,
        refBlock_12_V_read => t1Col_15_V_read_int_reg,
        targetBlocks_0_V_re => t2Col_2_V_read_int_reg,
        targetBlocks_1_V_re => t2Col_3_V_read_int_reg,
        targetBlocks_2_V_re => t2Col_4_V_read_int_reg,
        targetBlocks_3_V_re => t2Col_5_V_read_int_reg,
        targetBlocks_4_V_re => t2Col_6_V_read_int_reg,
        targetBlocks_5_V_re => t2Col_7_V_read_int_reg,
        targetBlocks_6_V_re => t2Col_8_V_read_int_reg,
        targetBlocks_7_V_re => t2Col_9_V_read_int_reg,
        targetBlocks_8_V_re => t2Col_10_V_read_int_reg,
        targetBlocks_9_V_re => t2Col_11_V_read_int_reg,
        targetBlocks_10_V_r => t2Col_12_V_read_int_reg,
        targetBlocks_11_V_r => t2Col_13_V_read_int_reg,
        targetBlocks_12_V_r => t2Col_14_V_read_int_reg,
        ap_return => grp_sadScale1_fu_384_ap_return,
        ap_ce => grp_sadScale1_fu_384_ap_ce);

    grp_sadScale1_fu_440 : component sadScale1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read_int_reg,
        refBlock_1_V_read => t1Col_4_V_read_int_reg,
        refBlock_2_V_read => t1Col_5_V_read_int_reg,
        refBlock_3_V_read => t1Col_6_V_read_int_reg,
        refBlock_4_V_read => t1Col_7_V_read_int_reg,
        refBlock_5_V_read => t1Col_8_V_read_int_reg,
        refBlock_6_V_read => t1Col_9_V_read_int_reg,
        refBlock_7_V_read => t1Col_10_V_read_int_reg,
        refBlock_8_V_read => t1Col_11_V_read_int_reg,
        refBlock_9_V_read => t1Col_12_V_read_int_reg,
        refBlock_10_V_read => t1Col_13_V_read_int_reg,
        refBlock_11_V_read => t1Col_14_V_read_int_reg,
        refBlock_12_V_read => t1Col_15_V_read_int_reg,
        targetBlocks_0_V_re => t2Col_3_V_read_int_reg,
        targetBlocks_1_V_re => t2Col_4_V_read_int_reg,
        targetBlocks_2_V_re => t2Col_5_V_read_int_reg,
        targetBlocks_3_V_re => t2Col_6_V_read_int_reg,
        targetBlocks_4_V_re => t2Col_7_V_read_int_reg,
        targetBlocks_5_V_re => t2Col_8_V_read_int_reg,
        targetBlocks_6_V_re => t2Col_9_V_read_int_reg,
        targetBlocks_7_V_re => t2Col_10_V_read_int_reg,
        targetBlocks_8_V_re => t2Col_11_V_read_int_reg,
        targetBlocks_9_V_re => t2Col_12_V_read_int_reg,
        targetBlocks_10_V_r => t2Col_13_V_read_int_reg,
        targetBlocks_11_V_r => t2Col_14_V_read_int_reg,
        targetBlocks_12_V_r => t2Col_15_V_read_int_reg,
        ap_return => grp_sadScale1_fu_440_ap_return,
        ap_ce => grp_sadScale1_fu_440_ap_ce);

    grp_sadScale1_fu_496 : component sadScale1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read_int_reg,
        refBlock_1_V_read => t1Col_4_V_read_int_reg,
        refBlock_2_V_read => t1Col_5_V_read_int_reg,
        refBlock_3_V_read => t1Col_6_V_read_int_reg,
        refBlock_4_V_read => t1Col_7_V_read_int_reg,
        refBlock_5_V_read => t1Col_8_V_read_int_reg,
        refBlock_6_V_read => t1Col_9_V_read_int_reg,
        refBlock_7_V_read => t1Col_10_V_read_int_reg,
        refBlock_8_V_read => t1Col_11_V_read_int_reg,
        refBlock_9_V_read => t1Col_12_V_read_int_reg,
        refBlock_10_V_read => t1Col_13_V_read_int_reg,
        refBlock_11_V_read => t1Col_14_V_read_int_reg,
        refBlock_12_V_read => t1Col_15_V_read_int_reg,
        targetBlocks_0_V_re => t2Col_4_V_read_int_reg,
        targetBlocks_1_V_re => t2Col_5_V_read_int_reg,
        targetBlocks_2_V_re => t2Col_6_V_read_int_reg,
        targetBlocks_3_V_re => t2Col_7_V_read_int_reg,
        targetBlocks_4_V_re => t2Col_8_V_read_int_reg,
        targetBlocks_5_V_re => t2Col_9_V_read_int_reg,
        targetBlocks_6_V_re => t2Col_10_V_read_int_reg,
        targetBlocks_7_V_re => t2Col_11_V_read_int_reg,
        targetBlocks_8_V_re => t2Col_12_V_read_int_reg,
        targetBlocks_9_V_re => t2Col_13_V_read_int_reg,
        targetBlocks_10_V_r => t2Col_14_V_read_int_reg,
        targetBlocks_11_V_r => t2Col_15_V_read_int_reg,
        targetBlocks_12_V_r => t2Col_16_V_read_int_reg,
        ap_return => grp_sadScale1_fu_496_ap_return,
        ap_ce => grp_sadScale1_fu_496_ap_ce);

    grp_sadScale1_fu_552 : component sadScale1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read_int_reg,
        refBlock_1_V_read => t1Col_4_V_read_int_reg,
        refBlock_2_V_read => t1Col_5_V_read_int_reg,
        refBlock_3_V_read => t1Col_6_V_read_int_reg,
        refBlock_4_V_read => t1Col_7_V_read_int_reg,
        refBlock_5_V_read => t1Col_8_V_read_int_reg,
        refBlock_6_V_read => t1Col_9_V_read_int_reg,
        refBlock_7_V_read => t1Col_10_V_read_int_reg,
        refBlock_8_V_read => t1Col_11_V_read_int_reg,
        refBlock_9_V_read => t1Col_12_V_read_int_reg,
        refBlock_10_V_read => t1Col_13_V_read_int_reg,
        refBlock_11_V_read => t1Col_14_V_read_int_reg,
        refBlock_12_V_read => t1Col_15_V_read_int_reg,
        targetBlocks_0_V_re => t2Col_5_V_read_int_reg,
        targetBlocks_1_V_re => t2Col_6_V_read_int_reg,
        targetBlocks_2_V_re => t2Col_7_V_read_int_reg,
        targetBlocks_3_V_re => t2Col_8_V_read_int_reg,
        targetBlocks_4_V_re => t2Col_9_V_read_int_reg,
        targetBlocks_5_V_re => t2Col_10_V_read_int_reg,
        targetBlocks_6_V_re => t2Col_11_V_read_int_reg,
        targetBlocks_7_V_re => t2Col_12_V_read_int_reg,
        targetBlocks_8_V_re => t2Col_13_V_read_int_reg,
        targetBlocks_9_V_re => t2Col_14_V_read_int_reg,
        targetBlocks_10_V_r => t2Col_15_V_read_int_reg,
        targetBlocks_11_V_r => t2Col_16_V_read_int_reg,
        targetBlocks_12_V_r => t2Col_17_V_read_int_reg,
        ap_return => grp_sadScale1_fu_552_ap_return,
        ap_ce => grp_sadScale1_fu_552_ap_ce);

    grp_sadScale1_fu_608 : component sadScale1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read_int_reg,
        refBlock_1_V_read => t1Col_4_V_read_int_reg,
        refBlock_2_V_read => t1Col_5_V_read_int_reg,
        refBlock_3_V_read => t1Col_6_V_read_int_reg,
        refBlock_4_V_read => t1Col_7_V_read_int_reg,
        refBlock_5_V_read => t1Col_8_V_read_int_reg,
        refBlock_6_V_read => t1Col_9_V_read_int_reg,
        refBlock_7_V_read => t1Col_10_V_read_int_reg,
        refBlock_8_V_read => t1Col_11_V_read_int_reg,
        refBlock_9_V_read => t1Col_12_V_read_int_reg,
        refBlock_10_V_read => t1Col_13_V_read_int_reg,
        refBlock_11_V_read => t1Col_14_V_read_int_reg,
        refBlock_12_V_read => t1Col_15_V_read_int_reg,
        targetBlocks_0_V_re => t2Col_6_V_read_int_reg,
        targetBlocks_1_V_re => t2Col_7_V_read_int_reg,
        targetBlocks_2_V_re => t2Col_8_V_read_int_reg,
        targetBlocks_3_V_re => t2Col_9_V_read_int_reg,
        targetBlocks_4_V_re => t2Col_10_V_read_int_reg,
        targetBlocks_5_V_re => t2Col_11_V_read_int_reg,
        targetBlocks_6_V_re => t2Col_12_V_read_int_reg,
        targetBlocks_7_V_re => t2Col_13_V_read_int_reg,
        targetBlocks_8_V_re => t2Col_14_V_read_int_reg,
        targetBlocks_9_V_re => t2Col_15_V_read_int_reg,
        targetBlocks_10_V_r => t2Col_16_V_read_int_reg,
        targetBlocks_11_V_r => t2Col_17_V_read_int_reg,
        targetBlocks_12_V_r => t2Col_18_V_read_int_reg,
        ap_return => grp_sadScale1_fu_608_ap_return,
        ap_ce => grp_sadScale1_fu_608_ap_ce);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                    ap_return_0_int_reg(7 downto 0) <= retVal_0_write_assi_2_fu_664_p1(7 downto 0);
                    ap_return_1_int_reg(7 downto 0) <= retVal_1_write_assi_2_fu_668_p1(7 downto 0);
                    ap_return_2_int_reg(7 downto 0) <= retVal_2_write_assi_2_fu_672_p1(7 downto 0);
                    ap_return_3_int_reg(7 downto 0) <= retVal_3_write_assi_2_fu_676_p1(7 downto 0);
                    ap_return_4_int_reg(7 downto 0) <= retVal_4_write_assi_2_fu_680_p1(7 downto 0);
                    ap_return_5_int_reg(7 downto 0) <= retVal_5_write_assi_2_fu_684_p1(7 downto 0);
                    ap_return_6_int_reg(7 downto 0) <= retVal_6_write_assi_2_fu_688_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                t1Col_10_V_read_int_reg <= t1Col_10_V_read;
                t1Col_11_V_read_int_reg <= t1Col_11_V_read;
                t1Col_12_V_read_int_reg <= t1Col_12_V_read;
                t1Col_13_V_read_int_reg <= t1Col_13_V_read;
                t1Col_14_V_read_int_reg <= t1Col_14_V_read;
                t1Col_15_V_read_int_reg <= t1Col_15_V_read;
                t1Col_3_V_read_int_reg <= t1Col_3_V_read;
                t1Col_4_V_read_int_reg <= t1Col_4_V_read;
                t1Col_5_V_read_int_reg <= t1Col_5_V_read;
                t1Col_6_V_read_int_reg <= t1Col_6_V_read;
                t1Col_7_V_read_int_reg <= t1Col_7_V_read;
                t1Col_8_V_read_int_reg <= t1Col_8_V_read;
                t1Col_9_V_read_int_reg <= t1Col_9_V_read;
                t2Col_0_V_read_int_reg <= t2Col_0_V_read;
                t2Col_10_V_read_int_reg <= t2Col_10_V_read;
                t2Col_11_V_read_int_reg <= t2Col_11_V_read;
                t2Col_12_V_read_int_reg <= t2Col_12_V_read;
                t2Col_13_V_read_int_reg <= t2Col_13_V_read;
                t2Col_14_V_read_int_reg <= t2Col_14_V_read;
                t2Col_15_V_read_int_reg <= t2Col_15_V_read;
                t2Col_16_V_read_int_reg <= t2Col_16_V_read;
                t2Col_17_V_read_int_reg <= t2Col_17_V_read;
                t2Col_18_V_read_int_reg <= t2Col_18_V_read;
                t2Col_1_V_read_int_reg <= t2Col_1_V_read;
                t2Col_2_V_read_int_reg <= t2Col_2_V_read;
                t2Col_3_V_read_int_reg <= t2Col_3_V_read;
                t2Col_4_V_read_int_reg <= t2Col_4_V_read;
                t2Col_5_V_read_int_reg <= t2Col_5_V_read;
                t2Col_6_V_read_int_reg <= t2Col_6_V_read;
                t2Col_7_V_read_int_reg <= t2Col_7_V_read;
                t2Col_8_V_read_int_reg <= t2Col_8_V_read;
                t2Col_9_V_read_int_reg <= t2Col_9_V_read;
            end if;
        end if;
    end process;
    ap_return_0_int_reg(15 downto 8) <= "00000000";
    ap_return_1_int_reg(15 downto 8) <= "00000000";
    ap_return_2_int_reg(15 downto 8) <= "00000000";
    ap_return_3_int_reg(15 downto 8) <= "00000000";
    ap_return_4_int_reg(15 downto 8) <= "00000000";
    ap_return_5_int_reg(15 downto 8) <= "00000000";
    ap_return_6_int_reg(15 downto 8) <= "00000000";
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(retVal_0_write_assi_2_fu_664_p1, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= retVal_0_write_assi_2_fu_664_p1;
        end if; 
    end process;


    ap_return_1_assign_proc : process(retVal_1_write_assi_2_fu_668_p1, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= retVal_1_write_assi_2_fu_668_p1;
        end if; 
    end process;


    ap_return_2_assign_proc : process(retVal_2_write_assi_2_fu_672_p1, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= retVal_2_write_assi_2_fu_672_p1;
        end if; 
    end process;


    ap_return_3_assign_proc : process(retVal_3_write_assi_2_fu_676_p1, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= retVal_3_write_assi_2_fu_676_p1;
        end if; 
    end process;


    ap_return_4_assign_proc : process(retVal_4_write_assi_2_fu_680_p1, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= retVal_4_write_assi_2_fu_680_p1;
        end if; 
    end process;


    ap_return_5_assign_proc : process(retVal_5_write_assi_2_fu_684_p1, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= retVal_5_write_assi_2_fu_684_p1;
        end if; 
    end process;


    ap_return_6_assign_proc : process(retVal_6_write_assi_2_fu_688_p1, ap_ce_reg, ap_return_6_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_6 <= ap_return_6_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_6 <= retVal_6_write_assi_2_fu_688_p1;
        end if; 
    end process;


    grp_sadScale1_fu_272_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_sadScale1_fu_272_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale1_fu_272_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale1_fu_328_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_sadScale1_fu_328_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale1_fu_328_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale1_fu_384_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_sadScale1_fu_384_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale1_fu_384_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale1_fu_440_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_sadScale1_fu_440_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale1_fu_440_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale1_fu_496_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_sadScale1_fu_496_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale1_fu_496_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale1_fu_552_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_sadScale1_fu_552_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale1_fu_552_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale1_fu_608_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_sadScale1_fu_608_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale1_fu_608_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    retVal_0_write_assi_2_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale1_fu_272_ap_return),16));
    retVal_1_write_assi_2_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale1_fu_328_ap_return),16));
    retVal_2_write_assi_2_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale1_fu_384_ap_return),16));
    retVal_3_write_assi_2_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale1_fu_440_ap_return),16));
    retVal_4_write_assi_2_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale1_fu_496_ap_return),16));
    retVal_5_write_assi_2_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale1_fu_552_ap_return),16));
    retVal_6_write_assi_2_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale1_fu_608_ap_return),16));
end behav;
