
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    61240000                       # Number of ticks simulated
final_tick                                   61240000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 550450                       # Simulator instruction rate (inst/s)
host_op_rate                                   577279                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              306020761                       # Simulator tick rate (ticks/s)
host_mem_usage                                 645504                       # Number of bytes of host memory used
host_seconds                                     0.20                       # Real time elapsed on the host
sim_insts                                      110150                       # Number of instructions simulated
sim_ops                                        115521                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           18496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        18496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          18496                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              289                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              166                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  455                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          302024820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          173481385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              475506205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     302024820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         302024820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         302024820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         173481385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             475506205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       289.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       166.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                  896                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          455                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   29120                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    29120                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       61138000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    455                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      239                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      151                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       52                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           71                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     389.408451                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    261.892182                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    332.157001                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            13     18.31%     18.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           16     22.54%     40.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18     25.35%     66.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            3      4.23%     70.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            2      2.82%     73.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      8.45%     81.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      1.41%     83.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      2.82%     85.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10     14.08%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            71                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        18496                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        10624                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 302024820.378837347031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 173481384.715871959925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          289                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          166                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10182250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5741500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35232.70                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34587.35                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       7392500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 15923750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2275000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16247.25                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34997.25                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        475.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     475.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.71                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.71                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.93                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       376                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.64                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      134369.23                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.64                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2013480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               3307140                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                155520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy          9026520                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2914080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy           6839940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                27253950                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             445.035108                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              53521750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        309000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1040000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      26198500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7588500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        6307000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     19797000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    199920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                     94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1235220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2311350                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                311040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy          9367380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           7106940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                25968165                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             424.039272                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              54779250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        698500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      27311500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      7507750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4137000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     20545250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    9080                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4082                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               578                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6385                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5102                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.906030                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2370                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 39                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             133                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              118                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        61240000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           122481                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              23551                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         118166                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        9080                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               7487                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         71928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1246                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            85                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     14646                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   257                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              96216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.293163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.363749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    46412     48.24%     48.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8275      8.60%     56.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8439      8.77%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    33090     34.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                96216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.074134                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.964770                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    20072                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 34245                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     20080                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21364                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    455                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 5197                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   173                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 122058                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   390                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    455                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    25944                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   10239                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1323                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     33495                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 24760                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 121380                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  15699                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1501                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              103711                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                573992                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           152806                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 97363                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     6347                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     36424                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                35387                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20442                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             24672                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            14346                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     120101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    118493                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                98                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        10617                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         96216                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.231531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.008281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               25983     27.00%     27.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36338     37.77%     64.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               19530     20.30%     85.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               14365     14.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           96216                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 63063     53.22%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.01%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                35156     29.67%     82.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               20247     17.09%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 118493                       # Type of FU issued
system.cpu.iq.rate                           0.967440                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             333268                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            124788                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       117621                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 118472                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            22547                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1091                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          472                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    455                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2465                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   169                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              120141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               102                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 35387                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                20442                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   144                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             93                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          338                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  431                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                118084                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 35044                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               409                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        55252                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     8000                       # Number of branches executed
system.cpu.iew.exec_stores                      20208                       # Number of stores executed
system.cpu.iew.exec_rate                     0.964101                       # Inst execution rate
system.cpu.iew.wb_sent                         117762                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        117637                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     80929                       # num instructions producing a value
system.cpu.iew.wb_consumers                    113035                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.960451                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.715964                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            4619                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               412                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        94827                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.218229                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.105959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        30352     32.01%     32.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        32981     34.78%     66.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11942     12.59%     79.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19552     20.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        94827                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               110150                       # Number of instructions committed
system.cpu.commit.committedOps                 115521                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          54266                       # Number of memory references committed
system.cpu.commit.loads                         34296                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                       7597                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    112377                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2187                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            61252     53.02%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           34296     29.69%     82.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          19954     17.27%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            115521                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 19552                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       195311                       # The number of ROB reads
system.cpu.rob.rob_writes                      241675                       # The number of ROB writes
system.cpu.timesIdled                             221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      110150                       # Number of Instructions Simulated
system.cpu.committedOps                        115521                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.111947                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.111947                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.899323                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.899323                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   147907                       # number of integer regfile reads
system.cpu.int_regfile_writes                   88657                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    458087                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    10810                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   55171                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           144.065766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31657                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            168.388298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.065766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.281378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.281378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            129032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           129032                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        12028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           12028                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        19413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19413                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data        31441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        31441                       # number of overall hits
system.cpu.dcache.overall_hits::total           31441                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          495                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          742                       # number of overall misses
system.cpu.dcache.overall_misses::total           742                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17574000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34965999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34965999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     52539999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52539999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52539999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52539999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        12275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        19908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        19908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        32183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        32183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        32183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        32183                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020122                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024864                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023056                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71149.797571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71149.797571                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70638.381818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70638.381818                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70808.623989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70808.623989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70808.623989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70808.623989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          433                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          554                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           62                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9876500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9876500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5039000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5039000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14915500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14915500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14915500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14915500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005842                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005842                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005842                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005842                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78384.920635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78384.920635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81274.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81274.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79337.765957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79337.765957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79337.765957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79337.765957                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.632505                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               310                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.961290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.632505                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.436782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.436782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             58894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            58894                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        14248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14248                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        14248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14248                       # number of overall hits
system.cpu.icache.overall_hits::total           14248                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          398                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           398                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          398                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            398                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          398                       # number of overall misses
system.cpu.icache.overall_misses::total           398                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33060999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33060999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     33060999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33060999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33060999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33060999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        14646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        14646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        14646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14646                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.027175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027175                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.027175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.027175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027175                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83067.836683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83067.836683                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83067.836683                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83067.836683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83067.836683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83067.836683                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           87                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           87                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25474499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25474499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25474499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25474499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25474499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25474499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021234                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81911.572347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81911.572347                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81911.572347                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81911.572347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81911.572347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81911.572347                       # average overall mshr miss latency
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          343.102533                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                492                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              455                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.081319                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   210.243837                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   132.858696                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.012832                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.008109                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.020941                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.027771                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             4455                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            4455                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           36                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           17                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              36                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           17                       # number of overall hits
system.cpu.l2cache.overall_hits::total             36                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           62                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           62                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          292                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          401                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          292                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          171                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           463                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          292                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          171                       # number of overall misses
system.cpu.l2cache.overall_misses::total          463                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      4915000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      4915000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     24555500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data      9363000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     33918500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     24555500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     14278000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     38833500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     24555500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     14278000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     38833500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           62                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           62                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          311                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          126                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          437                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          311                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          188                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          499                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          311                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          188                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          499                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.938907                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.865079                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.917620                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.938907                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.909574                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.927856                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.938907                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.909574                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.927856                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79274.193548                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79274.193548                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84094.178082                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85899.082569                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 84584.788030                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 84094.178082                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 83497.076023                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 83873.650108                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 84094.178082                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 83497.076023                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 83873.650108                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            2                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           62                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           62                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          290                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          394                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          290                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          166                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          290                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          166                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4295000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4295000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     21515500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7956000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     29471500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     21515500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     12251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     33766500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     21515500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     12251000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     33766500                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.932476                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.825397                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.901602                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.932476                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.882979                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.913828                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.932476                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.882979                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.913828                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69274.193548                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69274.193548                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74191.379310                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        76500                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74800.761421                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 74191.379310                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 73801.204819                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 74049.342105                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 74191.379310                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 73801.204819                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 74049.342105                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            507                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           51                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 436                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 62                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                62                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            437                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          625                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          380                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1005                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        19840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        12096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    31936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                499                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.086172                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.280900                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      456     91.38%     91.38% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      8.62%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  499                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               255500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              776996                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              472994                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           455                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     61240000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                393                       # Transaction distribution
system.membus.trans_dist::ReadExReq                62                       # Transaction distribution
system.membus.trans_dist::ReadExResp               62                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           393                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port          910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        29120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               455                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     455    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 455                       # Request fanout histogram
system.membus.reqLayer0.occupancy              227500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1235250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
