Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module simprims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module simprims_ver.DNA_PORT(SIM_DNA_VALUE=57'b10000...
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RAMS64E
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010000001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD48
Compiling module xil_defaultlib.IOBUF_HD49
Compiling module xil_defaultlib.IOBUF_HD50
Compiling module xil_defaultlib.IOBUF_HD51
Compiling module xil_defaultlib.IOBUF_HD52
Compiling module xil_defaultlib.IOBUF_HD53
Compiling module xil_defaultlib.IOBUF_HD54
Compiling module xil_defaultlib.IOBUF_HD55
Compiling module xil_defaultlib.IOBUF_HD56
Compiling module xil_defaultlib.IOBUF_HD57
Compiling module xil_defaultlib.IOBUF_HD58
Compiling module xil_defaultlib.IOBUF_HD59
Compiling module xil_defaultlib.IOBUF_HD60
Compiling module xil_defaultlib.IOBUF_HD61
Compiling module xil_defaultlib.IOBUF_HD62
Compiling module xil_defaultlib.IOBUF_HD63
Compiling module xil_defaultlib.IOBUF_HD64
Compiling module xil_defaultlib.IOBUF_HD65
Compiling module xil_defaultlib.IOBUF_HD66
Compiling module xil_defaultlib.IOBUF_HD67
Compiling module xil_defaultlib.IOBUF_HD68
Compiling module xil_defaultlib.IOBUF_HD69
Compiling module xil_defaultlib.IOBUF_HD70
Compiling module xil_defaultlib.IOBUF_HD71
Compiling module xil_defaultlib.IOBUF_HD72
Compiling module xil_defaultlib.IOBUF_HD73
Compiling module xil_defaultlib.IOBUF_HD74
Compiling module xil_defaultlib.IOBUF_HD75
Compiling module xil_defaultlib.IOBUF_HD76
Compiling module xil_defaultlib.IOBUF_HD77
Compiling module xil_defaultlib.IOBUF_HD78
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IOBUF_HD79
Compiling module xil_defaultlib.frontpanel_ifat6_okHost
Compiling module xil_defaultlib.frontpanel_ifat6_okWireOR
Compiling module xil_defaultlib.frontpanel_ifat6_wrapper_synthes...
Compiling module xil_defaultlib.frontpanel_ifat6
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl
