$date
	Tue Nov 23 21:47:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mips_register_file_tb $end
$var wire 32 ! src_data_v0 [31:0] $end
$var wire 32 " src_data_2 [31:0] $end
$var wire 32 # src_data_1 [31:0] $end
$var reg 1 $ clk $end
$var reg 5 % dst_addr [4:0] $end
$var reg 1 & reset $end
$var reg 5 ' src_addr_1 [4:0] $end
$var reg 5 ( src_addr_2 [4:0] $end
$var reg 32 ) write_data [31:0] $end
$var reg 1 * write_enable $end
$scope module inst_reg $end
$var wire 1 $ clk $end
$var wire 5 + dst_addr [4:0] $end
$var wire 1 & reset $end
$var wire 5 , src_addr_1 [4:0] $end
$var wire 5 - src_addr_2 [4:0] $end
$var wire 32 . src_data_v0 [31:0] $end
$var wire 32 / write_data [31:0] $end
$var wire 1 * write_enable $end
$var wire 32 0 src_data_2 [31:0] $end
$var wire 32 1 src_data_1 [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
bx 1
bx 0
b0 /
bx .
bx -
bx ,
b0 +
0*
b0 )
bx (
bx '
1&
b0 %
0$
bx #
bx "
bx !
$end
#5000
b0 !
b0 .
b100000 2
1$
#10000
b0 #
b0 1
1*
b11 )
b11 /
b1 '
b1 ,
0&
0$
#15000
1$
#20000
b111 )
b111 /
b1 %
b1 +
b0 '
b0 ,
0$
#25000
1$
#30000
b111 #
b111 1
0*
b1010 )
b1010 /
b0 %
b0 +
b1 '
b1 ,
0$
#35000
1$
#40000
0$
