-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (12 downto 0) );
end;


architecture behav of myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_100 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal trunc_ln_reg_241 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln58_fu_204_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_reg_246 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_1_fu_210_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_1_reg_251 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_74_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_fu_82_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_fu_86_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_i_i_fu_70_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_1_fu_92_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_97_fu_108_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_1_fu_116_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_2_fu_120_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln42_s_fu_126_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl9_fu_144_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln70_fu_140_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_3_fu_152_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_fu_158_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_fu_176_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln70_1_fu_172_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_4_fu_184_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln42_1_fu_190_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln42_fu_168_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln42_1_fu_200_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_1_fu_136_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln58_fu_222_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_fu_216_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_2_fu_225_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln58_1_fu_231_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_fu_219_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    add_ln58_1_reg_251(10 downto 1) <= add_ln58_1_fu_210_p2(10 downto 1);
                add_ln58_reg_246 <= add_ln58_fu_204_p2;
                trunc_ln_reg_241 <= sub_ln73_1_fu_92_p2(11 downto 1);
            end if;
        end if;
    end process;
    add_ln58_1_reg_251(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln58_1_fu_210_p2 <= std_logic_vector(signed(sext_ln70_1_fu_136_p1) + signed(ap_const_lv11_100));
    add_ln58_2_fu_225_p2 <= std_logic_vector(signed(sext_ln58_fu_222_p1) + signed(sext_ln70_fu_216_p1));
    add_ln58_fu_204_p2 <= std_logic_vector(unsigned(zext_ln42_fu_168_p1) + unsigned(zext_ln42_1_fu_200_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(signed(sext_ln58_1_fu_231_p1) + signed(zext_ln58_fu_219_p1));
    conv_i_i_fu_70_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_0_val),12));
    lshr_ln42_1_fu_190_p4 <= sub_ln73_4_fu_184_p2(10 downto 1);
    lshr_ln_fu_158_p4 <= sub_ln73_3_fu_152_p2(10 downto 1);
    p_shl9_fu_144_p3 <= (data_2_val & ap_const_lv3_0);
    p_shl_fu_176_p3 <= (data_3_val & ap_const_lv3_0);
        sext_ln58_1_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_2_fu_225_p2),13));

        sext_ln58_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1_reg_251),12));

        sext_ln70_1_fu_136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_s_fu_126_p4),11));

        sext_ln70_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_241),12));

    sub_ln73_1_fu_92_p2 <= std_logic_vector(unsigned(sub_ln73_fu_86_p2) - unsigned(conv_i_i_fu_70_p1));
    sub_ln73_2_fu_120_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln73_1_fu_116_p1));
    sub_ln73_3_fu_152_p2 <= std_logic_vector(unsigned(p_shl9_fu_144_p3) - unsigned(zext_ln70_fu_140_p1));
    sub_ln73_4_fu_184_p2 <= std_logic_vector(unsigned(p_shl_fu_176_p3) - unsigned(zext_ln70_1_fu_172_p1));
    sub_ln73_fu_86_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln73_fu_82_p1));
    tmp_97_fu_108_p3 <= (data_1_val & ap_const_lv2_0);
    tmp_fu_74_p3 <= (data_0_val & ap_const_lv2_0);
    trunc_ln42_s_fu_126_p4 <= sub_ln73_2_fu_120_p2(10 downto 1);
    zext_ln42_1_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln42_1_fu_190_p4),11));
    zext_ln42_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_158_p4),11));
    zext_ln58_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_reg_246),13));
    zext_ln70_1_fu_172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_3_val),11));
    zext_ln70_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_2_val),11));
    zext_ln73_1_fu_116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_fu_108_p3),11));
    zext_ln73_fu_82_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_74_p3),12));
end behav;
