Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Donovan/Documents/College/USC/EE 457/lab4part1/cache_tb_isim_beh.exe" -prj "C:/Users/Donovan/Documents/College/USC/EE 457/lab4part1/cache_tb_beh.prj" "work.cache_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab4part1/memory.v" into library work
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab4part1/cache_p1.v" into library work
Analyzing Verilog file "C:/Users/Donovan/Documents/College/USC/EE 457/lab4part1/cache_tb1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Cache
Compiling module Memory(INIT_FILE="datamem.txt")
Compiling module cache_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/Donovan/Documents/College/USC/EE 457/lab4part1/cache_tb_isim_beh.exe
Fuse Memory Usage: 28132 KB
Fuse CPU Usage: 936 ms
