#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016aca325140 .scope module, "not_gate_tb" "not_gate_tb" 2 1;
 .timescale 0 0;
v0000016aca325500_0 .var "t_a", 0 0;
v0000016aca45e8e0_0 .net "t_y", 0 0, L_0000016aca2f3180;  1 drivers
S_0000016aca3252d0 .scope module, "gate1" "not_gate" 2 4, 3 1 0, S_0000016aca325140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
L_0000016aca2f3180 .functor NOT 1, v0000016aca325500_0, C4<0>, C4<0>, C4<0>;
v0000016aca325460_0 .net "i1", 0 0, v0000016aca325500_0;  1 drivers
v0000016aca2f2e00_0 .net "o1", 0 0, L_0000016aca2f3180;  alias, 1 drivers
    .scope S_0000016aca325140;
T_0 ;
    %vpi_call 2 7 "$display", "NOT gate implementation" {0 0 0};
    %vpi_call 2 8 "$display", "Input | output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016aca325500_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 10 "$display", "%d \011  %d ", v0000016aca325500_0, v0000016aca45e8e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016aca325500_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 12 "$display", "%d\011  %d ", v0000016aca325500_0, v0000016aca45e8e0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "not_tb.v";
    "not.v";
