#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fd4b575390 .scope module, "tb_rca" "tb_rca" 2 2;
 .timescale -9 -12;
v0x55fd4b5b7d10_0 .var "clk", 0 0;
v0x55fd4b5b7dd0_0 .var "num1", 7 0;
v0x55fd4b5b7e90_0 .var "num2", 7 0;
v0x55fd4b5b7f90_0 .var "reset", 0 0;
v0x55fd4b5b8030_0 .net "sum_out", 8 0, L_0x55fd4b5be1e0;  1 drivers
E_0x55fd4b579a20 .event edge, v0x55fd4b5b7f90_0, v0x55fd4b5b7d10_0;
S_0x55fd4b572080 .scope module, "uut" "rca" 2 9, 3 1 0, S_0x55fd4b575390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "num1";
    .port_info 1 /INPUT 8 "num2";
    .port_info 2 /OUTPUT 9 "sum";
L_0x55fd4b5bae10 .functor BUFZ 8, L_0x55fd4b5bde20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55fd4b5b7670_0 .net *"_ivl_64", 7 0, L_0x55fd4b5bae10;  1 drivers
v0x55fd4b5b7770_0 .net *"_ivl_69", 0 0, L_0x55fd4b5be400;  1 drivers
v0x55fd4b5b7850_0 .net "int_co", 7 0, L_0x55fd4b5bd8d0;  1 drivers
v0x55fd4b5b7910_0 .net "int_sum", 7 0, L_0x55fd4b5bde20;  1 drivers
v0x55fd4b5b79f0_0 .net "num1", 7 0, v0x55fd4b5b7dd0_0;  1 drivers
v0x55fd4b5b7ad0_0 .net "num2", 7 0, v0x55fd4b5b7e90_0;  1 drivers
v0x55fd4b5b7bb0_0 .net "sum", 8 0, L_0x55fd4b5be1e0;  alias, 1 drivers
L_0x55fd4b5b89f0 .part v0x55fd4b5b7dd0_0, 1, 1;
L_0x55fd4b5b8b30 .part v0x55fd4b5b7e90_0, 1, 1;
L_0x55fd4b5b8c70 .part L_0x55fd4b5bd8d0, 0, 1;
L_0x55fd4b5b9500 .part v0x55fd4b5b7dd0_0, 2, 1;
L_0x55fd4b5b9620 .part v0x55fd4b5b7e90_0, 2, 1;
L_0x55fd4b5b9710 .part L_0x55fd4b5bd8d0, 1, 1;
L_0x55fd4b5b9ff0 .part v0x55fd4b5b7dd0_0, 3, 1;
L_0x55fd4b5ba170 .part v0x55fd4b5b7e90_0, 3, 1;
L_0x55fd4b5ba2f0 .part L_0x55fd4b5bd8d0, 2, 1;
L_0x55fd4b5baaa0 .part v0x55fd4b5b7dd0_0, 4, 1;
L_0x55fd4b5babf0 .part v0x55fd4b5b7e90_0, 4, 1;
L_0x55fd4b5bac90 .part L_0x55fd4b5bd8d0, 3, 1;
L_0x55fd4b5bb5e0 .part v0x55fd4b5b7dd0_0, 5, 1;
L_0x55fd4b5bb6d0 .part v0x55fd4b5b7e90_0, 5, 1;
L_0x55fd4b5bb840 .part L_0x55fd4b5bd8d0, 4, 1;
L_0x55fd4b5bc0b0 .part v0x55fd4b5b7dd0_0, 6, 1;
L_0x55fd4b5bc230 .part v0x55fd4b5b7e90_0, 6, 1;
L_0x55fd4b5bc320 .part L_0x55fd4b5bd8d0, 5, 1;
L_0x55fd4b5bcc30 .part v0x55fd4b5b7dd0_0, 7, 1;
L_0x55fd4b5bcd20 .part v0x55fd4b5b7e90_0, 7, 1;
L_0x55fd4b5bc410 .part L_0x55fd4b5bd8d0, 6, 1;
L_0x55fd4b5bd630 .part v0x55fd4b5b7dd0_0, 0, 1;
L_0x55fd4b5bd7e0 .part v0x55fd4b5b7e90_0, 0, 1;
LS_0x55fd4b5bd8d0_0_0 .concat8 [ 1 1 1 1], L_0x55fd4b5bd020, L_0x55fd4b5b8120, L_0x55fd4b5b8d60, L_0x55fd4b5b9890;
LS_0x55fd4b5bd8d0_0_4 .concat8 [ 1 1 1 1], L_0x55fd4b5ba390, L_0x55fd4b5bae80, L_0x55fd4b5bb930, L_0x55fd4b5bc4b0;
L_0x55fd4b5bd8d0 .concat8 [ 4 4 0 0], LS_0x55fd4b5bd8d0_0_0, LS_0x55fd4b5bd8d0_0_4;
LS_0x55fd4b5bde20_0_0 .concat8 [ 1 1 1 1], L_0x55fd4b5bd0c0, L_0x55fd4b5b8220, L_0x55fd4b5b8e00, L_0x55fd4b5b9930;
LS_0x55fd4b5bde20_0_4 .concat8 [ 1 1 1 1], L_0x55fd4b5ba430, L_0x55fd4b5baf20, L_0x55fd4b5bb9d0, L_0x55fd4b5bc550;
L_0x55fd4b5bde20 .concat8 [ 4 4 0 0], LS_0x55fd4b5bde20_0_0, LS_0x55fd4b5bde20_0_4;
L_0x55fd4b5be1e0 .concat8 [ 8 1 0 0], L_0x55fd4b5bae10, L_0x55fd4b5be400;
L_0x55fd4b5be400 .part L_0x55fd4b5bd8d0, 7, 1;
S_0x55fd4b5907e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 7, 3 7 0, S_0x55fd4b572080;
 .timescale 0 0;
P_0x55fd4b58e040 .param/l "i" 0 3 7, +C4<01>;
S_0x55fd4b58e640 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55fd4b5907e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5906a0_0 .net *"_ivl_10", 0 0, L_0x7aec3044f060;  1 drivers
v0x55fd4b575520_0 .net *"_ivl_11", 1 0, L_0x55fd4b5b8610;  1 drivers
v0x55fd4b572240_0 .net *"_ivl_13", 1 0, L_0x55fd4b5b8750;  1 drivers
L_0x7aec3044f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b591ce0_0 .net *"_ivl_16", 0 0, L_0x7aec3044f0a8;  1 drivers
v0x55fd4b5afdf0_0 .net *"_ivl_17", 1 0, L_0x55fd4b5b88b0;  1 drivers
v0x55fd4b5aff20_0 .net *"_ivl_3", 1 0, L_0x55fd4b5b8340;  1 drivers
L_0x7aec3044f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b0000_0 .net *"_ivl_6", 0 0, L_0x7aec3044f018;  1 drivers
v0x55fd4b5b00e0_0 .net *"_ivl_7", 1 0, L_0x55fd4b5b8490;  1 drivers
v0x55fd4b5b01c0_0 .net "a", 0 0, L_0x55fd4b5b89f0;  1 drivers
v0x55fd4b5b0280_0 .net "b", 0 0, L_0x55fd4b5b8b30;  1 drivers
v0x55fd4b5b0340_0 .net "c", 0 0, L_0x55fd4b5b8c70;  1 drivers
v0x55fd4b5b0400_0 .net "co", 0 0, L_0x55fd4b5b8120;  1 drivers
v0x55fd4b5b04c0_0 .net "sum", 0 0, L_0x55fd4b5b8220;  1 drivers
L_0x55fd4b5b8120 .part L_0x55fd4b5b88b0, 1, 1;
L_0x55fd4b5b8220 .part L_0x55fd4b5b88b0, 0, 1;
L_0x55fd4b5b8340 .concat [ 1 1 0 0], L_0x55fd4b5b89f0, L_0x7aec3044f018;
L_0x55fd4b5b8490 .concat [ 1 1 0 0], L_0x55fd4b5b8b30, L_0x7aec3044f060;
L_0x55fd4b5b8610 .arith/sum 2, L_0x55fd4b5b8340, L_0x55fd4b5b8490;
L_0x55fd4b5b8750 .concat [ 1 1 0 0], L_0x55fd4b5b8c70, L_0x7aec3044f0a8;
L_0x55fd4b5b88b0 .arith/sum 2, L_0x55fd4b5b8610, L_0x55fd4b5b8750;
S_0x55fd4b5b0620 .scope generate, "genblk1[2]" "genblk1[2]" 3 7, 3 7 0, S_0x55fd4b572080;
 .timescale 0 0;
P_0x55fd4b5b07f0 .param/l "i" 0 3 7, +C4<010>;
S_0x55fd4b5b08b0 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55fd4b5b0620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b0a90_0 .net *"_ivl_10", 0 0, L_0x7aec3044f138;  1 drivers
v0x55fd4b5b0b90_0 .net *"_ivl_11", 1 0, L_0x55fd4b5b9150;  1 drivers
v0x55fd4b5b0c70_0 .net *"_ivl_13", 1 0, L_0x55fd4b5b9290;  1 drivers
L_0x7aec3044f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b0d30_0 .net *"_ivl_16", 0 0, L_0x7aec3044f180;  1 drivers
v0x55fd4b5b0e10_0 .net *"_ivl_17", 1 0, L_0x55fd4b5b93c0;  1 drivers
v0x55fd4b5b0f40_0 .net *"_ivl_3", 1 0, L_0x55fd4b5b8ef0;  1 drivers
L_0x7aec3044f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b1020_0 .net *"_ivl_6", 0 0, L_0x7aec3044f0f0;  1 drivers
v0x55fd4b5b1100_0 .net *"_ivl_7", 1 0, L_0x55fd4b5b8fe0;  1 drivers
v0x55fd4b5b11e0_0 .net "a", 0 0, L_0x55fd4b5b9500;  1 drivers
v0x55fd4b5b12a0_0 .net "b", 0 0, L_0x55fd4b5b9620;  1 drivers
v0x55fd4b5b1360_0 .net "c", 0 0, L_0x55fd4b5b9710;  1 drivers
v0x55fd4b5b1420_0 .net "co", 0 0, L_0x55fd4b5b8d60;  1 drivers
v0x55fd4b5b14e0_0 .net "sum", 0 0, L_0x55fd4b5b8e00;  1 drivers
L_0x55fd4b5b8d60 .part L_0x55fd4b5b93c0, 1, 1;
L_0x55fd4b5b8e00 .part L_0x55fd4b5b93c0, 0, 1;
L_0x55fd4b5b8ef0 .concat [ 1 1 0 0], L_0x55fd4b5b9500, L_0x7aec3044f0f0;
L_0x55fd4b5b8fe0 .concat [ 1 1 0 0], L_0x55fd4b5b9620, L_0x7aec3044f138;
L_0x55fd4b5b9150 .arith/sum 2, L_0x55fd4b5b8ef0, L_0x55fd4b5b8fe0;
L_0x55fd4b5b9290 .concat [ 1 1 0 0], L_0x55fd4b5b9710, L_0x7aec3044f180;
L_0x55fd4b5b93c0 .arith/sum 2, L_0x55fd4b5b9150, L_0x55fd4b5b9290;
S_0x55fd4b5b1640 .scope generate, "genblk1[3]" "genblk1[3]" 3 7, 3 7 0, S_0x55fd4b572080;
 .timescale 0 0;
P_0x55fd4b5b17f0 .param/l "i" 0 3 7, +C4<011>;
S_0x55fd4b5b18b0 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55fd4b5b1640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b1a90_0 .net *"_ivl_10", 0 0, L_0x7aec3044f210;  1 drivers
v0x55fd4b5b1b90_0 .net *"_ivl_11", 1 0, L_0x55fd4b5b9c00;  1 drivers
v0x55fd4b5b1c70_0 .net *"_ivl_13", 1 0, L_0x55fd4b5b9d40;  1 drivers
L_0x7aec3044f258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b1d30_0 .net *"_ivl_16", 0 0, L_0x7aec3044f258;  1 drivers
v0x55fd4b5b1e10_0 .net *"_ivl_17", 1 0, L_0x55fd4b5b9f00;  1 drivers
v0x55fd4b5b1f40_0 .net *"_ivl_3", 1 0, L_0x55fd4b5b9a20;  1 drivers
L_0x7aec3044f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b2020_0 .net *"_ivl_6", 0 0, L_0x7aec3044f1c8;  1 drivers
v0x55fd4b5b2100_0 .net *"_ivl_7", 1 0, L_0x55fd4b5b9b10;  1 drivers
v0x55fd4b5b21e0_0 .net "a", 0 0, L_0x55fd4b5b9ff0;  1 drivers
v0x55fd4b5b22a0_0 .net "b", 0 0, L_0x55fd4b5ba170;  1 drivers
v0x55fd4b5b2360_0 .net "c", 0 0, L_0x55fd4b5ba2f0;  1 drivers
v0x55fd4b5b2420_0 .net "co", 0 0, L_0x55fd4b5b9890;  1 drivers
v0x55fd4b5b24e0_0 .net "sum", 0 0, L_0x55fd4b5b9930;  1 drivers
L_0x55fd4b5b9890 .part L_0x55fd4b5b9f00, 1, 1;
L_0x55fd4b5b9930 .part L_0x55fd4b5b9f00, 0, 1;
L_0x55fd4b5b9a20 .concat [ 1 1 0 0], L_0x55fd4b5b9ff0, L_0x7aec3044f1c8;
L_0x55fd4b5b9b10 .concat [ 1 1 0 0], L_0x55fd4b5ba170, L_0x7aec3044f210;
L_0x55fd4b5b9c00 .arith/sum 2, L_0x55fd4b5b9a20, L_0x55fd4b5b9b10;
L_0x55fd4b5b9d40 .concat [ 1 1 0 0], L_0x55fd4b5ba2f0, L_0x7aec3044f258;
L_0x55fd4b5b9f00 .arith/sum 2, L_0x55fd4b5b9c00, L_0x55fd4b5b9d40;
S_0x55fd4b5b2640 .scope generate, "genblk1[4]" "genblk1[4]" 3 7, 3 7 0, S_0x55fd4b572080;
 .timescale 0 0;
P_0x55fd4b5b27f0 .param/l "i" 0 3 7, +C4<0100>;
S_0x55fd4b5b28d0 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55fd4b5b2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b2ab0_0 .net *"_ivl_10", 0 0, L_0x7aec3044f2e8;  1 drivers
v0x55fd4b5b2bb0_0 .net *"_ivl_11", 1 0, L_0x55fd4b5ba700;  1 drivers
v0x55fd4b5b2c90_0 .net *"_ivl_13", 1 0, L_0x55fd4b5ba840;  1 drivers
L_0x7aec3044f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b2d80_0 .net *"_ivl_16", 0 0, L_0x7aec3044f330;  1 drivers
v0x55fd4b5b2e60_0 .net *"_ivl_17", 1 0, L_0x55fd4b5ba960;  1 drivers
v0x55fd4b5b2f90_0 .net *"_ivl_3", 1 0, L_0x55fd4b5ba520;  1 drivers
L_0x7aec3044f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b3070_0 .net *"_ivl_6", 0 0, L_0x7aec3044f2a0;  1 drivers
v0x55fd4b5b3150_0 .net *"_ivl_7", 1 0, L_0x55fd4b5ba610;  1 drivers
v0x55fd4b5b3230_0 .net "a", 0 0, L_0x55fd4b5baaa0;  1 drivers
v0x55fd4b5b32f0_0 .net "b", 0 0, L_0x55fd4b5babf0;  1 drivers
v0x55fd4b5b33b0_0 .net "c", 0 0, L_0x55fd4b5bac90;  1 drivers
v0x55fd4b5b3470_0 .net "co", 0 0, L_0x55fd4b5ba390;  1 drivers
v0x55fd4b5b3530_0 .net "sum", 0 0, L_0x55fd4b5ba430;  1 drivers
L_0x55fd4b5ba390 .part L_0x55fd4b5ba960, 1, 1;
L_0x55fd4b5ba430 .part L_0x55fd4b5ba960, 0, 1;
L_0x55fd4b5ba520 .concat [ 1 1 0 0], L_0x55fd4b5baaa0, L_0x7aec3044f2a0;
L_0x55fd4b5ba610 .concat [ 1 1 0 0], L_0x55fd4b5babf0, L_0x7aec3044f2e8;
L_0x55fd4b5ba700 .arith/sum 2, L_0x55fd4b5ba520, L_0x55fd4b5ba610;
L_0x55fd4b5ba840 .concat [ 1 1 0 0], L_0x55fd4b5bac90, L_0x7aec3044f330;
L_0x55fd4b5ba960 .arith/sum 2, L_0x55fd4b5ba700, L_0x55fd4b5ba840;
S_0x55fd4b5b3690 .scope generate, "genblk1[5]" "genblk1[5]" 3 7, 3 7 0, S_0x55fd4b572080;
 .timescale 0 0;
P_0x55fd4b5b3890 .param/l "i" 0 3 7, +C4<0101>;
S_0x55fd4b5b3970 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55fd4b5b3690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b3b50_0 .net *"_ivl_10", 0 0, L_0x7aec3044f3c0;  1 drivers
v0x55fd4b5b3c50_0 .net *"_ivl_11", 1 0, L_0x55fd4b5bb200;  1 drivers
v0x55fd4b5b3d30_0 .net *"_ivl_13", 1 0, L_0x55fd4b5bb340;  1 drivers
L_0x7aec3044f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b3df0_0 .net *"_ivl_16", 0 0, L_0x7aec3044f408;  1 drivers
v0x55fd4b5b3ed0_0 .net *"_ivl_17", 1 0, L_0x55fd4b5bb4a0;  1 drivers
v0x55fd4b5b4000_0 .net *"_ivl_3", 1 0, L_0x55fd4b5bafc0;  1 drivers
L_0x7aec3044f378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b40e0_0 .net *"_ivl_6", 0 0, L_0x7aec3044f378;  1 drivers
v0x55fd4b5b41c0_0 .net *"_ivl_7", 1 0, L_0x55fd4b5bb0b0;  1 drivers
v0x55fd4b5b42a0_0 .net "a", 0 0, L_0x55fd4b5bb5e0;  1 drivers
v0x55fd4b5b43f0_0 .net "b", 0 0, L_0x55fd4b5bb6d0;  1 drivers
v0x55fd4b5b44b0_0 .net "c", 0 0, L_0x55fd4b5bb840;  1 drivers
v0x55fd4b5b4570_0 .net "co", 0 0, L_0x55fd4b5bae80;  1 drivers
v0x55fd4b5b4630_0 .net "sum", 0 0, L_0x55fd4b5baf20;  1 drivers
L_0x55fd4b5bae80 .part L_0x55fd4b5bb4a0, 1, 1;
L_0x55fd4b5baf20 .part L_0x55fd4b5bb4a0, 0, 1;
L_0x55fd4b5bafc0 .concat [ 1 1 0 0], L_0x55fd4b5bb5e0, L_0x7aec3044f378;
L_0x55fd4b5bb0b0 .concat [ 1 1 0 0], L_0x55fd4b5bb6d0, L_0x7aec3044f3c0;
L_0x55fd4b5bb200 .arith/sum 2, L_0x55fd4b5bafc0, L_0x55fd4b5bb0b0;
L_0x55fd4b5bb340 .concat [ 1 1 0 0], L_0x55fd4b5bb840, L_0x7aec3044f408;
L_0x55fd4b5bb4a0 .arith/sum 2, L_0x55fd4b5bb200, L_0x55fd4b5bb340;
S_0x55fd4b5b4790 .scope generate, "genblk1[6]" "genblk1[6]" 3 7, 3 7 0, S_0x55fd4b572080;
 .timescale 0 0;
P_0x55fd4b5b4940 .param/l "i" 0 3 7, +C4<0110>;
S_0x55fd4b5b4a20 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55fd4b5b4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b4c00_0 .net *"_ivl_10", 0 0, L_0x7aec3044f498;  1 drivers
v0x55fd4b5b4d00_0 .net *"_ivl_11", 1 0, L_0x55fd4b5bbcd0;  1 drivers
v0x55fd4b5b4de0_0 .net *"_ivl_13", 1 0, L_0x55fd4b5bbe10;  1 drivers
L_0x7aec3044f4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b4ed0_0 .net *"_ivl_16", 0 0, L_0x7aec3044f4e0;  1 drivers
v0x55fd4b5b4fb0_0 .net *"_ivl_17", 1 0, L_0x55fd4b5bbf70;  1 drivers
v0x55fd4b5b50e0_0 .net *"_ivl_3", 1 0, L_0x55fd4b5bbac0;  1 drivers
L_0x7aec3044f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b51c0_0 .net *"_ivl_6", 0 0, L_0x7aec3044f450;  1 drivers
v0x55fd4b5b52a0_0 .net *"_ivl_7", 1 0, L_0x55fd4b5bbbb0;  1 drivers
v0x55fd4b5b5380_0 .net "a", 0 0, L_0x55fd4b5bc0b0;  1 drivers
v0x55fd4b5b54d0_0 .net "b", 0 0, L_0x55fd4b5bc230;  1 drivers
v0x55fd4b5b5590_0 .net "c", 0 0, L_0x55fd4b5bc320;  1 drivers
v0x55fd4b5b5650_0 .net "co", 0 0, L_0x55fd4b5bb930;  1 drivers
v0x55fd4b5b5710_0 .net "sum", 0 0, L_0x55fd4b5bb9d0;  1 drivers
L_0x55fd4b5bb930 .part L_0x55fd4b5bbf70, 1, 1;
L_0x55fd4b5bb9d0 .part L_0x55fd4b5bbf70, 0, 1;
L_0x55fd4b5bbac0 .concat [ 1 1 0 0], L_0x55fd4b5bc0b0, L_0x7aec3044f450;
L_0x55fd4b5bbbb0 .concat [ 1 1 0 0], L_0x55fd4b5bc230, L_0x7aec3044f498;
L_0x55fd4b5bbcd0 .arith/sum 2, L_0x55fd4b5bbac0, L_0x55fd4b5bbbb0;
L_0x55fd4b5bbe10 .concat [ 1 1 0 0], L_0x55fd4b5bc320, L_0x7aec3044f4e0;
L_0x55fd4b5bbf70 .arith/sum 2, L_0x55fd4b5bbcd0, L_0x55fd4b5bbe10;
S_0x55fd4b5b5870 .scope generate, "genblk1[7]" "genblk1[7]" 3 7, 3 7 0, S_0x55fd4b572080;
 .timescale 0 0;
P_0x55fd4b5b5a20 .param/l "i" 0 3 7, +C4<0111>;
S_0x55fd4b5b5b00 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55fd4b5b5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b5ce0_0 .net *"_ivl_10", 0 0, L_0x7aec3044f570;  1 drivers
v0x55fd4b5b5de0_0 .net *"_ivl_11", 1 0, L_0x55fd4b5bc850;  1 drivers
v0x55fd4b5b5ec0_0 .net *"_ivl_13", 1 0, L_0x55fd4b5bc990;  1 drivers
L_0x7aec3044f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b5fb0_0 .net *"_ivl_16", 0 0, L_0x7aec3044f5b8;  1 drivers
v0x55fd4b5b6090_0 .net *"_ivl_17", 1 0, L_0x55fd4b5bcaf0;  1 drivers
v0x55fd4b5b61c0_0 .net *"_ivl_3", 1 0, L_0x55fd4b5bc640;  1 drivers
L_0x7aec3044f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b62a0_0 .net *"_ivl_6", 0 0, L_0x7aec3044f528;  1 drivers
v0x55fd4b5b6380_0 .net *"_ivl_7", 1 0, L_0x55fd4b5bc730;  1 drivers
v0x55fd4b5b6460_0 .net "a", 0 0, L_0x55fd4b5bcc30;  1 drivers
v0x55fd4b5b65b0_0 .net "b", 0 0, L_0x55fd4b5bcd20;  1 drivers
v0x55fd4b5b6670_0 .net "c", 0 0, L_0x55fd4b5bc410;  1 drivers
v0x55fd4b5b6730_0 .net "co", 0 0, L_0x55fd4b5bc4b0;  1 drivers
v0x55fd4b5b67f0_0 .net "sum", 0 0, L_0x55fd4b5bc550;  1 drivers
L_0x55fd4b5bc4b0 .part L_0x55fd4b5bcaf0, 1, 1;
L_0x55fd4b5bc550 .part L_0x55fd4b5bcaf0, 0, 1;
L_0x55fd4b5bc640 .concat [ 1 1 0 0], L_0x55fd4b5bcc30, L_0x7aec3044f528;
L_0x55fd4b5bc730 .concat [ 1 1 0 0], L_0x55fd4b5bcd20, L_0x7aec3044f570;
L_0x55fd4b5bc850 .arith/sum 2, L_0x55fd4b5bc640, L_0x55fd4b5bc730;
L_0x55fd4b5bc990 .concat [ 1 1 0 0], L_0x55fd4b5bc410, L_0x7aec3044f5b8;
L_0x55fd4b5bcaf0 .arith/sum 2, L_0x55fd4b5bc850, L_0x55fd4b5bc990;
S_0x55fd4b5b6950 .scope module, "u_fa_0" "fa" 3 12, 4 1 0, S_0x55fd4b572080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7aec3044f648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b6ae0_0 .net *"_ivl_10", 0 0, L_0x7aec3044f648;  1 drivers
v0x55fd4b5b6be0_0 .net *"_ivl_11", 1 0, L_0x55fd4b5bd3c0;  1 drivers
L_0x7aec3044f6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b6cc0_0 .net *"_ivl_13", 1 0, L_0x7aec3044f6d8;  1 drivers
v0x55fd4b5b6db0_0 .net *"_ivl_17", 1 0, L_0x55fd4b5bd500;  1 drivers
v0x55fd4b5b6e90_0 .net *"_ivl_3", 1 0, L_0x55fd4b5bd1b0;  1 drivers
L_0x7aec3044f600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b6fc0_0 .net *"_ivl_6", 0 0, L_0x7aec3044f600;  1 drivers
v0x55fd4b5b70a0_0 .net *"_ivl_7", 1 0, L_0x55fd4b5bd2a0;  1 drivers
v0x55fd4b5b7180_0 .net "a", 0 0, L_0x55fd4b5bd630;  1 drivers
v0x55fd4b5b7240_0 .net "b", 0 0, L_0x55fd4b5bd7e0;  1 drivers
L_0x7aec3044f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd4b5b7390_0 .net "c", 0 0, L_0x7aec3044f690;  1 drivers
v0x55fd4b5b7450_0 .net "co", 0 0, L_0x55fd4b5bd020;  1 drivers
v0x55fd4b5b7510_0 .net "sum", 0 0, L_0x55fd4b5bd0c0;  1 drivers
L_0x55fd4b5bd020 .part L_0x55fd4b5bd500, 1, 1;
L_0x55fd4b5bd0c0 .part L_0x55fd4b5bd500, 0, 1;
L_0x55fd4b5bd1b0 .concat [ 1 1 0 0], L_0x55fd4b5bd630, L_0x7aec3044f600;
L_0x55fd4b5bd2a0 .concat [ 1 1 0 0], L_0x55fd4b5bd7e0, L_0x7aec3044f648;
L_0x55fd4b5bd3c0 .arith/sum 2, L_0x55fd4b5bd1b0, L_0x55fd4b5bd2a0;
L_0x55fd4b5bd500 .arith/sum 2, L_0x55fd4b5bd3c0, L_0x7aec3044f6d8;
    .scope S_0x55fd4b575390;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "tb_rca.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fd4b575390 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b5b7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b5b7f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b5b7f90_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b5b7f90_0, 0, 1;
    %delay 10000, 0;
    %delay 30000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55fd4b575390;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x55fd4b5b7d10_0;
    %inv;
    %store/vec4 v0x55fd4b5b7d10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fd4b575390;
T_2 ;
    %wait E_0x55fd4b579a20;
    %load/vec4 v0x55fd4b5b7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fd4b5b7dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fd4b5b7e90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fd4b5b7dd0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55fd4b5b7dd0_0, 0, 8;
    %load/vec4 v0x55fd4b5b7dd0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55fd4b5b7e90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55fd4b5b7e90_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_rca.v";
    "rca.v";
    "fa.v";
