Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 14 11:38:43 2025
| Host         : LAPTOP-7SDAUN6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file motor_control_timing_summary_routed.rpt -pb motor_control_timing_summary_routed.pb -rpx motor_control_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_control
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.038        0.000                      0                   64        0.252        0.000                      0                   64        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              5.038        0.000                      0                   64        0.252        0.000                      0                   64        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        5.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.692ns (39.414%)  route 2.601ns (60.586%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.407     9.843    clear
    SLICE_X105Y91        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.692ns (39.414%)  route 2.601ns (60.586%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.407     9.843    clear
    SLICE_X105Y91        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.692ns (39.414%)  route 2.601ns (60.586%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.407     9.843    clear
    SLICE_X105Y91        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.692ns (39.414%)  route 2.601ns (60.586%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.407     9.843    clear
    SLICE_X105Y91        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.692ns (39.869%)  route 2.552ns (60.131%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.358     9.794    clear
    SLICE_X105Y92        FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y92        FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y92        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.692ns (39.869%)  route 2.552ns (60.131%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.358     9.794    clear
    SLICE_X105Y92        FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y92        FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y92        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.692ns (39.869%)  route 2.552ns (60.131%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.358     9.794    clear
    SLICE_X105Y92        FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y92        FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y92        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.692ns (39.869%)  route 2.552ns (60.131%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.358     9.794    clear
    SLICE_X105Y92        FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.093    CLK_IBUF_BUFG
    SLICE_X105Y92        FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.431    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X105Y92        FDRE (Setup_fdre_C_R)       -0.608    14.881    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.692ns (40.842%)  route 2.451ns (59.158%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.257     9.693    clear
    SLICE_X105Y93        FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.094    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.456    15.550    
                         clock uncertainty           -0.035    15.515    
    SLICE_X105Y93        FDRE (Setup_fdre_C_R)       -0.608    14.907    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.692ns (40.842%)  route 2.451ns (59.158%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.788     5.550    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456     6.006 f  counter_reg[8]/Q
                         net (fo=4, routed)           1.194     7.201    counter_reg[8]
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.124     7.325 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000     7.325    counter[0]_i_23_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.875 r  counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.875    counter_reg[0]_i_11_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.989    counter_reg[0]_i_6_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    counter_reg[0]_i_3_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  counter_reg[0]_i_1/O[1]
                         net (fo=32, routed)          1.257     9.693    clear
    SLICE_X105Y93        FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.094    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.456    15.550    
                         clock uncertainty           -0.035    15.515    
    SLICE_X105Y93        FDRE (Setup_fdre_C_R)       -0.608    14.907    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.609     1.556    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.805    counter_reg_n_0_[3]
    SLICE_X105Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.913    counter_reg[0]_i_2_n_4
    SLICE_X105Y91        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.074    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X105Y91        FDRE (Hold_fdre_C_D)         0.105     1.661    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.609     1.556    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.806    counter_reg_n_0_[2]
    SLICE_X105Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.917 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.917    counter_reg[0]_i_2_n_5
    SLICE_X105Y91        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.074    CLK_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X105Y91        FDRE (Hold_fdre_C_D)         0.105     1.661    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.610     1.557    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  counter_reg[11]/Q
                         net (fo=4, routed)           0.120     1.818    counter_reg[11]
    SLICE_X105Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    counter_reg[8]_i_1_n_4
    SLICE_X105Y93        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.881     2.075    CLK_IBUF_BUFG
    SLICE_X105Y93        FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105     1.662    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.610     1.557    CLK_IBUF_BUFG
    SLICE_X105Y94        FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  counter_reg[15]/Q
                         net (fo=5, routed)           0.120     1.818    counter_reg[15]
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    counter_reg[12]_i_1_n_4
    SLICE_X105Y94        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.881     2.075    CLK_IBUF_BUFG
    SLICE_X105Y94        FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X105Y94        FDRE (Hold_fdre_C_D)         0.105     1.662    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.611     1.558    CLK_IBUF_BUFG
    SLICE_X105Y97        FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.120     1.819    counter_reg[27]
    SLICE_X105Y97        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_reg[24]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.882     2.076    CLK_IBUF_BUFG
    SLICE_X105Y97        FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.518     1.558    
    SLICE_X105Y97        FDRE (Hold_fdre_C_D)         0.105     1.663    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.611     1.558    CLK_IBUF_BUFG
    SLICE_X105Y98        FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  counter_reg[31]/Q
                         net (fo=5, routed)           0.120     1.819    counter_reg[31]
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.927 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_reg[28]_i_1_n_4
    SLICE_X105Y98        FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.882     2.076    CLK_IBUF_BUFG
    SLICE_X105Y98        FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.518     1.558    
    SLICE_X105Y98        FDRE (Hold_fdre_C_D)         0.105     1.663    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.609     1.556    CLK_IBUF_BUFG
    SLICE_X105Y92        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.817    counter_reg[7]
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.925 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    counter_reg[4]_i_1_n_4
    SLICE_X105Y92        FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.074    CLK_IBUF_BUFG
    SLICE_X105Y92        FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.105     1.661    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.610     1.557    CLK_IBUF_BUFG
    SLICE_X105Y95        FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  counter_reg[19]/Q
                         net (fo=5, routed)           0.120     1.818    counter_reg[19]
    SLICE_X105Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    counter_reg[16]_i_1_n_4
    SLICE_X105Y95        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.881     2.075    CLK_IBUF_BUFG
    SLICE_X105Y95        FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X105Y95        FDRE (Hold_fdre_C_D)         0.105     1.662    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.610     1.557    CLK_IBUF_BUFG
    SLICE_X105Y96        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.120     1.818    counter_reg[23]
    SLICE_X105Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    counter_reg[20]_i_1_n_4
    SLICE_X105Y96        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.881     2.075    CLK_IBUF_BUFG
    SLICE_X105Y96        FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X105Y96        FDRE (Hold_fdre_C_D)         0.105     1.662    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.610     1.557    CLK_IBUF_BUFG
    SLICE_X105Y94        FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  counter_reg[12]/Q
                         net (fo=4, routed)           0.115     1.813    counter_reg[12]
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    counter_reg[12]_i_1_n_7
    SLICE_X105Y94        FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.881     2.075    CLK_IBUF_BUFG
    SLICE_X105Y94        FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X105Y94        FDRE (Hold_fdre_C_D)         0.105     1.662    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y91  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y93  counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y93  counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y94  counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y94  counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y94  counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y94  counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y95  counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y95  counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y93  counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y93  counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y95  counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y95  counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y95  counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y95  counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y91  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y93  counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y93  counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y94  counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y95  counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y95  counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y95  counter_reg[18]/C



