Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SoC_behav xil_defaultlib.SoC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/def_pack.vhd:240]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.def_pack
Compiling package xil_defaultlib.init_pack
Compiling architecture functional of entity xil_defaultlib.soc
Built simulation snapshot SoC_behav
