--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 741 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.037ns.
--------------------------------------------------------------------------------
Slack:                  14.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_line_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.729 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_line_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DMUX     Tshcko                0.518   Mmux_red18
                                                       M_pixel_q_10
    SLICE_X6Y27.B2       net (fanout=5)        1.516   M_pixel_q[10]
    SLICE_X6Y27.B        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921_SW0
    SLICE_X5Y29.B1       net (fanout=12)       1.020   N0
    SLICE_X5Y29.B        Tilo                  0.259   M_line_q_7_dpot
                                                       M_line_q_7_dpot
    SLICE_X2Y28.A2       net (fanout=1)        1.083   M_line_q_7_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_7_rstpot
                                                       M_line_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (1.361ns logic, 3.619ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_4 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_4 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_4
    SLICE_X6Y29.A2       net (fanout=7)        1.041   M_line_q[4]
    SLICE_X6Y29.COUT     Topcya                0.472   Mcount_M_line_q_cy[7]
                                                       M_line_q[4]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.894ns logic, 2.972ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  15.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_4 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_4 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_4
    SLICE_X6Y29.A2       net (fanout=7)        1.041   M_line_q[4]
    SLICE_X6Y29.COUT     Topcya                0.472   Mcount_M_line_q_cy[7]
                                                       M_line_q[4]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.AMUX     Tcina                 0.210   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X6Y27.C2       net (fanout=1)        0.918   Result<8>1
    SLICE_X6Y27.C        Tilo                  0.235   M_line_q_5_dpot
                                                       M_line_q_8_dpot
    SLICE_X2Y28.B3       net (fanout=1)        1.065   M_line_q_8_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (1.791ns logic, 3.027ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  15.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DMUX     Tshcko                0.518   Mmux_red18
                                                       M_pixel_q_10
    SLICE_X6Y27.B2       net (fanout=5)        1.516   M_pixel_q[10]
    SLICE_X6Y27.B        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921_SW0
    SLICE_X6Y27.A3       net (fanout=12)       0.510   N0
    SLICE_X6Y27.A        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921
    SLICE_X5Y35.A2       net (fanout=12)       1.467   _n00921
    SLICE_X5Y35.CLK      Tas                   0.264   Mmux_red18
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (1.252ns logic, 3.493ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_8 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_8 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.BQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_8
    SLICE_X6Y30.A5       net (fanout=7)        1.014   M_line_q[8]
    SLICE_X6Y30.CMUX     Topac                 0.636   Result<10>1
                                                       M_line_q[8]_rt
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (1.720ns logic, 2.942ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  15.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_line_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.634ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.729 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_line_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.AMUX     Tshcko                0.518   Mmux_red18
                                                       M_pixel_q_8
    SLICE_X6Y27.B3       net (fanout=5)        1.170   M_pixel_q[8]
    SLICE_X6Y27.B        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921_SW0
    SLICE_X5Y29.B1       net (fanout=12)       1.020   N0
    SLICE_X5Y29.B        Tilo                  0.259   M_line_q_7_dpot
                                                       M_line_q_7_dpot
    SLICE_X2Y28.A2       net (fanout=1)        1.083   M_line_q_7_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_7_rstpot
                                                       M_line_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (1.361ns logic, 3.273ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_5 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_5 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_5
    SLICE_X6Y29.B4       net (fanout=7)        0.847   M_line_q[5]
    SLICE_X6Y29.COUT     Topcyb                0.448   Mcount_M_line_q_cy[7]
                                                       M_line_q[5]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.870ns logic, 2.778ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  15.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_7 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_7 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.AQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_7
    SLICE_X6Y29.D3       net (fanout=7)        1.036   M_line_q[7]
    SLICE_X6Y29.COUT     Topcyd                0.290   Mcount_M_line_q_cy[7]
                                                       M_line_q[7]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (1.663ns logic, 2.967ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  15.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_5 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_5 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_5
    SLICE_X6Y29.B4       net (fanout=7)        0.847   M_line_q[5]
    SLICE_X6Y29.COUT     Topcyb                0.448   Mcount_M_line_q_cy[7]
                                                       M_line_q[5]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.AMUX     Tcina                 0.210   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X6Y27.C2       net (fanout=1)        0.918   Result<8>1
    SLICE_X6Y27.C        Tilo                  0.235   M_line_q_5_dpot
                                                       M_line_q_8_dpot
    SLICE_X2Y28.B3       net (fanout=1)        1.065   M_line_q_8_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.767ns logic, 2.833ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  15.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_7 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_7 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.AQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_7
    SLICE_X6Y29.D3       net (fanout=7)        1.036   M_line_q[7]
    SLICE_X6Y29.COUT     Topcyd                0.290   Mcount_M_line_q_cy[7]
                                                       M_line_q[7]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.AMUX     Tcina                 0.210   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X6Y27.C2       net (fanout=1)        0.918   Result<8>1
    SLICE_X6Y27.C        Tilo                  0.235   M_line_q_5_dpot
                                                       M_line_q_8_dpot
    SLICE_X2Y28.B3       net (fanout=1)        1.065   M_line_q_8_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.560ns logic, 3.022ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_6 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_6 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_6
    SLICE_X6Y29.C1       net (fanout=7)        0.865   M_line_q[6]
    SLICE_X6Y29.COUT     Topcyc                0.325   Mcount_M_line_q_cy[7]
                                                       M_line_q[6]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (1.747ns logic, 2.796ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  15.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_8 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_8 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.BQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_8
    SLICE_X6Y30.A5       net (fanout=7)        1.014   M_line_q[8]
    SLICE_X6Y30.AMUX     Topaa                 0.449   Result<10>1
                                                       M_line_q[8]_rt
                                                       Mcount_M_line_q_xor<10>
    SLICE_X6Y27.C2       net (fanout=1)        0.918   Result<8>1
    SLICE_X6Y27.C        Tilo                  0.235   M_line_q_5_dpot
                                                       M_line_q_8_dpot
    SLICE_X2Y28.B3       net (fanout=1)        1.065   M_line_q_8_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (1.509ns logic, 2.997ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_6 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.495ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_6 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_6
    SLICE_X6Y29.C1       net (fanout=7)        0.865   M_line_q[6]
    SLICE_X6Y29.COUT     Topcyc                0.325   Mcount_M_line_q_cy[7]
                                                       M_line_q[6]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.AMUX     Tcina                 0.210   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X6Y27.C2       net (fanout=1)        0.918   Result<8>1
    SLICE_X6Y27.C        Tilo                  0.235   M_line_q_5_dpot
                                                       M_line_q_8_dpot
    SLICE_X2Y28.B3       net (fanout=1)        1.065   M_line_q_8_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (1.644ns logic, 2.851ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  15.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_9 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_9 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.CQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_9
    SLICE_X6Y30.B5       net (fanout=8)        0.850   M_line_q[9]
    SLICE_X6Y30.CMUX     Topbc                 0.613   Result<10>1
                                                       M_line_q[9]_rt
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (1.697ns logic, 2.778ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  15.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_4 (FF)
  Destination:          M_line_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_4 to M_line_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_4
    SLICE_X6Y29.A2       net (fanout=7)        1.041   M_line_q[4]
    SLICE_X6Y29.COUT     Topcya                0.472   Mcount_M_line_q_cy[7]
                                                       M_line_q[4]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.BMUX     Tcinb                 0.277   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.D2       net (fanout=1)        0.971   Result<9>1
    SLICE_X5Y28.D        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_9_dpot
    SLICE_X2Y28.C6       net (fanout=1)        0.559   M_line_q_9_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_9_rstpot
                                                       M_line_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (1.882ns logic, 2.574ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  15.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_line_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.421ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.714 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_line_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DMUX     Tshcko                0.518   Mmux_red18
                                                       M_pixel_q_10
    SLICE_X6Y27.B2       net (fanout=5)        1.516   M_pixel_q[10]
    SLICE_X6Y27.B        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921_SW0
    SLICE_X9Y29.A5       net (fanout=12)       0.772   N0
    SLICE_X9Y29.A        Tilo                  0.259   M_line_q_6_dpot
                                                       M_line_q_6_dpot
    SLICE_X8Y28.D1       net (fanout=1)        0.782   M_line_q_6_dpot
    SLICE_X8Y28.CLK      Tas                   0.339   M_line_q[6]
                                                       M_line_q_6_rstpot
                                                       M_line_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (1.351ns logic, 3.070ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DMUX     Tshcko                0.518   Mmux_red18
                                                       M_pixel_q_10
    SLICE_X6Y27.B2       net (fanout=5)        1.516   M_pixel_q[10]
    SLICE_X6Y27.B        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921_SW0
    SLICE_X6Y27.A3       net (fanout=12)       0.510   N0
    SLICE_X6Y27.A        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921
    SLICE_X5Y35.D5       net (fanout=12)       1.159   _n00921
    SLICE_X5Y35.CLK      Tas                   0.264   Mmux_red18
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.252ns logic, 3.185ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  15.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_8 (FF)
  Destination:          M_line_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_8 to M_line_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.BQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_8
    SLICE_X8Y27.A2       net (fanout=7)        1.169   M_line_q[8]
    SLICE_X8Y27.A        Tilo                  0.254   N67
                                                       _n0092_SW0_SW0
    SLICE_X7Y27.B3       net (fanout=1)        0.821   N24
    SLICE_X7Y27.B        Tilo                  0.259   M_line_q[2]
                                                       _n0092
    SLICE_X2Y28.C4       net (fanout=11)       1.078   _n0092
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_9_rstpot
                                                       M_line_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (1.338ns logic, 3.068ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_2 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.397ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.337 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_2 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_line_q[2]
                                                       M_line_q_2
    SLICE_X6Y28.C2       net (fanout=6)        0.720   M_line_q[2]
    SLICE_X6Y28.COUT     Topcyc                0.325   Mcount_M_line_q_cy[3]
                                                       M_line_q[2]_rt
                                                       Mcount_M_line_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[3]
    SLICE_X6Y29.COUT     Tbyp                  0.091   Mcount_M_line_q_cy[7]
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (1.743ns logic, 2.654ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  15.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.AMUX     Tshcko                0.518   Mmux_red18
                                                       M_pixel_q_8
    SLICE_X6Y27.B3       net (fanout=5)        1.170   M_pixel_q[8]
    SLICE_X6Y27.B        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921_SW0
    SLICE_X6Y27.A3       net (fanout=12)       0.510   N0
    SLICE_X6Y27.A        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921
    SLICE_X5Y35.A2       net (fanout=12)       1.467   _n00921
    SLICE_X5Y35.CLK      Tas                   0.264   Mmux_red18
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.252ns logic, 3.147ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_4 (FF)
  Destination:          M_line_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_4 to M_line_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_4
    SLICE_X6Y29.A2       net (fanout=7)        1.041   M_line_q[4]
    SLICE_X6Y29.DMUX     Topad                 0.667   Mcount_M_line_q_cy[7]
                                                       M_line_q[4]_rt
                                                       Mcount_M_line_q_cy<7>
    SLICE_X5Y29.B5       net (fanout=1)        0.463   Result<7>1
    SLICE_X5Y29.B        Tilo                  0.259   M_line_q_7_dpot
                                                       M_line_q_7_dpot
    SLICE_X2Y28.A2       net (fanout=1)        1.083   M_line_q_7_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_7_rstpot
                                                       M_line_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (1.800ns logic, 2.587ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  15.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_2 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.337 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_2 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_line_q[2]
                                                       M_line_q_2
    SLICE_X6Y28.C2       net (fanout=6)        0.720   M_line_q[2]
    SLICE_X6Y28.COUT     Topcyc                0.325   Mcount_M_line_q_cy[3]
                                                       M_line_q[2]_rt
                                                       Mcount_M_line_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[3]
    SLICE_X6Y29.COUT     Tbyp                  0.091   Mcount_M_line_q_cy[7]
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.AMUX     Tcina                 0.210   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X6Y27.C2       net (fanout=1)        0.918   Result<8>1
    SLICE_X6Y27.C        Tilo                  0.235   M_line_q_5_dpot
                                                       M_line_q_8_dpot
    SLICE_X2Y28.B3       net (fanout=1)        1.065   M_line_q_8_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (1.640ns logic, 2.709ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  15.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_7 (FF)
  Destination:          M_line_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_7 to M_line_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.AQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_7
    SLICE_X7Y28.A3       net (fanout=7)        1.036   M_line_q[7]
    SLICE_X7Y28.A        Tilo                  0.259   M_line_q_1_dpot
                                                       vsync111
    SLICE_X7Y27.B1       net (fanout=2)        0.898   vsync11
    SLICE_X7Y27.B        Tilo                  0.259   M_line_q[2]
                                                       _n0092
    SLICE_X2Y28.C4       net (fanout=11)       1.078   _n0092
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_9_rstpot
                                                       M_line_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.343ns logic, 3.012ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_3 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.337 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_3 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   M_line_q[6]
                                                       M_line_q_3
    SLICE_X6Y28.D4       net (fanout=7)        0.604   M_line_q[3]
    SLICE_X6Y28.COUT     Topcyd                0.290   Mcount_M_line_q_cy[3]
                                                       M_line_q[3]_rt
                                                       Mcount_M_line_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[3]
    SLICE_X6Y29.COUT     Tbyp                  0.091   Mcount_M_line_q_cy[7]
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.803ns logic, 2.538ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  15.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_8 (FF)
  Destination:          M_line_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_8 to M_line_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.BQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_8
    SLICE_X8Y27.A2       net (fanout=7)        1.169   M_line_q[8]
    SLICE_X8Y27.A        Tilo                  0.254   N67
                                                       _n0092_SW0_SW0
    SLICE_X7Y27.B3       net (fanout=1)        0.821   N24
    SLICE_X7Y27.B        Tilo                  0.259   M_line_q[2]
                                                       _n0092
    SLICE_X2Y28.B4       net (fanout=11)       1.010   _n0092
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_8_rstpot
                                                       M_line_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (1.338ns logic, 3.000ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_7 (FF)
  Destination:          M_line_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.322 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_7 to M_line_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.DQ       Tcko                  0.430   M_pixel_q[7]
                                                       M_pixel_q_7
    SLICE_X5Y28.A1       net (fanout=7)        0.756   M_pixel_q[7]
    SLICE_X5Y28.A        Tilo                  0.259   M_line_q_9_dpot
                                                       _n00921_rstpot_SW0
    SLICE_X9Y29.A2       net (fanout=10)       1.483   N75
    SLICE_X9Y29.A        Tilo                  0.259   M_line_q_6_dpot
                                                       M_line_q_6_dpot
    SLICE_X8Y28.D1       net (fanout=1)        0.782   M_line_q_6_dpot
    SLICE_X8Y28.CLK      Tas                   0.339   M_line_q[6]
                                                       M_line_q_6_rstpot
                                                       M_line_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (1.287ns logic, 3.021ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_0 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.337 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_0 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   M_line_q[2]
                                                       M_line_q_0
    SLICE_X6Y28.A4       net (fanout=6)        0.496   M_line_q[0]
    SLICE_X6Y28.COUT     Topcya                0.472   Mcount_M_line_q_cy[3]
                                                       Mcount_M_line_q_lut<0>_INV_0
                                                       Mcount_M_line_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[3]
    SLICE_X6Y29.COUT     Tbyp                  0.091   Mcount_M_line_q_cy[7]
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.890ns logic, 2.430ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  15.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_1 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.337 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_1 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.CQ       Tcko                  0.430   M_line_q[2]
                                                       M_line_q_1
    SLICE_X6Y28.B4       net (fanout=5)        0.520   M_line_q[1]
    SLICE_X6Y28.COUT     Topcyb                0.448   Mcount_M_line_q_cy[3]
                                                       M_line_q[1]_rt
                                                       Mcount_M_line_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[3]
    SLICE_X6Y29.COUT     Tbyp                  0.091   Mcount_M_line_q_cy[7]
                                                       Mcount_M_line_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_line_q_cy[7]
    SLICE_X6Y30.CMUX     Tcinc                 0.289   Result<10>1
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.866ns logic, 2.454ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  15.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_line_q_10 (FF)
  Destination:          M_line_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_line_q_10 to M_line_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.476   M_line_q[10]
                                                       M_line_q_10
    SLICE_X6Y30.C5       net (fanout=7)        0.843   M_line_q[10]
    SLICE_X6Y30.CMUX     Topcc                 0.469   Result<10>1
                                                       M_line_q[10]_rt
                                                       Mcount_M_line_q_xor<10>
    SLICE_X5Y28.B1       net (fanout=1)        0.964   Result<10>1
    SLICE_X5Y28.B        Tilo                  0.259   M_line_q_9_dpot
                                                       M_line_q_10_dpot
    SLICE_X2Y28.D1       net (fanout=1)        0.964   M_line_q_10_dpot
    SLICE_X2Y28.CLK      Tas                   0.349   M_line_q[10]
                                                       M_line_q_10_rstpot
                                                       M_line_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.553ns logic, 2.771ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  15.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.723 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DMUX     Tshcko                0.518   Mmux_red18
                                                       M_pixel_q_10
    SLICE_X6Y27.B2       net (fanout=5)        1.516   M_pixel_q[10]
    SLICE_X6Y27.B        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921_SW0
    SLICE_X6Y27.A3       net (fanout=12)       0.510   N0
    SLICE_X6Y27.A        Tilo                  0.235   M_line_q_5_dpot
                                                       _n00921
    SLICE_X7Y29.A3       net (fanout=12)       0.996   _n00921
    SLICE_X7Y29.CLK      Tas                   0.264   M_line_q_4_dpot
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.252ns logic, 3.022ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_y_q[10]/CLK
  Logical resource: M_y_q_10/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_x_q[10]/CLK
  Logical resource: M_x_q_9/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_x_q[10]/CLK
  Logical resource: M_x_q_10/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_line_q[6]/CLK
  Logical resource: M_line_q_3/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_line_q[6]/CLK
  Logical resource: M_line_q_4/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_line_q[6]/CLK
  Logical resource: M_line_q_5/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_line_q[6]/CLK
  Logical resource: M_line_q_6/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_line_q[10]/CLK
  Logical resource: M_line_q_7/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_line_q[10]/CLK
  Logical resource: M_line_q_8/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_line_q[10]/CLK
  Logical resource: M_line_q_9/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_line_q[10]/CLK
  Logical resource: M_line_q_10/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_y_q[7]/CLK
  Logical resource: M_y_q_6/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_y_q[7]/CLK
  Logical resource: M_y_q_3/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_y_q[7]/CLK
  Logical resource: M_y_q_7/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_x_q[6]/CLK
  Logical resource: M_x_q_6/CK
  Location pin: SLICE_X2Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_x_q[5]/CLK
  Logical resource: M_x_q_8/CK
  Location pin: SLICE_X2Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_x_q[5]/CLK
  Logical resource: M_x_q_3/CK
  Location pin: SLICE_X2Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_x_q[5]/CLK
  Logical resource: M_x_q_2/CK
  Location pin: SLICE_X2Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_x_q[5]/CLK
  Logical resource: M_x_q_5/CK
  Location pin: SLICE_X2Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_y_q[5]/CLK
  Logical resource: M_y_q_2/CK
  Location pin: SLICE_X3Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_y_q[5]/CLK
  Logical resource: M_y_q_4/CK
  Location pin: SLICE_X3Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_y_q[5]/SR
  Logical resource: M_y_q_4/SR
  Location pin: SLICE_X3Y38.SR
  Clock network: _n0099
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_y_q[5]/CLK
  Logical resource: M_y_q_5/CK
  Location pin: SLICE_X3Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: _n0096/CLK
  Logical resource: M_x_q_4/CK
  Location pin: SLICE_X3Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: _n0096/SR
  Logical resource: M_x_q_4/SR
  Location pin: SLICE_X3Y44.SR
  Clock network: _n0096
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: _n0096/CLK
  Logical resource: M_x_q_7/CK
  Location pin: SLICE_X3Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: _n0096/SR
  Logical resource: M_x_q_7/SR
  Location pin: SLICE_X3Y44.SR
  Clock network: _n0096
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_4/CK
  Location pin: SLICE_X5Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_5/CK
  Location pin: SLICE_X5Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.037|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 741 paths, 0 nets, and 297 connections

Design statistics:
   Minimum period:   5.037ns{1}   (Maximum frequency: 198.531MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  2 18:31:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



