{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 10:00:51 2012 " "Info: Processing started: Tue Sep 25 10:00:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 64bitmux -c 64bitmux " "Info: Command: quartus_sta 64bitmux -c 64bitmux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "64bitmux.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: '64bitmux.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 12.500 -waveform \{0.000 6.250\} -name CAM_CLKA CAM_CLKA " "Info (332110): create_clock -period 12.500 -waveform \{0.000 6.250\} -name CAM_CLKA CAM_CLKA" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst27\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{inst27\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.979 " "Info (332146): Worst-case setup slack is 3.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.979         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     3.979         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.209         0.000 CAM_CLKA  " "Info (332119):    11.209         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.401         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    11.401         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.875         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    22.875         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Info (332146): Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 CAM_CLKA  " "Info (332119):     0.451         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.498         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     0.547         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.204         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    94.204         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.791 " "Info (332146): Worst-case minimum pulse width slack is 5.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.791         0.000 CAM_CLKA  " "Info (332119):     5.791         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.189         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.189         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.687         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    49.687         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.691         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.691         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.214 " "Info (332146): Worst-case setup slack is 4.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.214         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     4.214         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.337         0.000 CAM_CLKA  " "Info (332119):    11.337         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.517         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    11.517         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.010         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    23.010         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Info (332146): Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 CAM_CLKA  " "Info (332119):     0.401         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.468         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     0.483         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.151         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    94.151         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.805 " "Info (332146): Worst-case minimum pulse width slack is 5.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.805         0.000 CAM_CLKA  " "Info (332119):     5.805         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.196         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.196         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.694         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    49.694         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.696         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.696         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.164 " "Info (332146): Worst-case setup slack is 5.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.164         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     5.164         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.935         0.000 CAM_CLKA  " "Info (332119):    11.935         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.985         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    11.985         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.006         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    24.006         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Info (332146): Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     0.180         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CAM_CLKA  " "Info (332119):     0.186         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.192         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.836         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    93.836         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.043 " "Info (332146): Worst-case minimum pulse width slack is 6.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.043         0.000 CAM_CLKA  " "Info (332119):     6.043         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.273         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.273         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.780         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    49.780         0.000 inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.782         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.782         0.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.sta.smsg " "Info (144001): Generated suppressed messages file E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 10:00:54 2012 " "Info: Processing ended: Tue Sep 25 10:00:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
