# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../27_ring_counter.srcs/sources_1/new/ring_counter.vhd" \
"../../../../27_ring_counter.srcs/sim_1/new/ring_counter_sim.vhd" \

# Do not sort compile order
nosort
