// Seed: 2478816270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri1 id_5
);
  id_7 :
  assert property (@(posedge id_1 or id_0) 1)
  else;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
