// LARC conservative cache configuration


// Common params.
num_cores 	32
line_size 	256

C0L1I {                        // P0 L1 instruction cache
  type            instruction
  core            0
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C0L1D {                        // P0 L1 data cache
  type            data
  core            0
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C1L1I {                        // P1 L1 instruction cache
  type            instruction
  core            1
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C1L1D {                        // P1 L1 data cache
  type            data
  core            1
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C2L1I {                        // P2 L1 instruction cache
  type            instruction
  core            2
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C2L1D {                        // P2 L1 data cache
  type            data
  core            2
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C3L1I {                        // P3 L1 instruction cache
  type            instruction
  core            3
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C3L1D {                        // P3 L1 data cache
  type            data
  core            3
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C4L1I {                        // P4 L1 instruction cache
  type            instruction
  core            4
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C4L1D {                        // P4 L1 data cache
  type            data
  core            4
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C5L1I {                        // P5 L1 instruction cache
  type            instruction
  core            5
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C5L1D {                        // P5 L1 data cache
  type            data
  core            5
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C6L1I {                        // P6 L1 instruction cache
  type            instruction
  core            6
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C6L1D {                        // P6 L1 data cache
  type            data
  core            6
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C7L1I {                        // P7 L1 instruction cache
  type            instruction
  core            7
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C7L1D {                        // P7 L1 data cache
  type            data
  core            7
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C8L1I {                        // P8 L1 instruction cache
  type            instruction
  core            8
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C8L1D {                        // P8 L1 data cache
  type            data
  core            8
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C9L1I {                        // P9 L1 instruction cache
  type            instruction
  core            9
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C9L1D {                        // P9 L1 data cache
  type            data
  core            9
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C10L1I {                        // P10 L1 instruction cache
  type            instruction
  core            10
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C10L1D {                        // P10 L1 data cache
  type            data
  core            10
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C11L1I {                        // P11 L1 instruction cache
  type            instruction
  core            11
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C11L1D {                        // P11 L1 data cache
  type            data
  core            11
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C12L1I {                        // P12 L1 instruction cache
  type            instruction
  core            12
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C12L1D {                        // P12 L1 data cache
  type            data
  core            12
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C13L1I {                        // P13 L1 instruction cache
  type            instruction
  core            13
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C13L1D {                        // P13 L1 data cache
  type            data
  core            13
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C14L1I {                        // P14 L1 instruction cache
  type            instruction
  core            14
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C14L1D {                        // P14 L1 data cache
  type            data
  core            14
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C15L1I {                        // P15 L1 instruction cache
  type            instruction
  core            15
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C15L1D {                        // P15 L1 data cache
  type            data
  core            15
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C16L1I {                        // P16 L1 instruction cache
  type            instruction
  core            16
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C16L1D {                        // P16 L1 data cache
  type            data
  core            16
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C17L1I {                        // P17 L1 instruction cache
  type            instruction
  core            17
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C17L1D {                        // P17 L1 data cache
  type            data
  core            17
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C18L1I {                        // P18 L1 instruction cache
  type            instruction
  core            18
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C18L1D {                        // P18 L1 data cache
  type            data
  core            18
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C19L1I {                        // P19 L1 instruction cache
  type            instruction
  core            19
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C19L1D {                        // P19 L1 data cache
  type            data
  core            19
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C20L1I {                        // P20 L1 instruction cache
  type            instruction
  core            20
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C20L1D {                        // P20 L1 data cache
  type            data
  core            20
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C21L1I {                        // P21 L1 instruction cache
  type            instruction
  core            21
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C21L1D {                        // P21 L1 data cache
  type            data
  core            21
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C22L1I {                        // P22 L1 instruction cache
  type            instruction
  core            22
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C22L1D {                        // P22 L1 data cache
  type            data
  core            22
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C23L1I {                        // P23 L1 instruction cache
  type            instruction
  core            23
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C23L1D {                        // P23 L1 data cache
  type            data
  core            23
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C24L1I {                        // P24 L1 instruction cache
  type            instruction
  core            24
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C24L1D {                        // P24 L1 data cache
  type            data
  core            24
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C25L1I {                        // P25 L1 instruction cache
  type            instruction
  core            25
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C25L1D {                        // P25 L1 data cache
  type            data
  core            25
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C26L1I {                        // P26 L1 instruction cache
  type            instruction
  core            26
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C26L1D {                        // P26 L1 data cache
  type            data
  core            26
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C27L1I {                        // P27 L1 instruction cache
  type            instruction
  core            27
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C27L1D {                        // P27 L1 data cache
  type            data
  core            27
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C28L1I {                        // P28 L1 instruction cache
  type            instruction
  core            28
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C28L1D {                        // P28 L1 data cache
  type            data
  core            28
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C29L1I {                        // P29 L1 instruction cache
  type            instruction
  core            29
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C29L1D {                        // P29 L1 data cache
  type            data
  core            29
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C30L1I {                        // P30 L1 instruction cache
  type            instruction
  core            30
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C30L1D {                        // P30 L1 data cache
  type            data
  core            30
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C31L1I {                        // P31 L1 instruction cache
  type            instruction
  core            31
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C31L1D {                        // P31 L1 data cache
  type            data
  core            31
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

L2 {                        // L2 cache
  size            8M
  assoc           16
  inclusive 	  true
  replace_policy  LRU
  parent          memory
}
