{"Source Block": ["hdl/projects/fmcjesdadc1/vc707/system_top.v@164:174@HdlIdDef", "  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/kc705/system_top.v@171:181", "  output          spi_clk;\n  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@163:173", "  output          spi_clk;\n  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@135:145", "  output          spi_clk;\n  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@165:175", "\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@172:182", "  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@173:183", "\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@137:147", "\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@136:146", "  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dma_0_wr = 'd0;\n  reg    [63:0]   dma_0_data = 'd0;\n  reg             dma_1_wr = 'd0;\n  reg    [63:0]   dma_1_data = 'd0;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [[169, "  reg    [63:0]   dma_0_data = 'd0;\n"]], "Add": []}}