<?xml version="1.0" encoding="UTF-8"?>
<device name="i21154" desc="model of Intel® 21154 PCI-PCI bridge" documentation="Intel® 21154 PCI-PCI bridge. Not implemented:&lt;ul&gt;&lt;li&gt;VGA mode&lt;/li&gt;&lt;li&gt;ISA mode&lt;/li&gt;&lt;/ul&gt;" limitations="Not implemented:&lt;ul&gt;&lt;li&gt;VGA mode&lt;/li&gt;&lt;li&gt;ISA mode&lt;/li&gt;&lt;/ul&gt;" bitorder="le">
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="base_address_0" offset="16" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_1" offset="20" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="bridge_control" documentation="Bridge Control" offset="62" size="2">
      <field name="dts" desc="Discard Timer Status" msb="10" lsb="10" />
      <field name="dtse" desc="Discard Timer SERR# Enable" msb="11" lsb="11" />
      <field name="fbbe" desc="Fast Back-to-Back Transactions Enable" msb="7" lsb="7" />
      <field name="isae" desc="ISA Enable" msb="2" lsb="2" />
      <field name="mam" desc="Master Abort Mode" msb="5" lsb="5" />
      <field name="pdt" desc="Primary Discard Timer" msb="8" lsb="8" />
      <field name="pere" desc="Parity Error Response Enable" msb="0" lsb="0" />
      <field name="sbr" desc="Secondary Bus Reset" msb="6" lsb="6" />
      <field name="sdt" desc="Secondary Discard Timer" msb="9" lsb="9" />
      <field name="serr" desc="SERR# Enable" msb="1" lsb="1" />
      <field name="vga16d" desc="VGA 16-bit Decode" msb="4" lsb="4" />
      <field name="vgae" desc="VGA Enable" msb="3" lsb="3" />
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="56" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="io_base" documentation="I/O Base" offset="28" size="1">
      <field name="addr" msb="7" lsb="4" />
      <field name="type" msb="3" lsb="0" />
    </register>
    <register name="io_base_upper" documentation="I/O Base Upper 16 Bits" offset="48" size="2">
    </register>
    <register name="io_limit" documentation="I/O Limit" offset="29" size="1">
      <field name="addr" msb="7" lsb="4" />
      <field name="type" msb="3" lsb="0" />
    </register>
    <register name="io_limit_upper" documentation="I/O Limit Upper 16 Bits" offset="50" size="2">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="memory_base" documentation="Memory Base" offset="32" size="2">
      <field name="addr" msb="15" lsb="4" />
      <field name="type" msb="3" lsb="0" />
    </register>
    <register name="memory_limit" documentation="Memory Limit" offset="34" size="2">
      <field name="addr" msb="15" lsb="4" />
      <field name="type" msb="3" lsb="0" />
    </register>
    <register name="prefetchable_base" documentation="Prefetchable Memory Base" offset="36" size="2">
      <field name="addr" msb="15" lsb="4" />
      <field name="sf" msb="3" lsb="0" />
    </register>
    <register name="prefetchable_base_upper" documentation="Prefetchable Memory Base Upper 32 Bits" offset="40" size="4">
    </register>
    <register name="prefetchable_limit" documentation="Prefetchable Memory Limit" offset="38" size="2">
      <field name="addr" msb="15" lsb="4" />
      <field name="sf" msb="3" lsb="0" />
    </register>
    <register name="prefetchable_limit_upper" documentation="Prefetchable Memory Limit Upper 32 Bits" offset="44" size="4">
    </register>
    <register name="primary_bus_number" documentation="Primary Bus Number" offset="24" size="1">
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="secondary_bus_number" documentation="Secondary Bus Number" offset="25" size="1">
    </register>
    <register name="secondary_latency_timer" documentation="Secondary Latency Timer" offset="27" size="1">
    </register>
    <register name="secondary_status" documentation="Secondary Status" offset="30" size="2">
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Received System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subordinate_bus_number" documentation="Subordinate Bus Number" offset="26" size="1">
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
</device>
