INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_0/sim/adder_subtractor_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_1/sim/adder_subtractor_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_0/sim/adder_subtractor_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_1/sim/adder_subtractor_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_2/sim/adder_subtractor_xlslice_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_3/sim/adder_subtractor_xlslice_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_4/sim/adder_subtractor_xlslice_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_5/sim/adder_subtractor_xlslice_1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlslice_1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlconstant_0_0/sim/adder_subtractor_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/ip/adder_subtractor_xlconcat_0_0/sim/adder_subtractor_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_xlconcat_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.ip_user_files/bd/adder_subtractor/sim/adder_subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/hdl/adder_subtractor_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor_wrapper'
