#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; quaddec_right_Cnt16_CounterUDB
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB08_A0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB08_A1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB08_D0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB08_D1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB08_F0
quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB08_F1
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; quaddec_left_Cnt16_CounterUDB
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

; uart_pc_RXInternalInterrupt
uart_pc_RXInternalInterrupt__ES2_PATCH EQU 0
uart_pc_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
uart_pc_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
uart_pc_RXInternalInterrupt__INTC_MASK EQU 0x04
uart_pc_RXInternalInterrupt__INTC_NUMBER EQU 18
uart_pc_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
uart_pc_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR18
uart_pc_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
uart_pc_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
uart_pc_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x24)

; quaddec_right_bQuadDec
quaddec_right_bQuadDec_Stsreg__0__MASK EQU 0x01
quaddec_right_bQuadDec_Stsreg__0__POS EQU 0
quaddec_right_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
quaddec_right_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
quaddec_right_bQuadDec_Stsreg__1__MASK EQU 0x02
quaddec_right_bQuadDec_Stsreg__1__POS EQU 1
quaddec_right_bQuadDec_Stsreg__2__MASK EQU 0x04
quaddec_right_bQuadDec_Stsreg__2__POS EQU 2
quaddec_right_bQuadDec_Stsreg__3__MASK EQU 0x08
quaddec_right_bQuadDec_Stsreg__3__POS EQU 3
quaddec_right_bQuadDec_Stsreg__MASK EQU 0x0F
quaddec_right_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
quaddec_right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
quaddec_right_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

; pwm_right_control_reg
pwm_right_control_reg_ctrl_reg__0__MASK EQU 0x01
pwm_right_control_reg_ctrl_reg__0__POS EQU 0
pwm_right_control_reg_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
pwm_right_control_reg_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
pwm_right_control_reg_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
pwm_right_control_reg_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
pwm_right_control_reg_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
pwm_right_control_reg_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
pwm_right_control_reg_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
pwm_right_control_reg_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
pwm_right_control_reg_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
pwm_right_control_reg_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
pwm_right_control_reg_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
pwm_right_control_reg_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
pwm_right_control_reg_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
pwm_right_control_reg_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
pwm_right_control_reg_ctrl_reg__MASK EQU 0x01
pwm_right_control_reg_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
pwm_right_control_reg_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
pwm_right_control_reg_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; quaddec_left_bQuadDec
quaddec_left_bQuadDec_Stsreg__0__MASK EQU 0x01
quaddec_left_bQuadDec_Stsreg__0__POS EQU 0
quaddec_left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
quaddec_left_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
quaddec_left_bQuadDec_Stsreg__1__MASK EQU 0x02
quaddec_left_bQuadDec_Stsreg__1__POS EQU 1
quaddec_left_bQuadDec_Stsreg__2__MASK EQU 0x04
quaddec_left_bQuadDec_Stsreg__2__POS EQU 2
quaddec_left_bQuadDec_Stsreg__3__MASK EQU 0x08
quaddec_left_bQuadDec_Stsreg__3__POS EQU 3
quaddec_left_bQuadDec_Stsreg__MASK EQU 0x0F
quaddec_left_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
quaddec_left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
quaddec_left_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

; timer_asserv_TimerUDB
timer_asserv_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
timer_asserv_TimerUDB_rstSts_stsreg__0__POS EQU 0
timer_asserv_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
timer_asserv_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
timer_asserv_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
timer_asserv_TimerUDB_rstSts_stsreg__2__POS EQU 2
timer_asserv_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
timer_asserv_TimerUDB_rstSts_stsreg__3__POS EQU 3
timer_asserv_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
timer_asserv_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
timer_asserv_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
timer_asserv_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
timer_asserv_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
timer_asserv_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
timer_asserv_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
timer_asserv_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
timer_asserv_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
timer_asserv_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
timer_asserv_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
timer_asserv_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
timer_asserv_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
timer_asserv_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
timer_asserv_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
timer_asserv_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
timer_asserv_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
timer_asserv_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
timer_asserv_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
timer_asserv_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
timer_asserv_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
timer_asserv_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
timer_asserv_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
timer_asserv_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
timer_asserv_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
timer_asserv_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB02_A0
timer_asserv_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB02_A1
timer_asserv_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
timer_asserv_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB02_D0
timer_asserv_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB02_D1
timer_asserv_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
timer_asserv_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
timer_asserv_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB02_F0
timer_asserv_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB02_F1

; pwm_left_control_reg
pwm_left_control_reg_ctrl_reg__0__MASK EQU 0x01
pwm_left_control_reg_ctrl_reg__0__POS EQU 0
pwm_left_control_reg_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
pwm_left_control_reg_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
pwm_left_control_reg_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
pwm_left_control_reg_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
pwm_left_control_reg_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
pwm_left_control_reg_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
pwm_left_control_reg_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
pwm_left_control_reg_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
pwm_left_control_reg_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
pwm_left_control_reg_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
pwm_left_control_reg_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
pwm_left_control_reg_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
pwm_left_control_reg_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
pwm_left_control_reg_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
pwm_left_control_reg_ctrl_reg__MASK EQU 0x01
pwm_left_control_reg_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
pwm_left_control_reg_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
pwm_left_control_reg_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; encoder_right_sig_a
encoder_right_sig_a__0__MASK EQU 0x40
encoder_right_sig_a__0__PC EQU CYREG_PRT0_PC6
encoder_right_sig_a__0__PORT EQU 0
encoder_right_sig_a__0__SHIFT EQU 6
encoder_right_sig_a__AG EQU CYREG_PRT0_AG
encoder_right_sig_a__AMUX EQU CYREG_PRT0_AMUX
encoder_right_sig_a__BIE EQU CYREG_PRT0_BIE
encoder_right_sig_a__BIT_MASK EQU CYREG_PRT0_BIT_MASK
encoder_right_sig_a__BYP EQU CYREG_PRT0_BYP
encoder_right_sig_a__CTL EQU CYREG_PRT0_CTL
encoder_right_sig_a__DM0 EQU CYREG_PRT0_DM0
encoder_right_sig_a__DM1 EQU CYREG_PRT0_DM1
encoder_right_sig_a__DM2 EQU CYREG_PRT0_DM2
encoder_right_sig_a__DR EQU CYREG_PRT0_DR
encoder_right_sig_a__INP_DIS EQU CYREG_PRT0_INP_DIS
encoder_right_sig_a__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
encoder_right_sig_a__LCD_EN EQU CYREG_PRT0_LCD_EN
encoder_right_sig_a__MASK EQU 0x40
encoder_right_sig_a__PORT EQU 0
encoder_right_sig_a__PRT EQU CYREG_PRT0_PRT
encoder_right_sig_a__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
encoder_right_sig_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
encoder_right_sig_a__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
encoder_right_sig_a__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
encoder_right_sig_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
encoder_right_sig_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
encoder_right_sig_a__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
encoder_right_sig_a__PS EQU CYREG_PRT0_PS
encoder_right_sig_a__SHIFT EQU 6
encoder_right_sig_a__SLW EQU CYREG_PRT0_SLW

; encoder_right_sig_b
encoder_right_sig_b__0__MASK EQU 0x20
encoder_right_sig_b__0__PC EQU CYREG_PRT0_PC5
encoder_right_sig_b__0__PORT EQU 0
encoder_right_sig_b__0__SHIFT EQU 5
encoder_right_sig_b__AG EQU CYREG_PRT0_AG
encoder_right_sig_b__AMUX EQU CYREG_PRT0_AMUX
encoder_right_sig_b__BIE EQU CYREG_PRT0_BIE
encoder_right_sig_b__BIT_MASK EQU CYREG_PRT0_BIT_MASK
encoder_right_sig_b__BYP EQU CYREG_PRT0_BYP
encoder_right_sig_b__CTL EQU CYREG_PRT0_CTL
encoder_right_sig_b__DM0 EQU CYREG_PRT0_DM0
encoder_right_sig_b__DM1 EQU CYREG_PRT0_DM1
encoder_right_sig_b__DM2 EQU CYREG_PRT0_DM2
encoder_right_sig_b__DR EQU CYREG_PRT0_DR
encoder_right_sig_b__INP_DIS EQU CYREG_PRT0_INP_DIS
encoder_right_sig_b__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
encoder_right_sig_b__LCD_EN EQU CYREG_PRT0_LCD_EN
encoder_right_sig_b__MASK EQU 0x20
encoder_right_sig_b__PORT EQU 0
encoder_right_sig_b__PRT EQU CYREG_PRT0_PRT
encoder_right_sig_b__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
encoder_right_sig_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
encoder_right_sig_b__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
encoder_right_sig_b__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
encoder_right_sig_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
encoder_right_sig_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
encoder_right_sig_b__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
encoder_right_sig_b__PS EQU CYREG_PRT0_PS
encoder_right_sig_b__SHIFT EQU 5
encoder_right_sig_b__SLW EQU CYREG_PRT0_SLW

; encoder_left_sig_a
encoder_left_sig_a__0__MASK EQU 0x02
encoder_left_sig_a__0__PC EQU CYREG_IO_PC_PRT15_PC1
encoder_left_sig_a__0__PORT EQU 15
encoder_left_sig_a__0__SHIFT EQU 1
encoder_left_sig_a__AG EQU CYREG_PRT15_AG
encoder_left_sig_a__AMUX EQU CYREG_PRT15_AMUX
encoder_left_sig_a__BIE EQU CYREG_PRT15_BIE
encoder_left_sig_a__BIT_MASK EQU CYREG_PRT15_BIT_MASK
encoder_left_sig_a__BYP EQU CYREG_PRT15_BYP
encoder_left_sig_a__CTL EQU CYREG_PRT15_CTL
encoder_left_sig_a__DM0 EQU CYREG_PRT15_DM0
encoder_left_sig_a__DM1 EQU CYREG_PRT15_DM1
encoder_left_sig_a__DM2 EQU CYREG_PRT15_DM2
encoder_left_sig_a__DR EQU CYREG_PRT15_DR
encoder_left_sig_a__INP_DIS EQU CYREG_PRT15_INP_DIS
encoder_left_sig_a__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
encoder_left_sig_a__LCD_EN EQU CYREG_PRT15_LCD_EN
encoder_left_sig_a__MASK EQU 0x02
encoder_left_sig_a__PORT EQU 15
encoder_left_sig_a__PRT EQU CYREG_PRT15_PRT
encoder_left_sig_a__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
encoder_left_sig_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
encoder_left_sig_a__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
encoder_left_sig_a__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
encoder_left_sig_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
encoder_left_sig_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
encoder_left_sig_a__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
encoder_left_sig_a__PS EQU CYREG_PRT15_PS
encoder_left_sig_a__SHIFT EQU 1
encoder_left_sig_a__SLW EQU CYREG_PRT15_SLW

; encoder_left_sig_b
encoder_left_sig_b__0__MASK EQU 0x04
encoder_left_sig_b__0__PC EQU CYREG_PRT12_PC2
encoder_left_sig_b__0__PORT EQU 12
encoder_left_sig_b__0__SHIFT EQU 2
encoder_left_sig_b__AG EQU CYREG_PRT12_AG
encoder_left_sig_b__BIE EQU CYREG_PRT12_BIE
encoder_left_sig_b__BIT_MASK EQU CYREG_PRT12_BIT_MASK
encoder_left_sig_b__BYP EQU CYREG_PRT12_BYP
encoder_left_sig_b__DM0 EQU CYREG_PRT12_DM0
encoder_left_sig_b__DM1 EQU CYREG_PRT12_DM1
encoder_left_sig_b__DM2 EQU CYREG_PRT12_DM2
encoder_left_sig_b__DR EQU CYREG_PRT12_DR
encoder_left_sig_b__INP_DIS EQU CYREG_PRT12_INP_DIS
encoder_left_sig_b__MASK EQU 0x04
encoder_left_sig_b__PORT EQU 12
encoder_left_sig_b__PRT EQU CYREG_PRT12_PRT
encoder_left_sig_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
encoder_left_sig_b__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
encoder_left_sig_b__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
encoder_left_sig_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
encoder_left_sig_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
encoder_left_sig_b__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
encoder_left_sig_b__PS EQU CYREG_PRT12_PS
encoder_left_sig_b__SHIFT EQU 2
encoder_left_sig_b__SIO_CFG EQU CYREG_PRT12_SIO_CFG
encoder_left_sig_b__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
encoder_left_sig_b__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
encoder_left_sig_b__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
encoder_left_sig_b__SLW EQU CYREG_PRT12_SLW

; mot_right_backward
mot_right_backward__0__MASK EQU 0x01
mot_right_backward__0__PC EQU CYREG_IO_PC_PRT15_PC0
mot_right_backward__0__PORT EQU 15
mot_right_backward__0__SHIFT EQU 0
mot_right_backward__AG EQU CYREG_PRT15_AG
mot_right_backward__AMUX EQU CYREG_PRT15_AMUX
mot_right_backward__BIE EQU CYREG_PRT15_BIE
mot_right_backward__BIT_MASK EQU CYREG_PRT15_BIT_MASK
mot_right_backward__BYP EQU CYREG_PRT15_BYP
mot_right_backward__CTL EQU CYREG_PRT15_CTL
mot_right_backward__DM0 EQU CYREG_PRT15_DM0
mot_right_backward__DM1 EQU CYREG_PRT15_DM1
mot_right_backward__DM2 EQU CYREG_PRT15_DM2
mot_right_backward__DR EQU CYREG_PRT15_DR
mot_right_backward__INP_DIS EQU CYREG_PRT15_INP_DIS
mot_right_backward__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
mot_right_backward__LCD_EN EQU CYREG_PRT15_LCD_EN
mot_right_backward__MASK EQU 0x01
mot_right_backward__PORT EQU 15
mot_right_backward__PRT EQU CYREG_PRT15_PRT
mot_right_backward__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
mot_right_backward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
mot_right_backward__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
mot_right_backward__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
mot_right_backward__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
mot_right_backward__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
mot_right_backward__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
mot_right_backward__PS EQU CYREG_PRT15_PS
mot_right_backward__SHIFT EQU 0
mot_right_backward__SLW EQU CYREG_PRT15_SLW

; mot_left_backward
mot_left_backward__0__MASK EQU 0x04
mot_left_backward__0__PC EQU CYREG_IO_PC_PRT15_PC2
mot_left_backward__0__PORT EQU 15
mot_left_backward__0__SHIFT EQU 2
mot_left_backward__AG EQU CYREG_PRT15_AG
mot_left_backward__AMUX EQU CYREG_PRT15_AMUX
mot_left_backward__BIE EQU CYREG_PRT15_BIE
mot_left_backward__BIT_MASK EQU CYREG_PRT15_BIT_MASK
mot_left_backward__BYP EQU CYREG_PRT15_BYP
mot_left_backward__CTL EQU CYREG_PRT15_CTL
mot_left_backward__DM0 EQU CYREG_PRT15_DM0
mot_left_backward__DM1 EQU CYREG_PRT15_DM1
mot_left_backward__DM2 EQU CYREG_PRT15_DM2
mot_left_backward__DR EQU CYREG_PRT15_DR
mot_left_backward__INP_DIS EQU CYREG_PRT15_INP_DIS
mot_left_backward__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
mot_left_backward__LCD_EN EQU CYREG_PRT15_LCD_EN
mot_left_backward__MASK EQU 0x04
mot_left_backward__PORT EQU 15
mot_left_backward__PRT EQU CYREG_PRT15_PRT
mot_left_backward__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
mot_left_backward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
mot_left_backward__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
mot_left_backward__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
mot_left_backward__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
mot_left_backward__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
mot_left_backward__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
mot_left_backward__PS EQU CYREG_PRT15_PS
mot_left_backward__SHIFT EQU 2
mot_left_backward__SLW EQU CYREG_PRT15_SLW

; mot_right_forward
mot_right_forward__0__MASK EQU 0x20
mot_right_forward__0__PC EQU CYREG_PRT3_PC5
mot_right_forward__0__PORT EQU 3
mot_right_forward__0__SHIFT EQU 5
mot_right_forward__AG EQU CYREG_PRT3_AG
mot_right_forward__AMUX EQU CYREG_PRT3_AMUX
mot_right_forward__BIE EQU CYREG_PRT3_BIE
mot_right_forward__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mot_right_forward__BYP EQU CYREG_PRT3_BYP
mot_right_forward__CTL EQU CYREG_PRT3_CTL
mot_right_forward__DM0 EQU CYREG_PRT3_DM0
mot_right_forward__DM1 EQU CYREG_PRT3_DM1
mot_right_forward__DM2 EQU CYREG_PRT3_DM2
mot_right_forward__DR EQU CYREG_PRT3_DR
mot_right_forward__INP_DIS EQU CYREG_PRT3_INP_DIS
mot_right_forward__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mot_right_forward__LCD_EN EQU CYREG_PRT3_LCD_EN
mot_right_forward__MASK EQU 0x20
mot_right_forward__PORT EQU 3
mot_right_forward__PRT EQU CYREG_PRT3_PRT
mot_right_forward__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mot_right_forward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mot_right_forward__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mot_right_forward__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mot_right_forward__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mot_right_forward__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mot_right_forward__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mot_right_forward__PS EQU CYREG_PRT3_PS
mot_right_forward__SHIFT EQU 5
mot_right_forward__SLW EQU CYREG_PRT3_SLW

; quaddec_right_isr
quaddec_right_isr__ES2_PATCH EQU 0
quaddec_right_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
quaddec_right_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
quaddec_right_isr__INTC_MASK EQU 0x01
quaddec_right_isr__INTC_NUMBER EQU 24
quaddec_right_isr__INTC_PRIOR_NUM EQU 7
quaddec_right_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR24
quaddec_right_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
quaddec_right_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
quaddec_right_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x30)

; isr_positionning
isr_positionning__ES2_PATCH EQU 0
isr_positionning__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_positionning__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_positionning__INTC_MASK EQU 0x10
isr_positionning__INTC_NUMBER EQU 4
isr_positionning__INTC_PRIOR_NUM EQU 7
isr_positionning__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
isr_positionning__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_positionning__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_positionning__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; mot_left_forward
mot_left_forward__0__MASK EQU 0x08
mot_left_forward__0__PC EQU CYREG_IO_PC_PRT15_PC3
mot_left_forward__0__PORT EQU 15
mot_left_forward__0__SHIFT EQU 3
mot_left_forward__AG EQU CYREG_PRT15_AG
mot_left_forward__AMUX EQU CYREG_PRT15_AMUX
mot_left_forward__BIE EQU CYREG_PRT15_BIE
mot_left_forward__BIT_MASK EQU CYREG_PRT15_BIT_MASK
mot_left_forward__BYP EQU CYREG_PRT15_BYP
mot_left_forward__CTL EQU CYREG_PRT15_CTL
mot_left_forward__DM0 EQU CYREG_PRT15_DM0
mot_left_forward__DM1 EQU CYREG_PRT15_DM1
mot_left_forward__DM2 EQU CYREG_PRT15_DM2
mot_left_forward__DR EQU CYREG_PRT15_DR
mot_left_forward__INP_DIS EQU CYREG_PRT15_INP_DIS
mot_left_forward__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
mot_left_forward__LCD_EN EQU CYREG_PRT15_LCD_EN
mot_left_forward__MASK EQU 0x08
mot_left_forward__PORT EQU 15
mot_left_forward__PRT EQU CYREG_PRT15_PRT
mot_left_forward__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
mot_left_forward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
mot_left_forward__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
mot_left_forward__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
mot_left_forward__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
mot_left_forward__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
mot_left_forward__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
mot_left_forward__PS EQU CYREG_PRT15_PS
mot_left_forward__SHIFT EQU 3
mot_left_forward__SLW EQU CYREG_PRT15_SLW

; quaddec_left_isr
quaddec_left_isr__ES2_PATCH EQU 0
quaddec_left_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
quaddec_left_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
quaddec_left_isr__INTC_MASK EQU 0x08
quaddec_left_isr__INTC_NUMBER EQU 19
quaddec_left_isr__INTC_PRIOR_NUM EQU 7
quaddec_left_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR19
quaddec_left_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
quaddec_left_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
quaddec_left_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x26)

; uart_pc_IntClock
uart_pc_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
uart_pc_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
uart_pc_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
uart_pc_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_pc_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_pc_IntClock__PM_ACT_MSK EQU 0x01
uart_pc_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_pc_IntClock__PM_STBY_MSK EQU 0x01

; pwm_right_PWMHW
pwm_right_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
pwm_right_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
pwm_right_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
pwm_right_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
pwm_right_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
pwm_right_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
pwm_right_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
pwm_right_PWMHW__PER0 EQU CYREG_TMR1_PER0
pwm_right_PWMHW__PER1 EQU CYREG_TMR1_PER1
pwm_right_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
pwm_right_PWMHW__PM_ACT_MSK EQU 0x02
pwm_right_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
pwm_right_PWMHW__PM_STBY_MSK EQU 0x02
pwm_right_PWMHW__RT0 EQU CYREG_TMR1_RT0
pwm_right_PWMHW__RT1 EQU CYREG_TMR1_RT1
pwm_right_PWMHW__SR0 EQU CYREG_TMR1_SR0

; pwm_left_PWMHW
pwm_left_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
pwm_left_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
pwm_left_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
pwm_left_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
pwm_left_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
pwm_left_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
pwm_left_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
pwm_left_PWMHW__PER0 EQU CYREG_TMR0_PER0
pwm_left_PWMHW__PER1 EQU CYREG_TMR0_PER1
pwm_left_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
pwm_left_PWMHW__PM_ACT_MSK EQU 0x01
pwm_left_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
pwm_left_PWMHW__PM_STBY_MSK EQU 0x01
pwm_left_PWMHW__RT0 EQU CYREG_TMR0_RT0
pwm_left_PWMHW__RT1 EQU CYREG_TMR0_RT1
pwm_left_PWMHW__SR0 EQU CYREG_TMR0_SR0

; uart_pc_BUART
uart_pc_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
uart_pc_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
uart_pc_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
uart_pc_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
uart_pc_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
uart_pc_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
uart_pc_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
uart_pc_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
uart_pc_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
uart_pc_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
uart_pc_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
uart_pc_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
uart_pc_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
uart_pc_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
uart_pc_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
uart_pc_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
uart_pc_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
uart_pc_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
uart_pc_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
uart_pc_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
uart_pc_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
uart_pc_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
uart_pc_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
uart_pc_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_pc_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
uart_pc_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_pc_BUART_sRX_RxSts__3__POS EQU 3
uart_pc_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_pc_BUART_sRX_RxSts__4__POS EQU 4
uart_pc_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_pc_BUART_sRX_RxSts__5__POS EQU 5
uart_pc_BUART_sRX_RxSts__MASK EQU 0x38
uart_pc_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
uart_pc_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_pc_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
uart_pc_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
uart_pc_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
uart_pc_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
uart_pc_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
uart_pc_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_pc_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
uart_pc_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
uart_pc_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
uart_pc_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
uart_pc_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
uart_pc_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
uart_pc_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
uart_pc_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
uart_pc_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_pc_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
uart_pc_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
uart_pc_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
uart_pc_BUART_sTX_TxSts__0__MASK EQU 0x01
uart_pc_BUART_sTX_TxSts__0__POS EQU 0
uart_pc_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_pc_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
uart_pc_BUART_sTX_TxSts__1__MASK EQU 0x02
uart_pc_BUART_sTX_TxSts__1__POS EQU 1
uart_pc_BUART_sTX_TxSts__2__MASK EQU 0x04
uart_pc_BUART_sTX_TxSts__2__POS EQU 2
uart_pc_BUART_sTX_TxSts__3__MASK EQU 0x08
uart_pc_BUART_sTX_TxSts__3__POS EQU 3
uart_pc_BUART_sTX_TxSts__MASK EQU 0x0F
uart_pc_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
uart_pc_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_pc_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; rx_pc
rx_pc__0__MASK EQU 0x10
rx_pc__0__PC EQU CYREG_PRT0_PC4
rx_pc__0__PORT EQU 0
rx_pc__0__SHIFT EQU 4
rx_pc__AG EQU CYREG_PRT0_AG
rx_pc__AMUX EQU CYREG_PRT0_AMUX
rx_pc__BIE EQU CYREG_PRT0_BIE
rx_pc__BIT_MASK EQU CYREG_PRT0_BIT_MASK
rx_pc__BYP EQU CYREG_PRT0_BYP
rx_pc__CTL EQU CYREG_PRT0_CTL
rx_pc__DM0 EQU CYREG_PRT0_DM0
rx_pc__DM1 EQU CYREG_PRT0_DM1
rx_pc__DM2 EQU CYREG_PRT0_DM2
rx_pc__DR EQU CYREG_PRT0_DR
rx_pc__INP_DIS EQU CYREG_PRT0_INP_DIS
rx_pc__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
rx_pc__LCD_EN EQU CYREG_PRT0_LCD_EN
rx_pc__MASK EQU 0x10
rx_pc__PORT EQU 0
rx_pc__PRT EQU CYREG_PRT0_PRT
rx_pc__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
rx_pc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
rx_pc__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
rx_pc__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
rx_pc__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
rx_pc__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
rx_pc__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
rx_pc__PS EQU CYREG_PRT0_PS
rx_pc__SHIFT EQU 4
rx_pc__SLW EQU CYREG_PRT0_SLW

; tx_pc
tx_pc__0__MASK EQU 0x08
tx_pc__0__PC EQU CYREG_PRT12_PC3
tx_pc__0__PORT EQU 12
tx_pc__0__SHIFT EQU 3
tx_pc__AG EQU CYREG_PRT12_AG
tx_pc__BIE EQU CYREG_PRT12_BIE
tx_pc__BIT_MASK EQU CYREG_PRT12_BIT_MASK
tx_pc__BYP EQU CYREG_PRT12_BYP
tx_pc__DM0 EQU CYREG_PRT12_DM0
tx_pc__DM1 EQU CYREG_PRT12_DM1
tx_pc__DM2 EQU CYREG_PRT12_DM2
tx_pc__DR EQU CYREG_PRT12_DR
tx_pc__INP_DIS EQU CYREG_PRT12_INP_DIS
tx_pc__MASK EQU 0x08
tx_pc__PORT EQU 12
tx_pc__PRT EQU CYREG_PRT12_PRT
tx_pc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
tx_pc__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
tx_pc__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
tx_pc__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
tx_pc__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
tx_pc__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
tx_pc__PS EQU CYREG_PRT12_PS
tx_pc__SHIFT EQU 3
tx_pc__SIO_CFG EQU CYREG_PRT12_SIO_CFG
tx_pc__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
tx_pc__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
tx_pc__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
tx_pc__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
