<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Building · Sankalpa Hota</title>
  <meta name="description" content="What I'm building. Research and code. Systolic arrays, ML accelerators, crypto, PCIe." />
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link href="https://fonts.googleapis.com/css2?family=Cormorant+Garamond:ital,wght@0,400;0,600;1,400&family=DM+Sans:wght@400;500&display=swap" rel="stylesheet" />
  <link rel="stylesheet" href="css/main.css" />
</head>
<body>
  <div class="page">
    <div id="site-header-placeholder"></div>
    <main id="main">
      <!-- Update: project titles and story text in each story-card -->
      <h1 class="page-title">Building</h1>
      <p class="page-lead">Research and code. Things that ship.</p>

      <section class="section">
        <h2>Research</h2>
        <div class="story-grid">
          <div class="story-card">
            <h3>Performance-enhanced reconfigurable 2D systolic array</h3>
            <p class="story-meta">Sept 2025 – Dec 2025</p>
            <p class="story-one">Reconfigurable systolic array for low-power CNN inference on FPGA. Input sieving, parallel accumulation, pipelining. We got 69% lower convolution latency, 82% memory savings, 55% fewer MACs. Input Channel LUT filtering and MAC accumulation cut clock cycles by 67%. Synthesized on Cyclone V (Quartus), verified with UVM.</p>
          </div>
          <div class="story-card">
            <h3>Dual-core ML accelerator for transformer attention</h3>
            <p class="story-meta">Sept 2025 – Ongoing</p>
            <p class="story-one">1-D vector processor with pipelined execution for parallel attention weights. Custom controller with clock gating, custom pipelined divider (0.9 ns clock), accumulator-shifter normalization. Full RTL→GDSII, async FIFOs between cores, block-wise and columnar clock gating.</p>
          </div>
          <div class="story-card">
            <h3>Near-memory crypto engine</h3>
            <p class="story-meta">Sept 2025 – Ongoing</p>
            <p class="story-one">Near-memory crypto with AES RTL (Verilog), fully pipelined at PCIe Gen5 throughput (500 MHz). Nonce generation and replay, ready/valid flow and arbitration. DRAM/SRAM and near-memory ECC in progress.</p>
          </div>
          <div class="story-card">
            <h3>Biosensors in the sub-nanometer regime</h3>
            <p class="story-meta">Jul 2021 – May 2022 · NIT Rourkela</p>
            <p class="story-one">Negative-capacitance FINFET for biosensing beyond conventional MOSFETs. Synopsys TCAD: Ids-Vgs, threshold voltage, subthreshold slope. Dielectric modulation from bio-enzymes. Faster switching, lower leakage, better power. Grade A, final-year project.</p>
          </div>
        </div>
      </section>

      <section class="section">
        <h2>Tools and apps</h2>
        <p class="section-lead">Things I built so others can see the physics.</p>
        <div class="story-grid">
          <a href="https://github.com/Sankalpa-Hota/semiconductor-physics-tool" target="_blank" rel="noopener" class="story-card">
            <h3>Semiconductor Physics Tool</h3>
            <p class="story-meta">Aug 2025 – Oct 2025 · UCSD</p>
            <p class="story-one">Interactive web app (Flask, Plotly, Python) to simulate and visualize semiconductor fundamentals: Fermi-Dirac and Boltzmann statistics, Drude conductivity and mobility, phonon scattering and mean free path, Kronig-Penney band structure, reciprocal lattice. Open source for students and researchers in EE, materials, and semiconductor physics.</p>
            <span class="story-link">GitHub →</span>
          </a>
        </div>
      </section>

      <section class="section">
        <h2>Code</h2>
        <p class="section-lead">Open source and course work. Links below.</p>
        <div class="story-grid">
          <a href="https://github.com/Sankalpa-Hota/VLSI_PCIe" target="_blank" rel="noopener" class="story-card">
            <h3>VLSI PCIe</h3>
            <p class="story-meta">Verilog</p>
            <p class="story-one">PCIe endpoint: Physical, Data Link, Transaction layers; link training, DLLP/TLP, BAR, AXI. FPGA synthesis and testbenches.</p>
            <span class="story-link">GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/RTL_IN_VERILOG" target="_blank" rel="noopener" class="story-card">
            <h3>RTL in Verilog</h3>
            <p class="story-meta">Verilog</p>
            <p class="story-one">RTL blocks from basic to advanced.</p>
            <span class="story-link">GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/4-TAP-FIR-FILTER" target="_blank" rel="noopener" class="story-card">
            <h3>4-tap FIR filter</h3>
            <p class="story-meta">SystemVerilog</p>
            <p class="story-one">4-tap FIR filter design.</p>
            <span class="story-link">GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/Chacha20-Poly1305-Memory-Processing" target="_blank" rel="noopener" class="story-card">
            <h3>Chacha20–Poly1305 in-memory</h3>
            <p class="story-meta">Verilog</p>
            <p class="story-one">In-memory processing and encryption for memory architectures.</p>
            <span class="story-link">GitHub →</span>
          </a>
        </div>
        <p style="margin-top: 1.25rem;"><a href="github.html" class="btn btn-outline">All repos →</a></p>
      </section>
    </main>
    <div id="site-footer-placeholder"></div>
  </div>
  <script src="js/layout.js"></script>
  <script src="js/scroll-header.js"></script>
  <script src="js/data/knowledge.js"></script>
  <script src="js/chatbot.js"></script>
</body>
</html>
