/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:06:09 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:06:09 2024 GMT

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/design195_5_10_top/run_1/synth_1_1/analysis/design195_5_10_top_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v' to AST representation.
Generating RTLIL representation for module `\design195_5_10_top'.
Generating RTLIL representation for module `\design195_5_10'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/decoder_top.v
Parsing Verilog input from `../../../../.././rtl/decoder_top.v' to AST representation.
Generating RTLIL representation for module `\decoder_top'.
Generating RTLIL representation for module `\decoder'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/decoder_top.v:44.5-57.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/shift_reg_top.v
Parsing Verilog input from `../../../../.././rtl/shift_reg_top.v' to AST representation.
Generating RTLIL representation for module `\shift_reg_top'.
Generating RTLIL representation for module `\shift_reg'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/invertion.v
Parsing Verilog input from `../../../../.././rtl/invertion.v' to AST representation.
Generating RTLIL representation for module `\invertion'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../../.././rtl/register.v
Parsing Verilog input from `../../../../.././rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../../.././rtl/d_latch_top.v
Parsing Verilog input from `../../../../.././rtl/d_latch_top.v' to AST representation.
Generating RTLIL representation for module `\d_latch_top'.
Generating RTLIL representation for module `\d_latch'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/d_latch_top.v:29.5-35.33 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../../../.././rtl/mod_n_counter.v
Parsing Verilog input from `../../../../.././rtl/mod_n_counter.v' to AST representation.
Generating RTLIL representation for module `\mod_n_counter'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../../../.././rtl/paritygenerator_top.v
Parsing Verilog input from `../../../../.././rtl/paritygenerator_top.v' to AST representation.
Generating RTLIL representation for module `\paritygenerator_top'.
Generating RTLIL representation for module `\paritygenerator'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../../../.././rtl/memory_cntrl.v
Parsing Verilog input from `../../../../.././rtl/memory_cntrl.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\memory_cntrl'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../../../.././rtl/large_adder.v
Parsing Verilog input from `../../../../.././rtl/large_adder.v' to AST representation.
Generating RTLIL representation for module `\large_adder'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../../../.././rtl/full_adder_top.v
Parsing Verilog input from `../../../../.././rtl/full_adder_top.v' to AST representation.
Generating RTLIL representation for module `\full_adder_top'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top design195_5_10_top' --

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \design195_5_10_top
Used module:     \design195_5_10
Used module:         \register
Used module:         \encoder
Used module:         \large_adder
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \mod_n_counter
Used module:         \shift_reg_top
Used module:             \shift_reg
Used module:         \paritygenerator_top
Used module:             \paritygenerator
Used module:         \large_mux
Used module:         \d_latch_top
Used module:             \d_latch
Used module:         \full_adder_top
Used module:             \full_adder
Used module:         \decoder_top
Used module:             \decoder
Used module:         \invertion
Parameter \WIDTH = 32

15.2. Executing AST frontend in derive mode using pre-parsed AST for module `\design195_5_10'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design195_5_10\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.3. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.4. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.5. Executing AST frontend in derive mode using pre-parsed AST for module `\large_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.6. Executing AST frontend in derive mode using pre-parsed AST for module `\memory_cntrl'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.7. Executing AST frontend in derive mode using pre-parsed AST for module `\mod_n_counter'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.8. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_reg_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.9. Executing AST frontend in derive mode using pre-parsed AST for module `\paritygenerator_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.10. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.11. Executing AST frontend in derive mode using pre-parsed AST for module `\d_latch_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.12. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.13. Executing AST frontend in derive mode using pre-parsed AST for module `\decoder_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.14. Executing AST frontend in derive mode using pre-parsed AST for module `\invertion'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.15. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_reg'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.16. Executing AST frontend in derive mode using pre-parsed AST for module `\d_latch'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/d_latch_top.v:29.5-35.33 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

15.17. Executing AST frontend in derive mode using pre-parsed AST for module `\decoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\decoder\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/decoder_top.v:44.5-57.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

15.18. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

15.19. Executing AST frontend in derive mode using pre-parsed AST for module `\paritygenerator'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\paritygenerator\WIDTH=s32'00000000000000000000000000100000'.

15.20. Analyzing design hierarchy..
Top module:  \design195_5_10_top
Used module:     $paramod\design195_5_10\WIDTH=s32'00000000000000000000000000100000
Used module:         \register
Used module:         \encoder
Used module:         \large_adder
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \mod_n_counter
Used module:         \shift_reg_top
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \paritygenerator_top
Used module:             $paramod\paritygenerator\WIDTH=s32'00000000000000000000000000100000
Used module:         \large_mux
Used module:         \d_latch_top
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         \full_adder_top
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \decoder_top
Used module:             $paramod\decoder\WIDTH=s32'00000000000000000000000000100000
Used module:         \invertion
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\invertion\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.

15.21. Analyzing design hierarchy..
Top module:  \design195_5_10_top
Used module:     $paramod\design195_5_10\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \shift_reg
Used module:         $paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \paritygenerator
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \d_latch
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \full_adder
Used module:         $paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \decoder
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\paritygenerator\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\decoder\WIDTH=s32'00000000000000000000000000100000'.

15.22. Analyzing design hierarchy..
Top module:  \design195_5_10_top
Used module:     $paramod\design195_5_10\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\paritygenerator\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\decoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000

15.23. Analyzing design hierarchy..
Top module:  \design195_5_10_top
Used module:     $paramod\design195_5_10\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\mod_n_counter\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\paritygenerator_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\paritygenerator\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\decoder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\decoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\invertion\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\full_adder'.
Removing unused module `\full_adder_top'.
Removing unused module `\encoder'.
Removing unused module `\large_adder'.
Removing unused module `\memory_cntrl'.
Removing unused module `\paritygenerator'.
Removing unused module `\paritygenerator_top'.
Removing unused module `\mod_n_counter'.
Removing unused module `\large_mux'.
Removing unused module `\d_latch'.
Removing unused module `\d_latch_top'.
Removing unused module `\register'.
Removing unused module `\invertion'.
Removing unused module `\shift_reg'.
Removing unused module `\shift_reg_top'.
Removing unused module `\decoder'.
Removing unused module `\decoder_top'.
Removing unused module `\design195_5_10'.
Removed 18 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod\\d_latch\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\decoder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\decoder_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\design195_5_10\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\paritygenerator\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\paritygenerator_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\shift_reg\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "memory"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 5175826f19, CPU: user 0.06s system 0.01s, MEM: 15.94 MB peak
Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)
Time spent: 70% 28x read_verilog (0 sec), 25% 1x hierarchy (0 sec), ...
