#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59be2e839490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59be2e839620 .scope module, "uart_tx_tb" "uart_tx_tb" 3 1;
 .timescale 0 0;
L_0x59be2e84c5f0 .functor BUFZ 1, v0x59be2e873120_0, C4<0>, C4<0>, C4<0>;
v0x59be2e873330_0 .net "busy", 0 0, v0x59be2e872880_0;  1 drivers
v0x59be2e8733f0_0 .var "clk", 0 0;
v0x59be2e873490_0 .var "data_in", 7 0;
v0x59be2e873530_0 .net "data_out", 7 0, v0x59be2e871cd0_0;  1 drivers
v0x59be2e8735d0_0 .net "data_ready", 0 0, v0x59be2e871d70_0;  1 drivers
v0x59be2e873670_0 .net "done", 0 0, v0x59be2e872b20_0;  1 drivers
v0x59be2e873740_0 .var "reset", 0 0;
v0x59be2e8737e0_0 .net "rx", 0 0, L_0x59be2e84c5f0;  1 drivers
v0x59be2e8738b0_0 .net "rx_busy", 0 0, v0x59be2e871b70_0;  1 drivers
v0x59be2e873a10_0 .var "start", 0 0;
v0x59be2e873ae0_0 .net "tick", 0 0, v0x59be2e871660_0;  1 drivers
v0x59be2e873b80_0 .net "tx", 0 0, v0x59be2e873120_0;  1 drivers
E_0x59be2e843b50 .event anyedge, v0x59be2e871d70_0;
E_0x59be2e843390 .event anyedge, v0x59be2e872b20_0;
S_0x59be2e8305e0 .scope module, "baud_inst" "baud_gen" 3 18, 4 1 0, S_0x59be2e839620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tick";
P_0x59be2e830770 .param/l "BAUD_DIV" 0 4 7, +C4<00000000000000000000000000001010>;
v0x59be2e84c710_0 .net "clk", 0 0, v0x59be2e8733f0_0;  1 drivers
v0x59be2e8714e0_0 .var "count", 12 0;
v0x59be2e8715c0_0 .net "reset", 0 0, v0x59be2e873740_0;  1 drivers
v0x59be2e871660_0 .var "tick", 0 0;
E_0x59be2e843650 .event posedge, v0x59be2e8715c0_0, v0x59be2e84c710_0;
S_0x59be2e8717a0 .scope module, "rx_inst" "uart_rx" 3 37, 5 1 0, S_0x59be2e839620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "data_ready";
    .port_info 6 /OUTPUT 1 "busy";
enum0x59be2e828590 .enum4 (2)
   "IDLE" 2'b00,
   "RECEIVING" 2'b01,
   "CLEANUP" 2'b10
 ;
v0x59be2e871a70_0 .var "bit_count", 3 0;
v0x59be2e871b70_0 .var "busy", 0 0;
v0x59be2e871c30_0 .net "clk", 0 0, v0x59be2e8733f0_0;  alias, 1 drivers
v0x59be2e871cd0_0 .var "data_out", 7 0;
v0x59be2e871d70_0 .var "data_ready", 0 0;
v0x59be2e871e80_0 .var "next_state", 1 0;
v0x59be2e871f60_0 .net "reset", 0 0, v0x59be2e873740_0;  alias, 1 drivers
v0x59be2e872000_0 .net "rx", 0 0, L_0x59be2e84c5f0;  alias, 1 drivers
v0x59be2e8720a0_0 .var "sample_count", 3 0;
v0x59be2e872180_0 .var "shift_reg", 7 0;
v0x59be2e872260_0 .var "state", 1 0;
v0x59be2e872340_0 .net "tick", 0 0, v0x59be2e871660_0;  alias, 1 drivers
E_0x59be2e852c70 .event posedge, v0x59be2e84c710_0;
S_0x59be2e8724a0 .scope module, "tx_inst" "uart_tx" 3 25, 6 1 0, S_0x59be2e839620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tick";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
enum0x59be2e817a30 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "SHIFT" 2'b10,
   "CLEANUP" 2'b11
 ;
v0x59be2e872780_0 .var "bit_count", 3 0;
v0x59be2e872880_0 .var "busy", 0 0;
v0x59be2e872940_0 .net "clk", 0 0, v0x59be2e8733f0_0;  alias, 1 drivers
v0x59be2e872a60_0 .net "data_in", 7 0, v0x59be2e873490_0;  1 drivers
v0x59be2e872b20_0 .var "done", 0 0;
v0x59be2e872c30_0 .var "next_state", 1 0;
v0x59be2e872d10_0 .net "reset", 0 0, v0x59be2e873740_0;  alias, 1 drivers
v0x59be2e872e00_0 .var "shift_reg", 9 0;
v0x59be2e872ee0_0 .net "start", 0 0, v0x59be2e873a10_0;  1 drivers
v0x59be2e872fa0_0 .var "state", 1 0;
v0x59be2e873080_0 .net "tick", 0 0, v0x59be2e871660_0;  alias, 1 drivers
v0x59be2e873120_0 .var "tx", 0 0;
    .scope S_0x59be2e8305e0;
T_0 ;
    %wait E_0x59be2e843650;
    %load/vec4 v0x59be2e8715c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x59be2e8714e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e871660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59be2e8714e0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x59be2e8714e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e871660_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x59be2e8714e0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x59be2e8714e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e871660_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x59be2e8724a0;
T_1 ;
    %wait E_0x59be2e852c70;
    %load/vec4 v0x59be2e872d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e872fa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e872c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e872880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e872b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e873120_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x59be2e872e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59be2e872780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59be2e872c30_0;
    %assign/vec4 v0x59be2e872fa0_0, 0;
    %load/vec4 v0x59be2e873080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x59be2e872fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e872b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e872880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e873120_0, 0;
    %load/vec4 v0x59be2e872ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x59be2e872a60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e872e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59be2e872780_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x59be2e872c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e872880_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e872c30_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x59be2e872e00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x59be2e873120_0, 0;
    %load/vec4 v0x59be2e872e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x59be2e872e00_0, 0;
    %load/vec4 v0x59be2e872780_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x59be2e872780_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x59be2e872c30_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x59be2e872e00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x59be2e873120_0, 0;
    %load/vec4 v0x59be2e872e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x59be2e872e00_0, 0;
    %load/vec4 v0x59be2e872780_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x59be2e872780_0, 0;
    %load/vec4 v0x59be2e872780_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x59be2e872c30_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x59be2e872c30_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e872b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e872880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e873120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e872c30_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59be2e8717a0;
T_2 ;
    %wait E_0x59be2e852c70;
    %load/vec4 v0x59be2e871f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e872260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e871e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59be2e871cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e871d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e871b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59be2e871a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59be2e872180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x59be2e871e80_0;
    %assign/vec4 v0x59be2e872260_0, 0;
    %load/vec4 v0x59be2e872340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x59be2e872260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e871d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59be2e871b70_0, 0;
    %load/vec4 v0x59be2e872000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e871b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59be2e871a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59be2e8720a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x59be2e871e80_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e871e80_0, 0;
T_2.9 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x59be2e872340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x59be2e8720a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x59be2e8720a0_0, 0;
    %load/vec4 v0x59be2e8720a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x59be2e872000_0;
    %load/vec4 v0x59be2e872180_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59be2e872180_0, 0;
    %load/vec4 v0x59be2e871a70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x59be2e871a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59be2e8720a0_0, 0;
    %load/vec4 v0x59be2e871a70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x59be2e871e80_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x59be2e871e80_0, 0;
T_2.15 ;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x59be2e871e80_0, 0;
T_2.13 ;
T_2.10 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x59be2e872180_0;
    %assign/vec4 v0x59be2e871cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59be2e871d70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59be2e871e80_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59be2e839620;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x59be2e8733f0_0;
    %inv;
    %store/vec4 v0x59be2e8733f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59be2e839620;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59be2e8733f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59be2e873740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59be2e873a10_0, 0, 1;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x59be2e873490_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59be2e873740_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59be2e873a10_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59be2e873a10_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x59be2e873670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x59be2e843390;
    %jmp T_4.0;
T_4.1 ;
T_4.2 ;
    %load/vec4 v0x59be2e8735d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_0x59be2e843b50;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 3 68 "$display", "Time %0t: RECEIVER GOT DATA: %b", $time, v0x59be2e873530_0 {0 0 0};
    %delay 50, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x59be2e839620;
T_5 ;
    %vpi_call/w 3 74 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59be2e839620 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x59be2e839620;
T_6 ;
    %delay 100000, 0;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./sim/uart_tx_tb.sv";
    "./src/baud_gen.sv";
    "./src/uart_rx.sv";
    "./src/uart_tx.sv";
