
*** Running vivado
    with args -log user_app.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_app.tcl

The system cannot find the file specified.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source user_app.tcl -notrace
Command: synth_design -top user_app -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36572 
The system cannot find the file specified.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 282.641 ; gain = 73.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'user_app' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:21]
INFO: [Synth 8-638] synthesizing module 'mem_map' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/mem_map.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'mem_map' (1#1) [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/mem_map.vhd:35]
INFO: [Synth 8-3491] module 'nn_wrapper_0' declared at 'C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/realtime/nn_wrapper_0_stub.vhdl:5' bound to instance 'U_NN' of component 'nn_wrapper_0' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:95]
INFO: [Synth 8-638] synthesizing module 'nn_wrapper_0' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/realtime/nn_wrapper_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'dbl_mem_0' declared at 'C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/realtime/dbl_mem_0_stub.vhdl:5' bound to instance 'U_MEMTEST' of component 'dbl_mem_0' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:107]
INFO: [Synth 8-638] synthesizing module 'dbl_mem_0' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/realtime/dbl_mem_0_stub.vhdl:19]
WARNING: [Synth 8-3848] Net result in module/entity user_app does not have driver. [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:29]
WARNING: [Synth 8-3848] Net done in module/entity user_app does not have driver. [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'user_app' (2#1) [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:21]
WARNING: [Synth 8-3331] design mem_map has unconnected port result[2]
WARNING: [Synth 8-3331] design mem_map has unconnected port result[1]
WARNING: [Synth 8-3331] design mem_map has unconnected port result[0]
WARNING: [Synth 8-3331] design mem_map has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 321.035 ; gain = 111.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 321.035 ; gain = 111.496
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dbl_mem_0' instantiated as 'U_MEMTEST' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:107]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'nn_wrapper_0' instantiated as 'U_NN' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd:95]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/dcp/dbl_mem_0_in_context.xdc] for cell 'U_MEMTEST'
Finished Parsing XDC File [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/dcp/dbl_mem_0_in_context.xdc] for cell 'U_MEMTEST'
Parsing XDC File [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/dcp_2/nn_wrapper_0_in_context.xdc] for cell 'U_NN'
Finished Parsing XDC File [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/.Xil/Vivado-40100-matt-samsung/dcp_2/nn_wrapper_0_in_context.xdc] for cell 'U_NN'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 633.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'go_epoch_reg' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/mem_map.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'epoch_size_reg' [C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/mem_map.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_map 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/go_epoch_reg) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[9]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[8]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[7]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[6]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[5]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[4]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[3]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[2]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[1]) is unused and will be removed from module user_app.
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/epoch_size_reg[0]) is unused and will be removed from module user_app.
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[7]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[9]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[10]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[11]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[12]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[13]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[14]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[15]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'U_MEM_MAP/memtest_in_addr_reg[16]' (FDE) to 'U_MEM_MAP/memtest_in_addr_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_MEM_MAP/memtest_in_addr_reg[17] )
WARNING: [Synth 8-3332] Sequential element (U_MEM_MAP/memtest_in_addr_reg[17]) is unused and will be removed from module user_app.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |nn_wrapper_0  |         1|
|2     |dbl_mem_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |dbl_mem_0_bbox    |     1|
|2     |nn_wrapper_0_bbox |     1|
|3     |BUFG              |     1|
|4     |LUT2              |     3|
|5     |LUT3              |    20|
|6     |LUT4              |     7|
|7     |LUT5              |    22|
|8     |LUT6              |     4|
|9     |FDRE              |    91|
|10    |IBUF              |    72|
|11    |OBUF              |    32|
+------+------------------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |   332|
|2     |  U_MEM_MAP |mem_map |   147|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 633.652 ; gain = 110.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 633.652 ; gain = 424.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 633.652 ; gain = 424.113
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.runs/synth_1/user_app.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 633.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 22:02:43 2017...
