Analysis & Synthesis report for pipemult
Sat Nov 03 18:32:29 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:a_delay
 15. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 16. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 17. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 18. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 19. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 20. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 21. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 22. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 23. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 24. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 25. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 26. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 27. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 28. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 29. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 30. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 31. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 32. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 33. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 34. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 35. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 36. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 37. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 38. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 39. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 40. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 41. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 42. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 43. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 44. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 45. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 46. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 47. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 48. Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 49. Source assignments for ram:inst3|altsyncram:ram_block_rtl_0|altsyncram_87g1:auto_generated
 50. Parameter Settings for User Entity Instance: MUX4X:inst10
 51. Parameter Settings for User Entity Instance: mult:inst|lpm_mult:lpm_mult_component
 52. Parameter Settings for User Entity Instance: SQRT:inst5|altsqrt:ALTSQRT_component
 53. Parameter Settings for User Entity Instance: Binary_Comparator:inst6
 54. Parameter Settings for Inferred Entity Instance: ram:inst3|altsyncram:ram_block_rtl_0
 55. lpm_mult Parameter Settings by Entity Instance
 56. altsyncram Parameter Settings by Entity Instance
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 03 18:32:29 2018       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; pipemult                                    ;
; Top-level Entity Name              ; pipemult                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 748                                         ;
;     Total combinational functions  ; 483                                         ;
;     Dedicated logic registers      ; 391                                         ;
; Total registers                    ; 391                                         ;
; Total pins                         ; 167                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 512                                         ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                            ; pipemult           ; pipemult           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; GenMux.vhd                       ; yes             ; User VHDL File                     ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/GenMux.vhd             ;         ;
; comparator.vhd                   ; yes             ; User VHDL File                     ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/comparator.vhd         ;         ;
; Add32.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add32.bdf              ;         ;
; Add8.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add8.bdf               ;         ;
; pipemult.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf           ;         ;
; ram.vhd                          ; yes             ; User VHDL File                     ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/ram.vhd                ;         ;
; mult.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v                 ;         ;
; Add1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/Add1.bdf               ;         ;
; SQRT.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                  ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                  ;         ;
; db/mult_blo.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/mult_blo.tdf        ;         ;
; altsqrt.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf                                                   ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                   ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                   ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                  ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                       ;         ;
; db/add_sub_l5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_l5c.tdf     ;         ;
; db/add_sub_k5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_k5c.tdf     ;         ;
; db/add_sub_j5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_j5c.tdf     ;         ;
; db/add_sub_i5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_i5c.tdf     ;         ;
; db/add_sub_h5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_h5c.tdf     ;         ;
; db/add_sub_g5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_g5c.tdf     ;         ;
; db/add_sub_f5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_f5c.tdf     ;         ;
; db/add_sub_e5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_e5c.tdf     ;         ;
; db/add_sub_d5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_d5c.tdf     ;         ;
; db/add_sub_54c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_54c.tdf     ;         ;
; db/add_sub_44c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_44c.tdf     ;         ;
; db/add_sub_34c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_34c.tdf     ;         ;
; db/add_sub_24c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_24c.tdf     ;         ;
; db/add_sub_14c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_14c.tdf     ;         ;
; db/add_sub_04c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_04c.tdf     ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_u3c.tdf     ;         ;
; dffpipe.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.tdf                                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_87g1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 748        ;
;                                             ;            ;
; Total combinational functions               ; 483        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 93         ;
;     -- 3 input functions                    ; 278        ;
;     -- <=2 input functions                  ; 112        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 256        ;
;     -- arithmetic mode                      ; 227        ;
;                                             ;            ;
; Total registers                             ; 391        ;
;     -- Dedicated logic registers            ; 391        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 167        ;
; Total memory bits                           ; 512        ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 1          ;
;                                             ;            ;
; Maximum fan-out node                        ; clk1~input ;
; Maximum fan-out                             ; 409        ;
; Total fan-out                               ; 2848       ;
; Average fan-out                             ; 2.32       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                   ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |pipemult                                 ; 483 (3)             ; 391 (122)                 ; 512         ; 0          ; 1            ; 1       ; 0         ; 167  ; 0            ; 0          ; |pipemult                                                                                             ; pipemult          ; work         ;
;    |Add32:inst4|                          ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4                                                                                 ; Add32             ; work         ;
;       |Add8:inst2|                        ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2                                                                      ; Add8              ; work         ;
;          |Add1:inst1|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst1                                                           ; Add1              ; work         ;
;          |Add1:inst2|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst2                                                           ; Add1              ; work         ;
;          |Add1:inst3|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst3                                                           ; Add1              ; work         ;
;          |Add1:inst4|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst4                                                           ; Add1              ; work         ;
;          |Add1:inst5|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst5                                                           ; Add1              ; work         ;
;          |Add1:inst6|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst6                                                           ; Add1              ; work         ;
;          |Add1:inst7|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst7                                                           ; Add1              ; work         ;
;          |Add1:inst|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst2|Add1:inst                                                            ; Add1              ; work         ;
;       |Add8:inst3|                        ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3                                                                      ; Add8              ; work         ;
;          |Add1:inst1|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst1                                                           ; Add1              ; work         ;
;          |Add1:inst2|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst2                                                           ; Add1              ; work         ;
;          |Add1:inst3|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst3                                                           ; Add1              ; work         ;
;          |Add1:inst4|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst4                                                           ; Add1              ; work         ;
;          |Add1:inst5|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst5                                                           ; Add1              ; work         ;
;          |Add1:inst6|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst6                                                           ; Add1              ; work         ;
;          |Add1:inst7|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst7                                                           ; Add1              ; work         ;
;          |Add1:inst|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst3|Add1:inst                                                            ; Add1              ; work         ;
;       |Add8:inst4|                        ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4                                                                      ; Add8              ; work         ;
;          |Add1:inst1|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst1                                                           ; Add1              ; work         ;
;          |Add1:inst2|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst2                                                           ; Add1              ; work         ;
;          |Add1:inst3|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst3                                                           ; Add1              ; work         ;
;          |Add1:inst4|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst4                                                           ; Add1              ; work         ;
;          |Add1:inst5|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst5                                                           ; Add1              ; work         ;
;          |Add1:inst6|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst6                                                           ; Add1              ; work         ;
;          |Add1:inst7|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst7                                                           ; Add1              ; work         ;
;          |Add1:inst|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst4|Add1:inst                                                            ; Add1              ; work         ;
;       |Add8:inst|                         ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst                                                                       ; Add8              ; work         ;
;          |Add1:inst1|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst1                                                            ; Add1              ; work         ;
;          |Add1:inst2|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst2                                                            ; Add1              ; work         ;
;          |Add1:inst3|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst3                                                            ; Add1              ; work         ;
;          |Add1:inst4|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst4                                                            ; Add1              ; work         ;
;          |Add1:inst5|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst5                                                            ; Add1              ; work         ;
;          |Add1:inst6|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst6                                                            ; Add1              ; work         ;
;          |Add1:inst7|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst7                                                            ; Add1              ; work         ;
;          |Add1:inst|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Add32:inst4|Add8:inst|Add1:inst                                                             ; Add1              ; work         ;
;    |Binary_Comparator:inst6|              ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|Binary_Comparator:inst6                                                                     ; Binary_Comparator ; work         ;
;    |MUX4X:inst10|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|MUX4X:inst10                                                                                ; MUX4X             ; work         ;
;    |SQRT:inst5|                           ; 282 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5                                                                                  ; SQRT              ; work         ;
;       |altsqrt:ALTSQRT_component|         ; 282 (39)            ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component                                                        ; altsqrt           ; work         ;
;          |dffpipe:a_delay|                ; 0 (0)               ; 128 (128)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:a_delay                                        ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[0]|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]                                      ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[10]|             ; 2 (2)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]                                     ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[12]|             ; 2 (2)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]                                     ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[14]|             ; 2 (2)               ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]                                     ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[2]|              ; 2 (2)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]                                      ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[4]|              ; 2 (2)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]                                      ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[6]|              ; 2 (2)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]                                      ; dffpipe           ; work         ;
;          |dffpipe:b_dffe[8]|              ; 2 (2)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]                                      ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[0]|              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]                                      ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[10]|             ; 9 (9)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]                                     ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[12]|             ; 11 (11)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]                                     ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[14]|             ; 13 (13)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]                                     ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[2]|              ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]                                      ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[4]|              ; 3 (3)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]                                      ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[6]|              ; 5 (5)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]                                      ; dffpipe           ; work         ;
;          |dffpipe:r_dffe[8]|              ; 7 (7)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]                                      ; dffpipe           ; work         ;
;          |lpm_add_sub:subtractors[0]|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                             ; lpm_add_sub       ; work         ;
;             |add_sub_u3c:auto_generated|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_u3c:auto_generated  ; add_sub_u3c       ; work         ;
;          |lpm_add_sub:subtractors[10]|    ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                            ; lpm_add_sub       ; work         ;
;             |add_sub_g5c:auto_generated|  ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_g5c:auto_generated ; add_sub_g5c       ; work         ;
;          |lpm_add_sub:subtractors[11]|    ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                            ; lpm_add_sub       ; work         ;
;             |add_sub_h5c:auto_generated|  ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_h5c:auto_generated ; add_sub_h5c       ; work         ;
;          |lpm_add_sub:subtractors[12]|    ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                            ; lpm_add_sub       ; work         ;
;             |add_sub_i5c:auto_generated|  ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_i5c:auto_generated ; add_sub_i5c       ; work         ;
;          |lpm_add_sub:subtractors[13]|    ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                            ; lpm_add_sub       ; work         ;
;             |add_sub_j5c:auto_generated|  ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_j5c:auto_generated ; add_sub_j5c       ; work         ;
;          |lpm_add_sub:subtractors[14]|    ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                            ; lpm_add_sub       ; work         ;
;             |add_sub_k5c:auto_generated|  ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_k5c:auto_generated ; add_sub_k5c       ; work         ;
;          |lpm_add_sub:subtractors[15]|    ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]                            ; lpm_add_sub       ; work         ;
;             |add_sub_l5c:auto_generated|  ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_l5c:auto_generated ; add_sub_l5c       ; work         ;
;          |lpm_add_sub:subtractors[1]|     ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                             ; lpm_add_sub       ; work         ;
;             |add_sub_04c:auto_generated|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_04c:auto_generated  ; add_sub_04c       ; work         ;
;          |lpm_add_sub:subtractors[2]|     ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                             ; lpm_add_sub       ; work         ;
;             |add_sub_14c:auto_generated|  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_14c:auto_generated  ; add_sub_14c       ; work         ;
;          |lpm_add_sub:subtractors[3]|     ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                             ; lpm_add_sub       ; work         ;
;             |add_sub_24c:auto_generated|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_24c:auto_generated  ; add_sub_24c       ; work         ;
;          |lpm_add_sub:subtractors[4]|     ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                             ; lpm_add_sub       ; work         ;
;             |add_sub_34c:auto_generated|  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_34c:auto_generated  ; add_sub_34c       ; work         ;
;          |lpm_add_sub:subtractors[5]|     ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                             ; lpm_add_sub       ; work         ;
;             |add_sub_44c:auto_generated|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_44c:auto_generated  ; add_sub_44c       ; work         ;
;          |lpm_add_sub:subtractors[6]|     ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                             ; lpm_add_sub       ; work         ;
;             |add_sub_54c:auto_generated|  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_54c:auto_generated  ; add_sub_54c       ; work         ;
;          |lpm_add_sub:subtractors[7]|     ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                             ; lpm_add_sub       ; work         ;
;             |add_sub_d5c:auto_generated|  ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_d5c:auto_generated  ; add_sub_d5c       ; work         ;
;          |lpm_add_sub:subtractors[8]|     ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                             ; lpm_add_sub       ; work         ;
;             |add_sub_e5c:auto_generated|  ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_e5c:auto_generated  ; add_sub_e5c       ; work         ;
;          |lpm_add_sub:subtractors[9]|     ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                             ; lpm_add_sub       ; work         ;
;             |add_sub_f5c:auto_generated|  ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_f5c:auto_generated  ; add_sub_f5c       ; work         ;
;    |mult:inst|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |pipemult|mult:inst                                                                                   ; mult              ; work         ;
;       |lpm_mult:lpm_mult_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |pipemult|mult:inst|lpm_mult:lpm_mult_component                                                       ; lpm_mult          ; work         ;
;          |mult_blo:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |pipemult|mult:inst|lpm_mult:lpm_mult_component|mult_blo:auto_generated                               ; mult_blo          ; work         ;
;    |ram:inst3|                            ; 0 (0)               ; 5 (5)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|ram:inst3                                                                                   ; ram               ; work         ;
;       |altsyncram:ram_block_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|ram:inst3|altsyncram:ram_block_rtl_0                                                        ; altsyncram        ; work         ;
;          |altsyncram_87g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipemult|ram:inst3|altsyncram:ram_block_rtl_0|altsyncram_87g1:auto_generated                         ; altsyncram_87g1   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                   ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ram:inst3|altsyncram:ram_block_rtl_0|altsyncram_87g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |pipemult|mult:inst  ; mult.v          ;
; Altera ; ALTSQRT      ; 18.1    ; N/A          ; N/A          ; |pipemult|SQRT:inst5 ; SQRT.v          ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 391   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 122   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions          ;
+--------------------+---------------------------+------+
; Register Name      ; Megafunction              ; Type ;
+--------------------+---------------------------+------+
; ram:inst3|q[0..15] ; ram:inst3|ram_block_rtl_0 ; RAM  ;
+--------------------+---------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pipemult|MUX4X:inst10|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ram:inst3|altsyncram:ram_block_rtl_0|altsyncram_87g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX4X:inst10 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult:inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------+
; Parameter Name                                 ; Value    ; Type                   ;
+------------------------------------------------+----------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer         ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer         ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer         ;
; LPM_WIDTHR                                     ; 0        ; Untyped                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer         ;
; LATENCY                                        ; 0        ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                ;
; USE_EAB                                        ; OFF      ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_blo ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                ;
+------------------------------------------------+----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SQRT:inst5|altsqrt:ALTSQRT_component ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                           ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                           ;
; PIPELINE       ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Binary_Comparator:inst6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:inst3|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 16                   ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_87g1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 1                                     ;
; Entity Instance                       ; mult:inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                     ;
;     -- LPM_WIDTHB                     ; 8                                     ;
;     -- LPM_WIDTHP                     ; 16                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 1                                    ;
; Entity Instance                           ; ram:inst3|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 16                                   ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 16                                   ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
+-------------------------------------------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 167                         ;
; cycloneiii_ff         ; 391                         ;
;     CLR               ; 122                         ;
;     SLD               ; 48                          ;
;     plain             ; 221                         ;
; cycloneiii_lcell_comb ; 483                         ;
;     arith             ; 227                         ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 182                         ;
;     normal            ; 256                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 93                          ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 32.00                       ;
; Average LUT depth     ; 5.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 03 18:32:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file genmux.vhd
    Info (12022): Found design unit 1: MUX4X-MUX_BEH File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/GenMux.vhd Line: 17
    Info (12023): Found entity 1: MUX4X File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/GenMux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: Binary_Comparator-bhv File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/comparator.vhd Line: 15
    Info (12023): Found entity 1: Binary_Comparator File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/comparator.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file add32.bdf
    Info (12023): Found entity 1: Add32
Info (12021): Found 1 design units, including 1 entities, in source file add8.bdf
    Info (12023): Found entity 1: Add8
Info (12021): Found 1 design units, including 1 entities, in source file pipemult.bdf
    Info (12023): Found entity 1: pipemult
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-rtl File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/ram.vhd Line: 16
    Info (12023): Found entity 1: ram File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/ram.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file add1.bdf
    Info (12023): Found entity 1: Add1
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.v
    Info (12023): Found entity 1: SQRT File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v Line: 39
Info (12127): Elaborating entity "pipemult" for the top level hierarchy
Info (12128): Elaborating entity "Add32" for hierarchy "Add32:inst4"
Info (12128): Elaborating entity "Add8" for hierarchy "Add32:inst4|Add8:inst4"
Info (12128): Elaborating entity "Add1" for hierarchy "Add32:inst4|Add8:inst4|Add1:inst7"
Info (12128): Elaborating entity "MUX4X" for hierarchy "MUX4X:inst10"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst3"
Info (12128): Elaborating entity "mult" for hierarchy "mult:inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mult:inst|lpm_mult:lpm_mult_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v Line: 61
Info (12130): Elaborated megafunction instantiation "mult:inst|lpm_mult:lpm_mult_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v Line: 61
Info (12133): Instantiated megafunction "mult:inst|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/mult.v Line: 61
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_blo.tdf
    Info (12023): Found entity 1: mult_blo File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/mult_blo.tdf Line: 28
Info (12128): Elaborating entity "mult_blo" for hierarchy "mult:inst|lpm_mult:lpm_mult_component|mult_blo:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "SQRT" for hierarchy "SQRT:inst5"
Info (12128): Elaborating entity "altsqrt" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v Line: 65
Info (12130): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v Line: 65
Info (12133): Instantiated megafunction "SQRT:inst5|altsqrt:ALTSQRT_component" with the following parameter: File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/SQRT.v Line: 65
    Info (12134): Parameter "pipeline" = "8"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf
    Info (12023): Found entity 1: add_sub_l5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_l5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_l5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_l5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf
    Info (12023): Found entity 1: add_sub_k5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_k5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_k5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_k5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf
    Info (12023): Found entity 1: add_sub_j5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_j5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_j5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_j5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf
    Info (12023): Found entity 1: add_sub_i5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_i5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_i5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_i5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf
    Info (12023): Found entity 1: add_sub_h5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_h5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_h5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_h5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf
    Info (12023): Found entity 1: add_sub_g5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_g5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_g5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_g5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf
    Info (12023): Found entity 1: add_sub_f5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_f5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_f5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_f5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf
    Info (12023): Found entity 1: add_sub_e5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_e5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_e5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_e5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf
    Info (12023): Found entity 1: add_sub_d5c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_d5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_d5c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_d5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf
    Info (12023): Found entity 1: add_sub_54c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_54c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_54c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_54c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf
    Info (12023): Found entity 1: add_sub_44c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_44c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_44c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_44c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf
    Info (12023): Found entity 1: add_sub_34c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_34c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_34c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_34c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf
    Info (12023): Found entity 1: add_sub_24c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_24c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_24c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_24c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf
    Info (12023): Found entity 1: add_sub_14c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_14c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_14c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_14c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf
    Info (12023): Found entity 1: add_sub_04c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_04c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_04c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_04c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/add_sub_u3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_u3c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:q_final_dff" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 119
Info (12131): Elaborated megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component|dffpipe:q_final_dff", which is child of megafunction instantiation "SQRT:inst5|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 119
Info (12128): Elaborating entity "Binary_Comparator" for hierarchy "Binary_Comparator:inst6"
Info (13014): Ignored 16 buffer(s)
    Info (13016): Ignored 16 CARRY_SUM buffer(s)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:inst3|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ram:inst3|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "ram:inst3|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf
    Info (12023): Found entity 1: altsyncram_87g1 File: C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 983 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 96 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 799 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Sat Nov 03 18:32:29 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:38


