// Seed: 2556623562
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  tri0  id_2
);
  logic [7:0] id_4;
  assign module_1.id_10 = 0;
  id_5 :
  assert property (@(posedge -1'b0 == (id_0) > id_0) 1)
  else $signed(10);
  ;
  wire id_6;
  assign id_4[-1] = id_5 - 1;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_4 = 32'd35,
    parameter id_6 = 32'd93
) (
    input wand _id_0
    , id_15,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wand _id_4,
    output wand id_5,
    output tri _id_6,
    output tri0 id_7,
    input wire id_8,
    output wor id_9,
    output wor id_10,
    input tri1 id_11,
    input tri0 id_12,
    input supply1 id_13
);
  integer [id_6  ==  1 : id_4  <  id_0] id_16;
  ;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_8
  );
endmodule
