blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Inst_ROM.v,verilog,xil_defaultlib,../../../../project_13.srcs/sources_1/ip/Inst_ROM/sim/Inst_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
