{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648247588946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648247588948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 18:33:08 2022 " "Processing started: Fri Mar 25 18:33:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648247588948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648247588948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reset_circuit -c reset_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off reset_circuit -c reset_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648247588949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1648247589355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Behavior " "Found design unit 1: pc-Behavior" {  } { { "pc.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590421 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behavior " "Found design unit 1: register32-Behavior" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590450 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Behavior " "Found design unit 1: add-Behavior" {  } { { "add.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590467 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "mux2to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590482 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-Behavior " "Found design unit 1: fulladd-Behavior" {  } { { "fulladd.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590496 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-Behavior " "Found design unit 1: adder32-Behavior" {  } { { "adder32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590511 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16-Behavior " "Found design unit 1: adder16-Behavior" {  } { { "adder16.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590527 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behavior " "Found design unit 1: adder4-Behavior" {  } { { "adder4.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590543 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590572 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Behavior " "Found design unit 1: data_mem-Behavior" {  } { { "data_mem.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/data_mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590589 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-Behavior " "Found design unit 1: RED-Behavior" {  } { { "RED.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/RED.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590604 ""} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Found entity 1: RED" {  } { { "RED.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/RED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-Behavior " "Found design unit 1: UZE-Behavior" {  } { { "UZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/UZE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590619 ""} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Found entity 1: UZE" {  } { { "UZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/UZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-Behavior " "Found design unit 1: LZE-Behavior" {  } { { "LZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/LZE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590633 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/LZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Behavior " "Found design unit 1: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590649 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Data_Path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-Behavior " "Found design unit 1: Data_Path-Behavior" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590667 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_test_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590682 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Found entity 1: CPU_TEST_Sim" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-description " "Found design unit 1: cpu1-description" {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590698 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590733 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-Behavior " "Found design unit 1: reset_circuit-Behavior" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/reset_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/reset_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_New.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Control_New.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_New-description " "Found design unit 1: Control_New-description" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_New " "Found entity 1: Control_New" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247590766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247590766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648247590971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "cpu_test_sim.vhd" "main_memory" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247590978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_memory.mif " "Parameter \"init_file\" = \"system_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591112 ""}  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648247591112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04d1 " "Found entity 1: altsyncram_04d1" {  } { { "db/altsyncram_04d1.tdf" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/db/altsyncram_04d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247591185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247591185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04d1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated " "Elaborating entity \"altsyncram_04d1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/Quartus14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "cpu_test_sim.vhd" "main_processor" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591264 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wEn cpu1.vhd(20) " "VHDL Signal Declaration warning at cpu1.vhd(20): used implicit default value for signal \"wEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247591266 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out7 cpu1.vhd(96) " "VHDL Signal Declaration warning at cpu1.vhd(96): used implicit default value for signal \"out7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247591266 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out6 cpu1.vhd(96) " "VHDL Signal Declaration warning at cpu1.vhd(96): used implicit default value for signal \"out6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247591266 "|cpu_test_sim|cpu1:main_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path cpu1:main_processor\|data_path:dat " "Elaborating entity \"data_path\" for hierarchy \"cpu1:main_processor\|data_path:dat\"" {  } { { "cpu1.vhd" "dat" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591267 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Out_C Data_Path.vhd(25) " "VHDL Signal Declaration warning at Data_Path.vhd(25): used implicit default value for signal \"Out_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247591269 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Out_Z Data_Path.vhd(26) " "VHDL Signal Declaration warning at Data_Path.vhd(26): used implicit default value for signal \"Out_Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247591269 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag Data_Path.vhd(164) " "Verilog HDL or VHDL warning at Data_Path.vhd(164): object \"zero_flag\" assigned a value but never read" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648247591269 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_flag Data_Path.vhd(165) " "Verilog HDL or VHDL warning at Data_Path.vhd(165): object \"carry_flag\" assigned a value but never read" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648247591269 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp Data_Path.vhd(166) " "VHDL Signal Declaration warning at Data_Path.vhd(166): used explicit default value for signal \"temp\" because signal was never assigned a value" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 166 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1648247591269 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 cpu1:main_processor\|data_path:dat\|register32:IR " "Elaborating entity \"register32\" for hierarchy \"cpu1:main_processor\|data_path:dat\|register32:IR\"" {  } { { "Data_Path.vhd" "IR" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZE cpu1:main_processor\|data_path:dat\|LZE:LZE_PC " "Elaborating entity \"LZE\" for hierarchy \"cpu1:main_processor\|data_path:dat\|LZE:LZE_PC\"" {  } { { "Data_Path.vhd" "LZE_PC" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591272 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros LZE.vhd(11) " "VHDL Signal Declaration warning at LZE.vhd(11): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "LZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/LZE.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1648247591273 "|cpu_test_sim|cpu1:main_processor|data_path:dat|LZE:LZE_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|data_path:dat\|pc:PC0 " "Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|data_path:dat\|pc:PC0\"" {  } { { "Data_Path.vhd" "PC0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add cpu1:main_processor\|data_path:dat\|pc:PC0\|add:add0 " "Elaborating entity \"add\" for hierarchy \"cpu1:main_processor\|data_path:dat\|pc:PC0\|add:add0\"" {  } { { "pc.vhd" "add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 cpu1:main_processor\|data_path:dat\|pc:PC0\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"cpu1:main_processor\|data_path:dat\|pc:PC0\|mux2to1:mux0\"" {  } { { "pc.vhd" "mux0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RED cpu1:main_processor\|data_path:dat\|RED:RED_Data_Mem " "Elaborating entity \"RED\" for hierarchy \"cpu1:main_processor\|data_path:dat\|RED:RED_Data_Mem\"" {  } { { "Data_Path.vhd" "RED_Data_Mem" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0 " "Elaborating entity \"data_mem\" for hierarchy \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\"" {  } { { "Data_Path.vhd" "Data_Mem0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UZE cpu1:main_processor\|data_path:dat\|UZE:UZE_IM_MUX1 " "Elaborating entity \"UZE\" for hierarchy \"cpu1:main_processor\|data_path:dat\|UZE:UZE_IM_MUX1\"" {  } { { "Data_Path.vhd" "UZE_IM_MUX1" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591286 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros UZE.vhd(11) " "VHDL Signal Declaration warning at UZE.vhd(11): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "UZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/UZE.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1648247591287 "|cpu_test_sim|cpu1:main_processor|data_path:dat|UZE:UZE_IM_MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 cpu1:main_processor\|data_path:dat\|mux4to1:IM_MUX2a " "Elaborating entity \"mux4to1\" for hierarchy \"cpu1:main_processor\|data_path:dat\|mux4to1:IM_MUX2a\"" {  } { { "Data_Path.vhd" "IM_MUX2a" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu1:main_processor\|data_path:dat\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\"" {  } { { "Data_Path.vhd" "ALU0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591290 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_add ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"result_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247591292 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247591292 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ALU.vhd(56) " "VHDL Process Statement warning at ALU.vhd(56): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247591292 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247591292 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247591292 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0 " "Elaborating entity \"adder32\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\"" {  } { { "ALU.vhd" "add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0 " "Elaborating entity \"adder16\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\"" {  } { { "adder32.vhd" "stage0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder32.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0 " "Elaborating entity \"adder4\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\"" {  } { { "adder16.vhd" "stage0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder16.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0\"" {  } { { "adder4.vhd" "stage0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_New cpu1:main_processor\|Control_New:control_unit " "Elaborating entity \"Control_New\" for hierarchy \"cpu1:main_processor\|Control_New:control_unit\"" {  } { { "cpu1.vhd" "control_unit" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591354 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591356 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"en\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wen Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"wen\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] Control_New.vhd(33) " "Inferred latch for \"IM_MUX2\[0\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] Control_New.vhd(33) " "Inferred latch for \"IM_MUX2\[1\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 Control_New.vhd(33) " "Inferred latch for \"IM_MUX1\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] Control_New.vhd(33) " "Inferred latch for \"ALU_op\[0\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] Control_New.vhd(33) " "Inferred latch for \"ALU_op\[1\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] Control_New.vhd(33) " "Inferred latch for \"ALU_op\[2\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux Control_New.vhd(33) " "Inferred latch for \"B_Mux\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux Control_New.vhd(33) " "Inferred latch for \"A_Mux\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux Control_New.vhd(33) " "Inferred latch for \"REG_Mux\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen Control_New.vhd(33) " "Inferred latch for \"wen\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en Control_New.vhd(33) " "Inferred latch for \"en\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z Control_New.vhd(33) " "Inferred latch for \"ld_Z\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z Control_New.vhd(33) " "Inferred latch for \"clr_Z\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C Control_New.vhd(33) " "Inferred latch for \"ld_C\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C Control_New.vhd(33) " "Inferred latch for \"clr_C\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591357 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B Control_New.vhd(33) " "Inferred latch for \"clr_B\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B Control_New.vhd(33) " "Inferred latch for \"ld_B\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A Control_New.vhd(33) " "Inferred latch for \"ld_A\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A Control_New.vhd(33) " "Inferred latch for \"clr_A\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC Control_New.vhd(33) " "Inferred latch for \"inc_PC\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC Control_New.vhd(33) " "Inferred latch for \"ld_PC\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR Control_New.vhd(33) " "Inferred latch for \"ld_IR\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR Control_New.vhd(33) " "Inferred latch for \"clr_IR\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] Control_New.vhd(33) " "Inferred latch for \"DATA_Mux\[0\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] Control_New.vhd(33) " "Inferred latch for \"DATA_Mux\[1\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247591358 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:reset " "Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:reset\"" {  } { { "cpu1.vhd" "reset" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247591359 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0 " "Inferred dual-clock RAM node \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1648247592882 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247593247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1648247593247 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1648247593247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0 " "Elaborated megafunction instantiation \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0 " "Instantiated megafunction \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247593267 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648247593267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hie1 " "Found entity 1: altsyncram_hie1" {  } { { "db/altsyncram_hie1.tdf" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/db/altsyncram_hie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247593345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247593345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[0\] " "Latch cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_0 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_0" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593686 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[1\] " "Latch cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593686 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ALU_op\[0\] " "Latch cpu1:main_processor\|Control_New:control_unit\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ALU_op\[2\] " "Latch cpu1:main_processor\|Control_New:control_unit\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[0\] " "Latch cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[1\] " "Latch cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX1 " "Latch cpu1:main_processor\|Control_New:control_unit\|IM_MUX1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ALU_op\[1\] " "Latch cpu1:main_processor\|Control_New:control_unit\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|A_Mux " "Latch cpu1:main_processor\|Control_New:control_unit\|A_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_1" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|clr_A " "Latch cpu1:main_processor\|Control_New:control_unit\|clr_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ld_A " "Latch cpu1:main_processor\|Control_New:control_unit\|ld_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|B_Mux " "Latch cpu1:main_processor\|Control_New:control_unit\|B_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|clr_B " "Latch cpu1:main_processor\|Control_New:control_unit\|clr_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[30\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[30\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ld_B " "Latch cpu1:main_processor\|Control_New:control_unit\|ld_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593687 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|inc_PC " "Latch cpu1:main_processor\|Control_New:control_unit\|inc_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593688 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ld_PC " "Latch cpu1:main_processor\|Control_New:control_unit\|ld_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593688 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|wen " "Latch cpu1:main_processor\|Control_New:control_unit\|wen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593688 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|en " "Latch cpu1:main_processor\|Control_New:control_unit\|en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593688 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|REG_Mux " "Latch cpu1:main_processor\|Control_New:control_unit\|REG_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_1" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247593688 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247593688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outC GND " "Pin \"outC\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247593997 "|CPU_TEST_Sim|outC"} { "Warning" "WMLS_MLS_STUCK_PIN" "outZ GND " "Pin \"outZ\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247593997 "|CPU_TEST_Sim|outZ"} { "Warning" "WMLS_MLS_STUCK_PIN" "wEn GND " "Pin \"wEn\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247593997 "|CPU_TEST_Sim|wEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "wen_mem GND " "Pin \"wen_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247593997 "|CPU_TEST_Sim|wen_mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "en_mem GND " "Pin \"en_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247593997 "|CPU_TEST_Sim|en_mem"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1648247593997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1648247594081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648247598463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648247598463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1029 " "Implemented 1029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648247598811 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648247598811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "756 " "Implemented 756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648247598811 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1648247598811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648247598811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648247598922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 18:33:18 2022 " "Processing ended: Fri Mar 25 18:33:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648247598922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648247598922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648247598922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648247598922 ""}
