==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z010clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@I [HLS-10] Analyzing design file './gen_pwm.c' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'coeff' is not declared in 'gen_pwm'.
@W [HLS-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'din' is not declared in 'gen_pwm'.
@W [HLS-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'dout' is not declared in 'gen_pwm'.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Variable 'dout' is not declared in 'gen_pwm'.
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 1.03 seconds; current memory usage: 48.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'gen_pwm' ...
@W [SYN-223] Checking resource limit in 'gen_pwm': cannot find any operation of 'mul'.
@W [SYN-107] Renaming port name 'gen_pwm/out' to 'gen_pwm/out_r' to avoid conflict or HDL keywords.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'gen_pwm' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 49 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'gen_pwm' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 49.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'gen_pwm' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'gen_pwm/duty' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'gen_pwm/freq' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'gen_pwm/out_r' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'gen_pwm' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'gen_pwm'.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 49.3 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'gen_pwm'.
@I [WVHDL-304] Generating RTL VHDL for 'gen_pwm'.
@I [WVLOG-307] Generating RTL Verilog for 'gen_pwm'.
@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [IMPL-8] Exporting RTL as an IP for System Generator for DSP (Vivado).
@I [IMPL-8] Starting RTL evaluation using Vivado ...
@I [HLS-112] Total elapsed time: 200.589 seconds; peak memory usage: 49.3 MB.
@I [LIC-101] Checked in feature [HLS]
