{"vcs1":{"timestamp_begin":1677611808.963998183, "rt":0.37, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1677611809.392551962, "rt":0.41, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1677611809.848339667, "rt":0.19, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677611808.673064461}
{"VCS_COMP_START_TIME": 1677611808.673064461}
{"VCS_COMP_END_TIME": 1677611810.101313502}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338080}}
{"stitch_vcselab": {"peak_mem": 238956}}
