* ******************************************************************************

* iCEcube Packer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 24 2015 16:34:49

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\packer.exe  C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA  --package  TQ144  --outdir  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer  --translator  C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc  --dst_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: SimpleVGA
Used Logic Cell: 501/1280
Used Logic Tile: 91/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: Clock12MHz_c_g
Clock Source: clock12mhz 
Clock Driver: Clock12MHz_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 24
Fanout to Tile: 12

Clock Domain: PixelClock_g
Clock Source: Clock50MHz.PixelClock 
Clock Driver: Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9 (ICE_GB)
Driver Position: (0, 9, 0)
Fanout to FF: 24
Fanout to Tile: 9


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 1 8 6 0 0 0   
13|   7 5 0 3 0 0 0 7 7 0 0 0   
12|   2 8 0 7 0 5 1 5 6 0 0 0   
11|   8 7 0 8 8 7 4 4 1 0 0 0   
10|   4 8 0 6 6 7 3 3 8 0 0 0   
 9|   1 7 0 8 7 6 1 8 8 0 7 0   
 8|   7 7 0 5 2 3 8 7 1 0 5 0   
 7|   7 4 0 1 8 3 7 8 8 0 7 0   
 6|   7 6 0 5 5 5 6 4 7 0 4 0   
 5|   8 5 0 3 8 7 7 6 6 0 8 0   
 4|   7 7 0 7 8 4 4 1 2 0 0 0   
 3|   5 8 0 6 2 0 0 0 0 0 0 0   
 2|   1 5 0 6 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.51

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  4 17 15  0  0  0    
13|     9  6  0  4  0  0  0 13 12  0  0  0    
12|     5 15  0 14  0 12  1 12 16  0  0  0    
11|    16 12  0 14 13 13  8  8  1  0  0  0    
10|     4 17  0 13 12 15  7  4 15  0  0  0    
 9|     4 13  0 14 14  9  4 14 16  0 12  0    
 8|    13 14  0 12  6  4 17 15  3  0  8  0    
 7|    12  9  0  4 20  6 15 15 17  0  9  0    
 6|    16 14  0 15 15  9 12 10 12  0  8  0    
 5|    13 13  0 11 18 17 17 11 12  0 13  0    
 4|    14 17  0 14 19 10 11  3  7  0  0  0    
 3|    14 22  0 22  5  0  0  0  0  0  0  0    
 2|     4 12  0 15  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 11.55

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  4 30 19  0  0  0    
13|    11  8  0  4  0  0  0 23 22  0  0  0    
12|     5 18  0 16  0 19  1 20 23  0  0  0    
11|    17 21  0 16 16 16 12 12  1  0  0  0    
10|    13 17  0 17 14 17 11  6 18  0  0  0    
 9|     4 15  0 15 16 11  4 19 20  0 16  0    
 8|    15 15  0 13  8  4 20 17  3  0  9  0    
 7|    15 11  0  4 27  8 22 31 20  0 24  0    
 6|    17 16  0 18 20 17 20 15 23  0 15  0    
 5|    20 19  0 12 30 26 28 21 18  0 28  0    
 4|    18 24  0 23 31 14 14  3  7  0  0  0    
 3|    17 30  0 22  8  0  0  0  0  0  0  0    
 2|     4 17  0 21  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 15.92

***** Run Time Info *****
Run Time:  1
