// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _write_byte_array_HH_
#define _write_byte_array_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "write_byte_array_response_text.h"

namespace ap_rtl {

struct write_byte_array : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > stream_ap_uint_32_V_V_TDATA;
    sc_out< sc_logic > stream_ap_uint_32_V_V_TVALID;
    sc_in< sc_logic > stream_ap_uint_32_V_V_TREADY;


    // Module declarations
    write_byte_array(sc_module_name name);
    SC_HAS_PROCESS(write_byte_array);

    ~write_byte_array();

    sc_trace_file* mVcdFile;

    write_byte_array_response_text* response_text_U;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > response_text_address0;
    sc_signal< sc_logic > response_text_ce0;
    sc_signal< sc_lv<7> > response_text_q0;
    sc_signal< sc_lv<6> > response_text_address1;
    sc_signal< sc_logic > response_text_ce1;
    sc_signal< sc_lv<7> > response_text_q1;
    sc_signal< sc_lv<6> > response_text_address2;
    sc_signal< sc_logic > response_text_ce2;
    sc_signal< sc_lv<7> > response_text_q2;
    sc_signal< sc_lv<6> > response_text_address3;
    sc_signal< sc_logic > response_text_ce3;
    sc_signal< sc_lv<7> > response_text_q3;
    sc_signal< sc_logic > stream_ap_uint_32_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln22_fu_105_p2;
    sc_signal< sc_lv<1> > icmp_ln24_fu_122_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_231;
    sc_signal< sc_lv<1> > icmp_ln25_fu_139_p2;
    sc_signal< sc_lv<1> > icmp_ln25_reg_241;
    sc_signal< sc_lv<1> > icmp_ln26_fu_156_p2;
    sc_signal< sc_lv<1> > icmp_ln26_reg_251;
    sc_signal< sc_lv<6> > i_fu_167_p2;
    sc_signal< sc_lv<6> > i_reg_261;
    sc_signal< sc_lv<6> > i_0_reg_94;
    sc_signal< sc_lv<64> > zext_ln23_fu_111_p1;
    sc_signal< sc_lv<64> > zext_ln24_fu_128_p1;
    sc_signal< sc_lv<64> > zext_ln25_fu_145_p1;
    sc_signal< sc_lv<64> > zext_ln26_fu_162_p1;
    sc_signal< sc_lv<6> > or_ln24_fu_116_p2;
    sc_signal< sc_lv<6> > or_ln25_fu_133_p2;
    sc_signal< sc_lv<6> > or_ln26_fu_150_p2;
    sc_signal< sc_lv<7> > select_ln24_fu_177_p3;
    sc_signal< sc_lv<7> > select_ln25_fu_188_p3;
    sc_signal< sc_lv<7> > select_ln26_fu_199_p3;
    sc_signal< sc_lv<8> > zext_ln25_2_fu_195_p1;
    sc_signal< sc_lv<8> > zext_ln24_2_fu_184_p1;
    sc_signal< sc_lv<8> > zext_ln23_2_fu_173_p1;
    sc_signal< sc_lv<31> > tmp_fu_206_p5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i_fu_167_p2();
    void thread_icmp_ln22_fu_105_p2();
    void thread_icmp_ln24_fu_122_p2();
    void thread_icmp_ln25_fu_139_p2();
    void thread_icmp_ln26_fu_156_p2();
    void thread_or_ln24_fu_116_p2();
    void thread_or_ln25_fu_133_p2();
    void thread_or_ln26_fu_150_p2();
    void thread_response_text_address0();
    void thread_response_text_address1();
    void thread_response_text_address2();
    void thread_response_text_address3();
    void thread_response_text_ce0();
    void thread_response_text_ce1();
    void thread_response_text_ce2();
    void thread_response_text_ce3();
    void thread_select_ln24_fu_177_p3();
    void thread_select_ln25_fu_188_p3();
    void thread_select_ln26_fu_199_p3();
    void thread_stream_ap_uint_32_V_V_TDATA();
    void thread_stream_ap_uint_32_V_V_TDATA_blk_n();
    void thread_stream_ap_uint_32_V_V_TVALID();
    void thread_tmp_fu_206_p5();
    void thread_zext_ln23_2_fu_173_p1();
    void thread_zext_ln23_fu_111_p1();
    void thread_zext_ln24_2_fu_184_p1();
    void thread_zext_ln24_fu_128_p1();
    void thread_zext_ln25_2_fu_195_p1();
    void thread_zext_ln25_fu_145_p1();
    void thread_zext_ln26_fu_162_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
