/* Copyright (C) 2018 RDA Technologies Limited and/or its affiliates("RDA").
 * All rights reserved.
 *
 * This software is supplied "AS IS" without any warranties.
 * RDA assumes no responsibility or liability for the use of the software,
 * conveys no license or title under any patent, copyright, or mask work
 * right to the product. RDA reserves the right to make changes in the
 * software without notification.  RDA also make no representation or
 * warranty that such application will be suitable for the specified use
 * without further testing or modification.
 */

#define OSI_LOCAL_LOG_TAG OSI_MAKE_LOG_TAG('A', 'D', 'I', 'B')
#define OSI_LOCAL_LOG_LEVEL OSI_LOG_LEVEL_DEBUG

#include "hal_adi_bus.h"
#include "osi_api.h"
#include "osi_log.h"
#include "drv_names.h"
#include "hal_hwspinlock.h"
#include "hwregs.h"
#include <stdarg.h>

#define VALUE_MASK (0xffff)
#define ADDRESS_MASK (0xfff)
#define ADDRESS_START (REG_RDA2720M_GLOBAL_BASE & ~0xfff)

void _initCfgReg(void)
{
    REG_ADI_MST_ADI_CFG0_T adi_cfg0 = {
        .b = {
            .rf_gssi_frame_len = 29,
            .rf_gssi_cmd_len = 13,
            .rf_gssi_data_len = 16,
            .rf_gssi_wr_pos = 16,
            .rf_gssi_wr_pol = 0,
            .rf_gssi_sync_sel = 0,
            .rf_gssi_sync_mode = 1,
            .rf_gssi_sync = 0,
            .rf_gssi_sck_rev = 0,
            .rf_gssi_oe_cfg = 1,
            .rf_gssi_ie_cfg = 0,
            .rf_gssi_fast_mode = 1,
            .rf_gssi_dummy_clk_en = 1,
            .rf_gssi_sck_all_on = 0,
            .rf_gssi_wr_disable = 0,
        }};
    REG_ADI_MST_ADI_CFG1_T adi_cfg1 = {
        .b = {
            .rf_gssi_ng_tx = 1,
            .rf_gssi_ng_rx = 1,
            .rf_gssi_clk_div = 1,
            .rf_gssi_sync_head_len = 0,
            .rf_gssi_sync_end_len = 0,
            .rf_gssi_dummy_len = 4,
            .rf_gssi_sample_delay = 0,
            .rf_gssi_scc_len = 0,
            .rf_gssi_wbp_len = 0,
            .rf_gssi_rbp_len = 0,
            .rf_gssi_strtbit_mode = 1,
        }};

    hwp_adiMst->adi_cfg0 = adi_cfg0.v;
    hwp_adiMst->adi_cfg1 = adi_cfg1.v;
}

static void _adiBusResume(void *ctx, osiSuspendMode_t mode, uint32_t source)
{
    if (mode == OSI_SUSPEND_PM2)
        _initCfgReg();
}

static const osiPmSourceOps_t _adiBusPmOps = {
    .resume = _adiBusResume,
};

void halAdiBusInit(void)
{
    _initCfgReg();
    osiPmSourceCreate(DRV_NAME_ADI_BUS, &_adiBusPmOps, NULL);
}

uint32_t halAdiBusRead(volatile uint32_t *reg)
{
    uint32_t critical = halHwspinlockAcquire(HAL_HWSPINLOCK_ID_ADIBUS);

    REG_ADI_MST_ARM_CMD_STATUS_T arm_cmd_status;
    REG_WAIT_FIELD_EQZ(arm_cmd_status, hwp_adiMst->arm_cmd_status, adi_busy);

    hwp_adiMst->arm_rd_cmd = (uint32_t)reg;

    REG_ADI_MST_ARM_RD_DATA_T arm_rd_data;
    REG_WAIT_FIELD_EQZ(arm_rd_data, hwp_adiMst->arm_rd_data, arm_rd_cmd_busy);

    if (arm_rd_data.b.arm_rd_addr != (((uint32_t)reg & 0xffff) >> 2))
        osiPanic();

    uint32_t value = arm_rd_data.b.arm_rd_cmd;

    halHwspinlockRelease(critical, HAL_HWSPINLOCK_ID_ADIBUS);
    return value;
}

void halAdiBusWrite(volatile uint32_t *reg, uint32_t value)
{
    uint32_t critical = halHwspinlockAcquire(HAL_HWSPINLOCK_ID_ADIBUS);

    REG_ADI_MST_ARM_CMD_STATUS_T arm_cmd_status;
    REG_WAIT_FIELD_EQZ(arm_cmd_status, hwp_adiMst->arm_cmd_status, adi_busy);

    *reg = value;
    REG_WAIT_FIELD_EQZ(arm_cmd_status, hwp_adiMst->arm_cmd_status, adi_busy);

    halHwspinlockRelease(critical, HAL_HWSPINLOCK_ID_ADIBUS);
}

void halAdiBusBatchChange(volatile uint32_t *reg, uint32_t write_mask, uint32_t write_value, ...)
{
    uint32_t critical = halHwspinlockAcquire(HAL_HWSPINLOCK_ID_ADIBUS);

    va_list ap;
    va_start(ap, write_value);

    bool first = true;
    while ((uint32_t)reg != 0)
    {
        if (!first)
        {
            write_mask = va_arg(ap, uint32_t);
            write_value = va_arg(ap, uint32_t);
        }

        OSI_LOGV(0, "ADI change reg/%p mask/%p value/%p",
                 (void *)reg, (void *)write_mask, (void *)write_value);

        REG_ADI_MST_ARM_CMD_STATUS_T arm_cmd_status;
        if ((write_mask & VALUE_MASK) != VALUE_MASK)
        {
            REG_WAIT_FIELD_EQZ(arm_cmd_status, hwp_adiMst->arm_cmd_status, adi_busy);
            hwp_adiMst->arm_rd_cmd = (uint32_t)reg;

            REG_ADI_MST_ARM_RD_DATA_T arm_rd_data;
            REG_WAIT_FIELD_EQZ(arm_rd_data, hwp_adiMst->arm_rd_data, arm_rd_cmd_busy);

            if (arm_rd_data.b.arm_rd_addr != (((uint32_t)reg & 0xffff) >> 2))
                osiPanic();

            uint32_t value = arm_rd_data.b.arm_rd_cmd;
            write_value = (value & ~write_mask) | (write_value & write_mask);
        }

        REG_WAIT_FIELD_EQZ(arm_cmd_status, hwp_adiMst->arm_cmd_status, adi_busy);
        *reg = write_value;
        REG_WAIT_FIELD_EQZ(arm_cmd_status, hwp_adiMst->arm_cmd_status, adi_busy);

        reg = va_arg(ap, volatile uint32_t *);
        first = false;
    }

    va_end(ap);
    halHwspinlockRelease(critical, HAL_HWSPINLOCK_ID_ADIBUS);
}

void halAdiBusChange(volatile uint32_t *reg, uint32_t mask, uint32_t value)
{
    halAdiBusBatchChange(reg, mask, value, HAL_ADI_BUS_CHANGE_END);
}
