/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_COMMON_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_COMMON_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_compare_and_swap_successful_VT_DEF "S[hpc.compare_and_swap_successful,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"C&S Good\"]]"
#define hpc_compare_and_swap_successful_VT_REF "t[hpc.compare_and_swap_successful]"

#define hpc_compare_and_swap_unsuccessful_VT_DEF "S[hpc.compare_and_swap_unsuccessful,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"C&S Bad\"]]"
#define hpc_compare_and_swap_unsuccessful_VT_REF "t[hpc.compare_and_swap_unsuccessful]"

#define hpc_cycles_interrupts_masked_VT_DEF "S[hpc.cycles_interrupts_masked,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles Int Masked\"]]"
#define hpc_cycles_interrupts_masked_VT_REF "t[hpc.cycles_interrupts_masked]"

#define hpc_interrupts_taken_VT_DEF "S[hpc.interrupts_taken,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Ints Taken\"]]"
#define hpc_interrupts_taken_VT_REF "t[hpc.interrupts_taken]"

#define hpc_level_1_data_cache_hit_VT_DEF "S[hpc.level_1_data_cache_hit,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C-Hit\"]]"
#define hpc_level_1_data_cache_hit_VT_REF "t[hpc.level_1_data_cache_hit]"

#define hpc_level_1_data_cache_miss_VT_DEF "S[hpc.level_1_data_cache_miss,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C-Miss\"]]"
#define hpc_level_1_data_cache_miss_VT_REF "t[hpc.level_1_data_cache_miss]"

#define hpc_level_1_instruction_cache_hit_VT_DEF "S[hpc.level_1_instruction_cache_hit,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 I-C-Hit\"]]"
#define hpc_level_1_instruction_cache_hit_VT_REF "t[hpc.level_1_instruction_cache_hit]"

#define hpc_level_1_instruction_cache_miss_VT_DEF "S[hpc.level_1_instruction_cache_miss,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 I-C-Miss\"]]"
#define hpc_level_1_instruction_cache_miss_VT_REF "t[hpc.level_1_instruction_cache_miss]"

#define hpc_level_1_total_cache_hit_VT_DEF "S[hpc.level_1_total_cache_hit,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 C-Hit\"]]"
#define hpc_level_1_total_cache_hit_VT_REF "t[hpc.level_1_total_cache_hit]"

#define hpc_level_1_total_cache_miss_VT_DEF "S[hpc.level_1_total_cache_miss,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 C-Miss\"]]"
#define hpc_level_1_total_cache_miss_VT_REF "t[hpc.level_1_total_cache_miss]"

#define hpc_level_2_data_cache_hit_VT_DEF "S[hpc.level_2_data_cache_hit,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 D-C-Hit\"]]"
#define hpc_level_2_data_cache_hit_VT_REF "t[hpc.level_2_data_cache_hit]"

#define hpc_level_2_data_cache_miss_VT_DEF "S[hpc.level_2_data_cache_miss,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 D-C-Miss\"]]"
#define hpc_level_2_data_cache_miss_VT_REF "t[hpc.level_2_data_cache_miss]"

#define hpc_level_2_instruction_cache_hit_VT_DEF "S[hpc.level_2_instruction_cache_hit,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 I-C-Hit\"]]"
#define hpc_level_2_instruction_cache_hit_VT_REF "t[hpc.level_2_instruction_cache_hit]"

#define hpc_level_2_instruction_cache_miss_VT_DEF "S[hpc.level_2_instruction_cache_miss,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 I-C-Miss\"]]"
#define hpc_level_2_instruction_cache_miss_VT_REF "t[hpc.level_2_instruction_cache_miss]"

#define hpc_level_2_total_cache_hit_VT_DEF "S[hpc.level_2_total_cache_hit,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 C-Hit\"]]"
#define hpc_level_2_total_cache_hit_VT_REF "t[hpc.level_2_total_cache_hit]"

#define hpc_level_2_total_cache_miss_VT_DEF "S[hpc.level_2_total_cache_miss,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 C-Miss\"]]"
#define hpc_level_2_total_cache_miss_VT_REF "t[hpc.level_2_total_cache_miss]"

#define hpc_load_instructions_VT_DEF "S[hpc.load_instructions,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD INST\"]]"
#define hpc_load_instructions_VT_REF "t[hpc.load_instructions]"

#define hpc_store_instructions_VT_DEF "S[hpc.store_instructions,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ST INST\"]]"
#define hpc_store_instructions_VT_REF "t[hpc.store_instructions]"

#define hpc_total_cycles_VT_DEF "S[hpc.total_cycles,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TOT CYC\"]]"
#define hpc_total_cycles_VT_REF "t[hpc.total_cycles]"

#define hpc_total_instructions_VT_DEF "S[hpc.total_instructions,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TOT INST\"]]"
#define hpc_total_instructions_VT_REF "t[hpc.total_instructions]"

#define hpc_od_load_instructions_VT_DEF "S[hpc_od.load_instructions,v[value,Q]]"
#define hpc_od_load_instructions_VT_REF "t[hpc_od.load_instructions]"

#define hpc_od_store_instructions_VT_DEF "S[hpc_od.store_instructions,v[value,Q]]"
#define hpc_od_store_instructions_VT_REF "t[hpc_od.store_instructions]"

#define hpc_od_total_cycles_VT_DEF "S[hpc_od.total_cycles,v[value,Q]]"
#define hpc_od_total_cycles_VT_REF "t[hpc_od.total_cycles]"

#define hpc_od_total_instructions_VT_DEF "S[hpc_od.total_instructions,v[value,Q]]"
#define hpc_od_total_instructions_VT_REF "t[hpc_od.total_instructions]"

#define HPC_COMMON_TYPE_ALL_VT_DEFS \
	hpc_compare_and_swap_successful_VT_DEF \
	hpc_compare_and_swap_unsuccessful_VT_DEF \
	hpc_cycles_interrupts_masked_VT_DEF \
	hpc_interrupts_taken_VT_DEF \
	hpc_level_1_data_cache_hit_VT_DEF \
	hpc_level_1_data_cache_miss_VT_DEF \
	hpc_level_1_instruction_cache_hit_VT_DEF \
	hpc_level_1_instruction_cache_miss_VT_DEF \
	hpc_level_1_total_cache_hit_VT_DEF \
	hpc_level_1_total_cache_miss_VT_DEF \
	hpc_level_2_data_cache_hit_VT_DEF \
	hpc_level_2_data_cache_miss_VT_DEF \
	hpc_level_2_instruction_cache_hit_VT_DEF \
	hpc_level_2_instruction_cache_miss_VT_DEF \
	hpc_level_2_total_cache_hit_VT_DEF \
	hpc_level_2_total_cache_miss_VT_DEF \
	hpc_load_instructions_VT_DEF \
	hpc_store_instructions_VT_DEF \
	hpc_total_cycles_VT_DEF \
	hpc_total_instructions_VT_DEF \
	hpc_od_load_instructions_VT_DEF \
	hpc_od_store_instructions_VT_DEF \
	hpc_od_total_cycles_VT_DEF \
	hpc_od_total_instructions_VT_DEF \

struct hpc_od_load_instructions {
	unsigned long long value;
};

struct hpc_od_store_instructions {
	unsigned long long value;
};

struct hpc_od_total_cycles {
	unsigned long long value;
};

struct hpc_od_total_instructions {
	unsigned long long value;
};

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
