// Seed: 4125525289
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  always @(1) begin
    if (id_2) begin
      if (id_1) begin
        if (1) id_2 <= 1;
        else id_2 <= 1;
      end else begin
        id_3 <= "";
        SystemTFIdentifier(1);
        if (1 >= id_3 || 1 & id_2[1'h0] || 1 || 1'b0) id_1 <= id_2 == 1;
      end
    end
  end
  logic id_4;
  logic id_5;
  assign id_4 = id_5;
  logic id_6 = 1'b0;
endmodule
