Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:02:37 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.078        0.000                      0                 9658        0.024        0.000                      0                 9658        2.927        0.000                       0                  4175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.078        0.000                      0                 9658        0.024        0.000                      0                 9658        2.927        0.000                       0                  4175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.849ns (17.316%)  route 4.054ns (82.684%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    cond_stored9/clk
    SLICE_X45Y16         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored9/out_reg[0]/Q
                         net (fo=12, routed)          0.417     0.550    fsm12/cond_stored9_out
    SLICE_X47Y14         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.699 f  fsm12/out[31]_i_2__7/O
                         net (fo=2, routed)           0.220     0.919    fsm12/out_reg[0]_24
    SLICE_X44Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.033 r  fsm12/out[31]_i_1__25/O
                         net (fo=48, routed)          0.525     1.558    fsm12/A_read1_0_write_en
    SLICE_X45Y45         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.658 r  fsm12/mem[7][7][31]_i_11/O
                         net (fo=6, routed)           0.477     2.135    fsm12/mem[7][7][31]_i_11_n_0
    SLICE_X45Y25         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     2.235 r  fsm12/mem[7][7][31]_i_3/O
                         net (fo=320, routed)         0.981     3.216    A0_0/out_reg[31]_i_8_0
    SLICE_X35Y47         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     3.302 r  A0_0/out_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     3.302    A0_0/out_reg[27]_i_9_n_0
    SLICE_X35Y47         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.329 r  A0_0/out_reg[27]_i_3/O
                         net (fo=1, routed)           0.767     4.096    A0_0/out_reg[27]_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.273 r  A0_0/out[27]_i_1/O
                         net (fo=4, routed)           0.667     4.940    A_read1_0/A0_0_read_data[27]
    SLICE_X42Y22         FDRE                                         r  A_read1_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X42Y22         FDRE                                         r  A_read1_0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y22         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.849ns (17.665%)  route 3.957ns (82.335%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    cond_stored9/clk
    SLICE_X45Y16         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored9/out_reg[0]/Q
                         net (fo=12, routed)          0.417     0.550    fsm12/cond_stored9_out
    SLICE_X47Y14         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.699 f  fsm12/out[31]_i_2__7/O
                         net (fo=2, routed)           0.220     0.919    fsm12/out_reg[0]_24
    SLICE_X44Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.033 r  fsm12/out[31]_i_1__25/O
                         net (fo=48, routed)          0.525     1.558    fsm12/A_read1_0_write_en
    SLICE_X45Y45         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.658 r  fsm12/mem[7][7][31]_i_11/O
                         net (fo=6, routed)           0.477     2.135    fsm12/mem[7][7][31]_i_11_n_0
    SLICE_X45Y25         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     2.235 r  fsm12/mem[7][7][31]_i_3/O
                         net (fo=320, routed)         0.981     3.216    A0_0/out_reg[31]_i_8_0
    SLICE_X35Y47         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     3.302 r  A0_0/out_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     3.302    A0_0/out_reg[27]_i_9_n_0
    SLICE_X35Y47         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.329 r  A0_0/out_reg[27]_i_3/O
                         net (fo=1, routed)           0.767     4.096    A0_0/out_reg[27]_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.273 r  A0_0/out[27]_i_1/O
                         net (fo=4, routed)           0.570     4.843    A_sh_read0_0/A0_0_read_data[27]
    SLICE_X42Y22         FDRE                                         r  A_sh_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X42Y22         FDRE                                         r  A_sh_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y22         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.855ns (17.824%)  route 3.942ns (82.176%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    cond_stored9/clk
    SLICE_X45Y16         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored9/out_reg[0]/Q
                         net (fo=12, routed)          0.417     0.550    fsm12/cond_stored9_out
    SLICE_X47Y14         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.699 f  fsm12/out[31]_i_2__7/O
                         net (fo=2, routed)           0.220     0.919    fsm12/out_reg[0]_24
    SLICE_X44Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.033 r  fsm12/out[31]_i_1__25/O
                         net (fo=48, routed)          0.525     1.558    fsm12/A_read1_0_write_en
    SLICE_X45Y45         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.658 r  fsm12/mem[7][7][31]_i_11/O
                         net (fo=6, routed)           0.477     2.135    fsm12/mem[7][7][31]_i_11_n_0
    SLICE_X45Y25         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     2.235 r  fsm12/mem[7][7][31]_i_3/O
                         net (fo=320, routed)         0.898     3.133    A0_0/out_reg[31]_i_8_0
    SLICE_X34Y46         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.092     3.225 r  A0_0/out_reg[28]_i_8/O
                         net (fo=1, routed)           0.000     3.225    A0_0/out_reg[28]_i_8_n_0
    SLICE_X34Y46         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.255 r  A0_0/out_reg[28]_i_3/O
                         net (fo=1, routed)           0.808     4.063    A0_0/out_reg[28]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     4.237 r  A0_0/out[28]_i_1/O
                         net (fo=4, routed)           0.597     4.834    A_read1_0/A0_0_read_data[28]
    SLICE_X41Y21         FDRE                                         r  A_read1_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.024     7.024    A_read1_0/clk
    SLICE_X41Y21         FDRE                                         r  A_read1_0/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y21         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_read1_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.832ns (17.399%)  route 3.950ns (82.601%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    cond_stored9/clk
    SLICE_X45Y16         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored9/out_reg[0]/Q
                         net (fo=12, routed)          0.417     0.550    fsm12/cond_stored9_out
    SLICE_X47Y14         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.699 f  fsm12/out[31]_i_2__7/O
                         net (fo=2, routed)           0.220     0.919    fsm12/out_reg[0]_24
    SLICE_X44Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.033 r  fsm12/out[31]_i_1__25/O
                         net (fo=48, routed)          0.525     1.558    fsm12/A_read1_0_write_en
    SLICE_X45Y45         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.658 r  fsm12/mem[7][7][31]_i_11/O
                         net (fo=6, routed)           0.477     2.135    fsm12/mem[7][7][31]_i_11_n_0
    SLICE_X45Y25         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     2.235 r  fsm12/mem[7][7][31]_i_3/O
                         net (fo=320, routed)         1.020     3.255    A0_0/out_reg[31]_i_8_0
    SLICE_X37Y38         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.092     3.347 r  A0_0/out_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     3.347    A0_0/out_reg[4]_i_8_n_0
    SLICE_X37Y38         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.377 r  A0_0/out_reg[4]_i_3/O
                         net (fo=1, routed)           0.637     4.014    A0_0/out_reg[4]_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.165 r  A0_0/out[4]_i_1/O
                         net (fo=4, routed)           0.654     4.819    A_sh_read0_0/A0_0_read_data[4]
    SLICE_X40Y24         FDRE                                         r  A_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X40Y24         FDRE                                         r  A_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y24         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 fsm18/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.624ns (34.612%)  route 3.068ns (65.388%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.036     0.036    fsm18/clk
    SLICE_X46Y19         FDRE                                         r  fsm18/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm18/out_reg[3]/Q
                         net (fo=24, routed)          0.140     0.275    fsm18/fsm18_out[3]
    SLICE_X46Y18         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.468 f  fsm18/z_int0_write_en_INST_0_i_1/O
                         net (fo=24, routed)          0.439     0.907    fsm14/out_reg[0]_11
    SLICE_X47Y25         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.043 f  fsm14/y_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.189     1.232    fsm14/out_reg[1]_0
    SLICE_X47Y25         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     1.321 f  fsm14/w_int0_addr0[3]_INST_0_i_5/O
                         net (fo=24, routed)          0.324     1.645    fsm14/out_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     1.761 r  fsm14/out[31]_i_1__13/O
                         net (fo=36, routed)          0.440     2.201    i0/w_sh_read0_0_write_en
    SLICE_X44Y15         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     2.378 r  i0/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.695     3.073    w0/mem_reg_0_7_9_9/A0
    SLICE_X45Y6          RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.273 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.227     3.500    add12/read_data[9]
    SLICE_X44Y5          LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.677 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.687    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X44Y5          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.920 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.948    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X44Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.052 r  add12/mem_reg_0_7_16_16_i_2/O[3]
                         net (fo=1, routed)           0.193     4.245    w_int_read0_0/out[19]
    SLICE_X43Y6          LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     4.345 r  w_int_read0_0/mem_reg_0_7_19_19_i_1__1/O
                         net (fo=1, routed)           0.383     4.728    w0/mem_reg_0_7_19_19/D
    SLICE_X43Y5          RAMS32                                       r  w0/mem_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_19_19/WCLK
    SLICE_X43Y5          RAMS32                                       r  w0/mem_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y5          RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    w0/mem_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.849ns (17.814%)  route 3.917ns (82.186%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    cond_stored9/clk
    SLICE_X45Y16         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored9/out_reg[0]/Q
                         net (fo=12, routed)          0.417     0.550    fsm12/cond_stored9_out
    SLICE_X47Y14         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.699 f  fsm12/out[31]_i_2__7/O
                         net (fo=2, routed)           0.220     0.919    fsm12/out_reg[0]_24
    SLICE_X44Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.033 r  fsm12/out[31]_i_1__25/O
                         net (fo=48, routed)          0.525     1.558    fsm12/A_read1_0_write_en
    SLICE_X45Y45         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.658 r  fsm12/mem[7][7][31]_i_11/O
                         net (fo=6, routed)           0.477     2.135    fsm12/mem[7][7][31]_i_11_n_0
    SLICE_X45Y25         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     2.235 r  fsm12/mem[7][7][31]_i_3/O
                         net (fo=320, routed)         0.981     3.216    A0_0/out_reg[31]_i_8_0
    SLICE_X35Y47         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     3.302 r  A0_0/out_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     3.302    A0_0/out_reg[27]_i_9_n_0
    SLICE_X35Y47         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.329 r  A0_0/out_reg[27]_i_3/O
                         net (fo=1, routed)           0.767     4.096    A0_0/out_reg[27]_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.273 r  A0_0/out[27]_i_1/O
                         net (fo=4, routed)           0.530     4.803    A_read0_0/A0_0_read_data[27]
    SLICE_X41Y22         FDRE                                         r  A_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X41Y22         FDRE                                         r  A_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X41Y22         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 fsm18/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.610ns (34.461%)  route 3.062ns (65.539%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.036     0.036    fsm18/clk
    SLICE_X46Y19         FDRE                                         r  fsm18/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm18/out_reg[3]/Q
                         net (fo=24, routed)          0.140     0.275    fsm18/fsm18_out[3]
    SLICE_X46Y18         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.468 f  fsm18/z_int0_write_en_INST_0_i_1/O
                         net (fo=24, routed)          0.439     0.907    fsm14/out_reg[0]_11
    SLICE_X47Y25         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.043 f  fsm14/y_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.189     1.232    fsm14/out_reg[1]_0
    SLICE_X47Y25         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     1.321 f  fsm14/w_int0_addr0[3]_INST_0_i_5/O
                         net (fo=24, routed)          0.259     1.580    par_done_reg39/done_reg_0
    SLICE_X48Y24         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     1.693 r  par_done_reg39/mem_reg_0_7_0_0_i_13/O
                         net (fo=36, routed)          0.700     2.393    i0/out_reg[31]_8
    SLICE_X44Y15         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.571 r  i0/mem_reg_0_7_0_0_i_4__6/O
                         net (fo=32, routed)          0.327     2.898    x0/mem_reg_0_7_1_1/A1
    SLICE_X42Y12         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.067 r  x0/mem_reg_0_7_1_1/SP/O
                         net (fo=5, routed)           0.306     3.373    add7/read_data[1]
    SLICE_X43Y10         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.523 r  add7/mem_reg_0_7_0_0_i_32/O
                         net (fo=1, routed)           0.018     3.541    add7/mem_reg_0_7_0_0_i_32_n_0
    SLICE_X43Y10         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.779 r  add7/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.807    add7/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X43Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.952 r  add7/mem_reg_0_7_8_8_i_3/O[5]
                         net (fo=1, routed)           0.261     4.213    add10/out_reg[26][3]
    SLICE_X46Y11         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.313 r  add10/mem_reg_0_7_13_13_i_1__6/O
                         net (fo=1, routed)           0.395     4.708    x0/mem_reg_0_7_13_13/D
    SLICE_X42Y12         RAMS32                                       r  x0/mem_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    x0/mem_reg_0_7_13_13/WCLK
    SLICE_X42Y12         RAMS32                                       r  x0/mem_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y12         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x0/mem_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 fsm18/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_27_27/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.726ns (36.778%)  route 2.967ns (63.222%))
  Logic Levels:           11  (CARRY8=3 LUT3=1 LUT4=2 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.036     0.036    fsm18/clk
    SLICE_X46Y19         FDRE                                         r  fsm18/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm18/out_reg[3]/Q
                         net (fo=24, routed)          0.140     0.275    fsm18/fsm18_out[3]
    SLICE_X46Y18         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.468 f  fsm18/z_int0_write_en_INST_0_i_1/O
                         net (fo=24, routed)          0.439     0.907    fsm14/out_reg[0]_11
    SLICE_X47Y25         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.043 f  fsm14/y_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.189     1.232    fsm14/out_reg[1]_0
    SLICE_X47Y25         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     1.321 f  fsm14/w_int0_addr0[3]_INST_0_i_5/O
                         net (fo=24, routed)          0.324     1.645    fsm14/out_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     1.761 r  fsm14/out[31]_i_1__13/O
                         net (fo=36, routed)          0.440     2.201    i0/w_sh_read0_0_write_en
    SLICE_X44Y15         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     2.378 r  i0/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.695     3.073    w0/mem_reg_0_7_9_9/A0
    SLICE_X45Y6          RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.273 r  w0/mem_reg_0_7_9_9/SP/O
                         net (fo=3, routed)           0.227     3.500    add12/read_data[9]
    SLICE_X44Y5          LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.677 r  add12/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.687    add12/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X44Y5          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.920 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.948    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X44Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.971 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.999    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X44Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.103 r  add12/mem_reg_0_7_24_24_i_2/O[3]
                         net (fo=1, routed)           0.174     4.277    w_int_read0_0/out[27]
    SLICE_X45Y7          LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     4.456 r  w_int_read0_0/mem_reg_0_7_27_27_i_1__1/O
                         net (fo=1, routed)           0.273     4.729    w0/mem_reg_0_7_27_27/D
    SLICE_X45Y6          RAMS32                                       r  w0/mem_reg_0_7_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.052     7.052    w0/mem_reg_0_7_27_27/WCLK
    SLICE_X45Y6          RAMS32                                       r  w0/mem_reg_0_7_27_27/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y6          RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    w0/mem_reg_0_7_27_27/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.846ns (17.856%)  route 3.892ns (82.144%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    cond_stored9/clk
    SLICE_X45Y16         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored9/out_reg[0]/Q
                         net (fo=12, routed)          0.417     0.550    fsm12/cond_stored9_out
    SLICE_X47Y14         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.699 f  fsm12/out[31]_i_2__7/O
                         net (fo=2, routed)           0.220     0.919    fsm12/out_reg[0]_24
    SLICE_X44Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.033 r  fsm12/out[31]_i_1__25/O
                         net (fo=48, routed)          0.525     1.558    fsm12/A_read1_0_write_en
    SLICE_X45Y45         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.658 r  fsm12/mem[7][7][31]_i_11/O
                         net (fo=6, routed)           0.477     2.135    fsm12/mem[7][7][31]_i_11_n_0
    SLICE_X45Y25         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     2.235 r  fsm12/mem[7][7][31]_i_3/O
                         net (fo=320, routed)         0.933     3.168    A0_0/out_reg[31]_i_8_0
    SLICE_X36Y48         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     3.254 r  A0_0/out_reg[26]_i_9/O
                         net (fo=1, routed)           0.000     3.254    A0_0/out_reg[26]_i_9_n_0
    SLICE_X36Y48         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.281 r  A0_0/out_reg[26]_i_3/O
                         net (fo=1, routed)           0.744     4.025    A0_0/out_reg[26]_i_3_n_0
    SLICE_X42Y35         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     4.199 r  A0_0/out[26]_i_1/O
                         net (fo=4, routed)           0.576     4.775    A_sh_read0_0/A0_0_read_data[26]
    SLICE_X42Y22         FDRE                                         r  A_sh_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X42Y22         FDRE                                         r  A_sh_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y22         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.841ns (17.761%)  route 3.894ns (82.239%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    cond_stored9/clk
    SLICE_X45Y16         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_stored9/out_reg[0]/Q
                         net (fo=12, routed)          0.417     0.550    fsm12/cond_stored9_out
    SLICE_X47Y14         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.699 f  fsm12/out[31]_i_2__7/O
                         net (fo=2, routed)           0.220     0.919    fsm12/out_reg[0]_24
    SLICE_X44Y14         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.033 r  fsm12/out[31]_i_1__25/O
                         net (fo=48, routed)          0.525     1.558    fsm12/A_read1_0_write_en
    SLICE_X45Y45         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.658 r  fsm12/mem[7][7][31]_i_11/O
                         net (fo=6, routed)           0.475     2.133    fsm12/mem[7][7][31]_i_11_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     2.199 r  fsm12/mem[7][5][31]_i_4/O
                         net (fo=144, routed)         0.985     3.184    A0_0/out_reg[31]_i_11_0
    SLICE_X35Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     3.223 r  A0_0/out[2]_i_21/O
                         net (fo=1, routed)           0.011     3.234    A0_0/out[2]_i_21_n_0
    SLICE_X35Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.310 r  A0_0/out_reg[2]_i_9/O
                         net (fo=1, routed)           0.000     3.310    A0_0/out_reg[2]_i_9_n_0
    SLICE_X35Y44         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.337 r  A0_0/out_reg[2]_i_3/O
                         net (fo=1, routed)           0.719     4.056    A0_0/out_reg[2]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.230 r  A0_0/out[2]_i_1/O
                         net (fo=4, routed)           0.542     4.772    A_sh_read0_0/A0_0_read_data[2]
    SLICE_X42Y21         FDRE                                         r  A_sh_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X42Y21         FDRE                                         r  A_sh_read0_0/out_reg[2]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y21         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  2.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    bin_read3_0/clk
    SLICE_X40Y9          FDRE                                         r  bin_read3_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read3_0/out_reg[0]/Q
                         net (fo=1, routed)           0.038     0.090    tmp2_0/out_reg[0]_2
    SLICE_X40Y9          FDRE                                         r  tmp2_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X40Y9          FDRE                                         r  tmp2_0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y9          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    bin_read3_0/clk
    SLICE_X40Y13         FDRE                                         r  bin_read3_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read3_0/out_reg[10]/Q
                         net (fo=1, routed)           0.038     0.090    tmp2_0/out_reg[10]_1
    SLICE_X40Y13         FDRE                                         r  tmp2_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X40Y13         FDRE                                         r  tmp2_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y13         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    bin_read3_0/clk
    SLICE_X40Y12         FDRE                                         r  bin_read3_0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read3_0/out_reg[11]/Q
                         net (fo=1, routed)           0.038     0.090    tmp2_0/out_reg[11]_1
    SLICE_X40Y12         FDRE                                         r  tmp2_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X40Y12         FDRE                                         r  tmp2_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y12         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    bin_read3_0/clk
    SLICE_X40Y14         FDRE                                         r  bin_read3_0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read3_0/out_reg[25]/Q
                         net (fo=1, routed)           0.038     0.090    tmp2_0/out_reg[25]_1
    SLICE_X40Y14         FDRE                                         r  tmp2_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X40Y14         FDRE                                         r  tmp2_0/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y14         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X42Y8          FDRE                                         r  bin_read5_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read5_0/out_reg[0]/Q
                         net (fo=1, routed)           0.038     0.090    tmp4_0/out_reg[0]_2
    SLICE_X42Y8          FDRE                                         r  tmp4_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp4_0/clk
    SLICE_X42Y8          FDRE                                         r  tmp4_0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y8          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp4_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X43Y6          FDRE                                         r  bin_read5_0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read5_0/out_reg[11]/Q
                         net (fo=1, routed)           0.038     0.090    tmp4_0/out_reg[11]_1
    SLICE_X43Y6          FDRE                                         r  tmp4_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp4_0/clk
    SLICE_X43Y6          FDRE                                         r  tmp4_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y6          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp4_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X43Y7          FDRE                                         r  bin_read5_0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read5_0/out_reg[26]/Q
                         net (fo=1, routed)           0.041     0.092    tmp4_0/out_reg[26]_1
    SLICE_X43Y7          FDRE                                         r  tmp4_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    tmp4_0/clk
    SLICE_X43Y7          FDRE                                         r  tmp4_0/out_reg[26]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y7          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp4_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X39Y13         FDRE                                         r  mult_pipe3/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe3/p_1_in[13]
    SLICE_X39Y13         FDRE                                         r  mult_pipe3/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X39Y13         FDRE                                         r  mult_pipe3/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y13         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe3/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X40Y11         FDRE                                         r  mult_pipe3/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe3/p_1_in[4]
    SLICE_X40Y11         FDRE                                         r  mult_pipe3/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X40Y11         FDRE                                         r  mult_pipe3/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y11         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe3/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mult_pipe5/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X42Y6          FDRE                                         r  mult_pipe5/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe5/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe5/p_1_in[8]
    SLICE_X42Y6          FDRE                                         r  mult_pipe5/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe5/clk
    SLICE_X42Y6          FDRE                                         r  mult_pipe5/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y6          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe5/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X45Y52  u10/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X45Y52  u10/mem_reg_0_7_13_13/SP/CLK



