{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721661116763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721661116764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 10:11:56 2024 " "Processing started: Mon Jul 22 10:11:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721661116764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721661116764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bit -c Sumador4Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bit -c Sumador4Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721661116764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721661116924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721661116924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sumador4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Sumador4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador4Bit " "Found entity 1: Sumador4Bit" {  } { { "Sumador4Bit.v" "" { Text "/home/viatore/Documentos/Questa/Sumador4Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721661123649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721661123649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sumador.v 1 1 " "Found 1 design units, including 1 entities, in source file Sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721661123649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721661123649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor1 Sumador.v(9) " "Verilog HDL Implicit Net warning at Sumador.v(9): created implicit net for \"xor1\"" {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721661123650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 Sumador.v(10) " "Verilog HDL Implicit Net warning at Sumador.v(10): created implicit net for \"and1\"" {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721661123650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Sumador.v(11) " "Verilog HDL Implicit Net warning at Sumador.v(11): created implicit net for \"and2\"" {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721661123650 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c Sumador.v(1) " "Verilog HDL error at Sumador.v(1): object \"c\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1721661123650 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "co Sumador.v(1) " "Verilog HDL error at Sumador.v(1): object \"co\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1721661123650 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ci Sumador.v(5) " "Verilog HDL Module Declaration error at Sumador.v(5): top module port \"ci\" is not found in the port list" {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1721661123650 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "c0 Sumador.v(7) " "Verilog HDL Module Declaration error at Sumador.v(7): top module port \"c0\" is not found in the port list" {  } { { "Sumador.v" "" { Text "/home/viatore/Documentos/Questa/Sumador.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1721661123650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721661123688 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 22 10:12:03 2024 " "Processing ended: Mon Jul 22 10:12:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721661123688 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721661123688 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721661123688 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721661123688 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721661124401 ""}
