#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
  position: right
  about: True
  education: True

  # Profile information
  name: Dongol Cho
  tagline: R&D Engineer at BAUM Design Systems, Korea
  avatar: profile.jpg

  # Sidebar links
  email: dongol.cho.career@gmail.com
  phone:
  timezone: Asia/Seoul
  citizenship:
  website: dongol-ts.hashnode.dev
  linkedin: dongol-cho-b23726218
  xing:
  github: dongolcho
  telegram:
  gitlab:
  bitbucket:
  bluesky:
  twitter:
  stack-overflow:
  codewars:
  goodreads:
  mastodon:
  hackerrank:
  leetcode:
  pdf:

  languages:
    title: Languages
    info:
    - idiom: Korean
      level: Native
    - idiom: English
      level: Intermediate

  interests:
    title: Interests
    info:
    - item: Electrical Design Automation (EDA)
      link:
    - item: C++ architecture
      link:
    - item: Performance engineering (runtime/memory)
      link:
    - item:
      link:

career-profile:
  title: Career Profile
  summary: |
    EDA software engineer building and optimizing production analysis flows in C++11.
    Focus areas include power analysis, runtime/memory performance, maintainable architecture, and
    debugging/testing.

education:
  title: Education
  info:
  - degree: B.S. in Electrical Engineering
    university: Korea Advanced Institute of Science and Technology (KAIST)
    time: Feb 2019 – Aug 2023

experiences:
  title: Experiences
  info:
  - role: EDA Software Engineer, R&D (C++)
    time: Jul 2023 – Present
    company: Baum Design Systems
    details: |
      - Developed EDA tools for power analysis in digital designs.
      - Improved runtime and memory performance of analysis flows through profiling and algorithmic enhancements.
      - Collaborated closely with application engineers to define, prioritize, and deliver key product features, ensuring alignment with customer needs and strategic objectives.
  - role: Engineering Intern
    time: Dec 2022 – Feb 2023
  - role: Analog Design Intern
    time: March 2022 – Aug 2022

patents:
  title: Patents
  intro: |
    <TODO: Add a brief description about your patents here.>
  items:
  - title: "A Simulation method for thermal simulation for an integrated circuit using deep-learning and method for the same"
    status: "Published"
    Registration Date: "2025-07-07"
    link: ""

awards:
  title: Awards
  intro: |
  items:
  - name: ""
    details: ""
  - name: ""
    details: ""

skills:
  title: Skills &amp; Proficiency
  toolset:
  - name: C++ (OOP, Optimization, GTEST, valgrind, GDB)
    level: 95%
  - name: Problem solving & Communication
    level: 80%
  - name: Graphical User Interface (Qt, Qtest with C++)
    level: 60%
  - name: Python
    level: 50%
  - name: Verilog
    level: 50%
  - name: Linux
    level: 80%

footer: >
  Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
