Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 17:48:28 2018
| Host         : DESKTOP-1GJPS2Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.739        0.000                      0                  108        0.256        0.000                      0                  108        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.739        0.000                      0                  108        0.256        0.000                      0                  108        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 3.101ns (39.471%)  route 4.755ns (60.529%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    clock_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  y_reg[1]/Q
                         net (fo=16, routed)          1.091     6.745    y_reg_n_0_[1]
    SLICE_X6Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.869 r  out[1]_i_3/O
                         net (fo=2, routed)           0.796     7.665    out[1]_i_3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.050 r  out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    out_reg[1]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.384 r  out_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.503     8.887    out_reg[9]_i_12_n_6
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.328     9.215 r  out[9]_i_6/O
                         net (fo=2, routed)           0.645     9.860    out[9]_i_6_n_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.332    10.192 r  out[9]_i_10/O
                         net (fo=1, routed)           0.000    10.192    out[9]_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.724 r  out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.733    out_reg[9]_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.956 r  out_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.722    11.679    out[10]
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.325    12.004 r  out[10]_i_1/O
                         net (fo=2, routed)           0.989    12.993    out[10]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500    14.841    clock_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  out_reg[10]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)       -0.334    14.732    out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 3.361ns (44.908%)  route 4.123ns (55.092%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  y_reg[2]/Q
                         net (fo=16, routed)          0.880     6.475    y_reg_n_0_[2]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.154     6.629 r  out[9]_i_37/O
                         net (fo=1, routed)           0.451     7.080    p_5_in[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.327     7.407 r  out[9]_i_32/O
                         net (fo=1, routed)           0.000     7.407    out[9]_i_32_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  out_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.808    out_reg[9]_i_13_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  out_reg[13]_i_14/O[3]
                         net (fo=2, routed)           0.959     9.080    out_reg[13]_i_14_n_4
    SLICE_X5Y24          LUT3 (Prop_lut3_I1_O)        0.331     9.411 r  out[13]_i_6/O
                         net (fo=2, routed)           0.839    10.249    out[13]_i_6_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.332    10.581 r  out[13]_i_10/O
                         net (fo=1, routed)           0.000    10.581    out[13]_i_10_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.113 r  out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.113    out_reg[13]_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.335 r  out_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.405    11.740    out[14]
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.293    12.033 r  out[14]_i_1/O
                         net (fo=2, routed)           0.591    12.624    out[14]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    clock_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  out_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)       -0.310    14.758    out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 3.483ns (45.164%)  route 4.229ns (54.836%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  y_reg[2]/Q
                         net (fo=16, routed)          0.880     6.475    y_reg_n_0_[2]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.154     6.629 r  out[9]_i_37/O
                         net (fo=1, routed)           0.451     7.080    p_5_in[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.327     7.407 r  out[9]_i_32/O
                         net (fo=1, routed)           0.000     7.407    out[9]_i_32_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  out_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.808    out_reg[9]_i_13_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  out_reg[13]_i_14/O[3]
                         net (fo=2, routed)           0.959     9.080    out_reg[13]_i_14_n_4
    SLICE_X5Y24          LUT3 (Prop_lut3_I1_O)        0.331     9.411 r  out[13]_i_6/O
                         net (fo=2, routed)           0.839    10.249    out[13]_i_6_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.332    10.581 r  out[13]_i_10/O
                         net (fo=1, routed)           0.000    10.581    out[13]_i_10_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.113 r  out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.113    out_reg[13]_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.447 r  out_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.626    12.073    out[15]
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.303    12.376 r  out[15]_i_3/O
                         net (fo=2, routed)           0.475    12.851    out[15]_i_3_n_0
    SLICE_X6Y27          FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    clock_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  out_reg[15]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.028    15.041    out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.483ns (45.169%)  route 4.228ns (54.830%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  y_reg[2]/Q
                         net (fo=16, routed)          0.880     6.475    y_reg_n_0_[2]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.154     6.629 r  out[9]_i_37/O
                         net (fo=1, routed)           0.451     7.080    p_5_in[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.327     7.407 r  out[9]_i_32/O
                         net (fo=1, routed)           0.000     7.407    out[9]_i_32_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  out_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.808    out_reg[9]_i_13_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  out_reg[13]_i_14/O[3]
                         net (fo=2, routed)           0.959     9.080    out_reg[13]_i_14_n_4
    SLICE_X5Y24          LUT3 (Prop_lut3_I1_O)        0.331     9.411 r  out[13]_i_6/O
                         net (fo=2, routed)           0.839    10.249    out[13]_i_6_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.332    10.581 r  out[13]_i_10/O
                         net (fo=1, routed)           0.000    10.581    out[13]_i_10_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.113 r  out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.113    out_reg[13]_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.447 r  out_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.626    12.073    out[15]
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.303    12.376 r  out[15]_i_3/O
                         net (fo=2, routed)           0.474    12.850    out[15]_i_3_n_0
    SLICE_X6Y27          FDRE                                         r  out_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    clock_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  out_reg[15]_lopt_replica/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.028    15.041    out_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 3.216ns (43.917%)  route 4.107ns (56.083%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    clock_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  y_reg[1]/Q
                         net (fo=16, routed)          1.091     6.745    y_reg_n_0_[1]
    SLICE_X6Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.869 r  out[1]_i_3/O
                         net (fo=2, routed)           0.796     7.665    out[1]_i_3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.050 r  out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    out_reg[1]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.384 r  out_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.503     8.887    out_reg[9]_i_12_n_6
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.328     9.215 r  out[9]_i_6/O
                         net (fo=2, routed)           0.645     9.860    out[9]_i_6_n_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.332    10.192 r  out[9]_i_10/O
                         net (fo=1, routed)           0.000    10.192    out[9]_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.724 r  out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.733    out_reg[9]_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.067 r  out_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.575    11.642    out[11]
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.329    11.971 r  out[11]_i_1/O
                         net (fo=2, routed)           0.488    12.459    out[11]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500    14.841    clock_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  out_reg[11]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.279    14.800    out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 3.226ns (43.336%)  route 4.218ns (56.664%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  y_reg[2]/Q
                         net (fo=16, routed)          0.880     6.475    y_reg_n_0_[2]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.154     6.629 r  out[9]_i_37/O
                         net (fo=1, routed)           0.451     7.080    p_5_in[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.327     7.407 r  out[9]_i_32/O
                         net (fo=1, routed)           0.000     7.407    out[9]_i_32_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  out_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.808    out_reg[9]_i_13_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  out_reg[13]_i_14/O[3]
                         net (fo=2, routed)           0.959     9.080    out_reg[13]_i_14_n_4
    SLICE_X5Y24          LUT3 (Prop_lut3_I1_O)        0.331     9.411 r  out[13]_i_6/O
                         net (fo=2, routed)           0.839    10.249    out[13]_i_6_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.332    10.581 r  out[13]_i_10/O
                         net (fo=1, routed)           0.000    10.581    out[13]_i_10_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.187 r  out_reg[13]_i_2/O[3]
                         net (fo=1, routed)           0.423    11.611    out[13]
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.306    11.917 r  out[13]_i_1/O
                         net (fo=2, routed)           0.667    12.583    out[13]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    clock_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  out_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)       -0.105    14.963    out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 2.850ns (39.137%)  route 4.432ns (60.863%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    clock_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  y_reg[1]/Q
                         net (fo=16, routed)          1.091     6.745    y_reg_n_0_[1]
    SLICE_X6Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.869 r  out[1]_i_3/O
                         net (fo=2, routed)           0.796     7.665    out[1]_i_3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.050 r  out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    out_reg[1]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.272 r  out_reg[9]_i_12/O[0]
                         net (fo=2, routed)           0.659     8.931    out_reg[9]_i_12_n_7
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.329     9.260 r  out[5]_i_3/O
                         net (fo=2, routed)           0.422     9.682    out[5]_i_3_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.327    10.009 r  out[5]_i_6/O
                         net (fo=1, routed)           0.000    10.009    out[5]_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.410 r  out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.410    out_reg[5]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.633 r  out_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.811    11.444    out[6]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.321    11.765 r  out[6]_i_1/O
                         net (fo=2, routed)           0.654    12.418    out[6]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  out_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.505    14.846    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[6]_lopt_replica/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)       -0.249    14.822    out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 3.361ns (46.441%)  route 3.876ns (53.559%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  y_reg[2]/Q
                         net (fo=16, routed)          0.880     6.475    y_reg_n_0_[2]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.154     6.629 r  out[9]_i_37/O
                         net (fo=1, routed)           0.451     7.080    p_5_in[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.327     7.407 r  out[9]_i_32/O
                         net (fo=1, routed)           0.000     7.407    out[9]_i_32_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  out_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.808    out_reg[9]_i_13_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  out_reg[13]_i_14/O[3]
                         net (fo=2, routed)           0.959     9.080    out_reg[13]_i_14_n_4
    SLICE_X5Y24          LUT3 (Prop_lut3_I1_O)        0.331     9.411 r  out[13]_i_6/O
                         net (fo=2, routed)           0.839    10.249    out[13]_i_6_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.332    10.581 r  out[13]_i_10/O
                         net (fo=1, routed)           0.000    10.581    out[13]_i_10_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.113 r  out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.113    out_reg[13]_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.335 r  out_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.405    11.740    out[14]
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.293    12.033 r  out[14]_i_1/O
                         net (fo=2, routed)           0.343    12.376    out[14]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  out_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    clock_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  out_reg[14]_lopt_replica/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.247    14.822    out_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 2.850ns (39.792%)  route 4.312ns (60.208%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    clock_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  y_reg[1]/Q
                         net (fo=16, routed)          1.091     6.745    y_reg_n_0_[1]
    SLICE_X6Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.869 r  out[1]_i_3/O
                         net (fo=2, routed)           0.796     7.665    out[1]_i_3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.050 r  out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    out_reg[1]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.272 r  out_reg[9]_i_12/O[0]
                         net (fo=2, routed)           0.659     8.931    out_reg[9]_i_12_n_7
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.329     9.260 r  out[5]_i_3/O
                         net (fo=2, routed)           0.422     9.682    out[5]_i_3_n_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.327    10.009 r  out[5]_i_6/O
                         net (fo=1, routed)           0.000    10.009    out[5]_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.410 r  out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.410    out_reg[5]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.633 r  out_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.811    11.444    out[6]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.321    11.765 r  out[6]_i_1/O
                         net (fo=2, routed)           0.534    12.298    out[6]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  out_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.271    14.799    out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.870ns (39.282%)  route 4.436ns (60.718%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.615     5.136    clock_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  y_reg[1]/Q
                         net (fo=16, routed)          1.091     6.745    y_reg_n_0_[1]
    SLICE_X6Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.869 r  out[1]_i_3/O
                         net (fo=2, routed)           0.796     7.665    out[1]_i_3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.050 r  out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    out_reg[1]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.384 r  out_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.503     8.887    out_reg[9]_i_12_n_6
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.328     9.215 r  out[9]_i_6/O
                         net (fo=2, routed)           0.645     9.860    out[9]_i_6_n_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.332    10.192 r  out[9]_i_10/O
                         net (fo=1, routed)           0.000    10.192    out[9]_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.739 r  out_reg[9]_i_2/O[2]
                         net (fo=1, routed)           0.601    11.340    out[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.302    11.642 r  out[8]_i_1/O
                         net (fo=2, routed)           0.801    12.442    out[8]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500    14.841    clock_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  out_reg[8]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)       -0.108    14.958    out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  2.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[0]/Q
                         net (fo=21, routed)          0.180     1.790    state[0]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.042     1.832 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    state[1]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.107     1.575    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[0]/Q
                         net (fo=21, routed)          0.180     1.790    state[0]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.045     1.835 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    state[0]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091     1.559    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.187ns (36.888%)  route 0.320ns (63.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[0]/Q
                         net (fo=21, routed)          0.320     1.929    state[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.046     1.975 r  out[2]_i_1/O
                         net (fo=2, routed)           0.000     1.975    out[2]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  out_reg[2]_lopt_replica/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.101     1.582    out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.187ns (26.100%)  route 0.529ns (73.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[0]/Q
                         net (fo=21, routed)          0.529     2.139    state[0]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.046     2.185 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.185    out[1]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clock_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  out_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.131     1.631    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (25.996%)  route 0.529ns (74.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[0]/Q
                         net (fo=21, routed)          0.529     2.139    state[0]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.045     2.184 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.184    out[0]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clock_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  out_reg[0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120     1.620    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.475%)  route 0.467ns (71.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[0]/Q
                         net (fo=21, routed)          0.286     1.895    state[0]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.940 r  out[8]_i_1/O
                         net (fo=2, routed)           0.182     2.121    out[8]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  out_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[8]_lopt_replica/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.063     1.544    out_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.846%)  route 0.507ns (73.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  state_reg[0]/Q
                         net (fo=21, routed)          0.320     1.929    state[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.045     1.974 r  out[3]_i_1/O
                         net (fo=2, routed)           0.187     2.161    out[3]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clock_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  out_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.052     1.552    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.227ns (38.627%)  route 0.361ns (61.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  state_reg[1]/Q
                         net (fo=4, routed)           0.293     1.889    state[1]
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.099     1.988 r  out[15]_i_2/O
                         net (fo=30, routed)          0.068     2.056    out[15]_i_2_n_0
    SLICE_X3Y22          FDRE                                         r  out_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  out_reg[2]_lopt_replica/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDRE (Hold_fdre_C_CE)       -0.039     1.442    out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.227ns (38.627%)  route 0.361ns (61.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  state_reg[1]/Q
                         net (fo=4, routed)           0.293     1.889    state[1]
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.099     1.988 r  out[15]_i_2/O
                         net (fo=30, routed)          0.068     2.056    out[15]_i_2_n_0
    SLICE_X3Y22          FDRE                                         r  out_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  out_reg[3]_lopt_replica/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDRE (Hold_fdre_C_CE)       -0.039     1.442    out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.227ns (38.627%)  route 0.361ns (61.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  state_reg[1]/Q
                         net (fo=4, routed)           0.293     1.889    state[1]
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.099     1.988 r  out[15]_i_2/O
                         net (fo=30, routed)          0.068     2.056    out[15]_i_2_n_0
    SLICE_X3Y22          FDRE                                         r  out_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  out_reg[4]_lopt_replica/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDRE (Hold_fdre_C_CE)       -0.039     1.442    out_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.614    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    out_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y25    out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    out_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26    out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    out_reg[12]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26    out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y27    out_reg[13]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    out_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    out_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    out_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    out_reg[13]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    out_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    out_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    out_reg[12]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    out_reg[13]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    out_reg[14]/C



