\doxysection{GPIO Register Map (STM32\+F401\+RE) }
\hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s}{}\label{group___g_p_i_o___r_e_g_i_s_t_e_r_s}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}


Memory-\/mapped I/O register definitions for GPIO.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga305184464592fe039a4e47e9d88bdcc4}{RCC\+\_\+\+AHB1\+ENR}}~(\texorpdfstring{$\ast$}{*}(volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*})0x40023830)
\begin{DoxyCompactList}\small\item\em RCC AHB1 peripheral clock enable register. stm32f401re\+\_\+reference.\+pdf -\/ page 118. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gac485358099728ddae050db37924dd6b7}{GPIOA}}~0x40020000
\begin{DoxyCompactList}\small\item\em Base addresses of GPIO ports. stm32f401re.\+pdf -\/ page 52. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~0x40020400
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~0x40020800
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~0x40020\+C00
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~0x40021000
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~0x40021\+C00
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gaf5eb82977ded49e09b93e0c7ae9468d6}{GPIO\+\_\+\+PORT\+\_\+\+COUNT}}~6
\begin{DoxyCompactList}\small\item\em Total number of GPIO ports supported (A–E and H) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Memory-\/mapped I/O register definitions for GPIO. 



\label{doc-define-members}
\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gaf5eb82977ded49e09b93e0c7ae9468d6}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!GPIO\_PORT\_COUNT@{GPIO\_PORT\_COUNT}}
\index{GPIO\_PORT\_COUNT@{GPIO\_PORT\_COUNT}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{GPIO\_PORT\_COUNT}{GPIO\_PORT\_COUNT}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gaf5eb82977ded49e09b93e0c7ae9468d6} 
\#define GPIO\+\_\+\+PORT\+\_\+\+COUNT~6}



Total number of GPIO ports supported (A–E and H) 

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gac485358099728ddae050db37924dd6b7}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~0x40020000}



Base addresses of GPIO ports. stm32f401re.\+pdf -\/ page 52. 

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga68b66ac73be4c836db878a42e1fea3cd}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~0x40020400}

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga2dca03332d620196ba943bc2346eaa08}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~0x40020800}

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga7580b1a929ea9df59725ba9c18eba6ac}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~0x40020\+C00}

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~0x40021000}

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gadeacbb43ae86c879945afe98c679b285}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~0x40021\+C00}

\Hypertarget{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga305184464592fe039a4e47e9d88bdcc4}\index{GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}!RCC\_AHB1ENR@{RCC\_AHB1ENR}}
\index{RCC\_AHB1ENR@{RCC\_AHB1ENR}!GPIO Register Map (STM32F401RE)@{GPIO Register Map (STM32F401RE)}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR}{RCC\_AHB1ENR}}
{\footnotesize\ttfamily \label{group___g_p_i_o___r_e_g_i_s_t_e_r_s_ga305184464592fe039a4e47e9d88bdcc4} 
\#define RCC\+\_\+\+AHB1\+ENR~(\texorpdfstring{$\ast$}{*}(volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*})0x40023830)}



RCC AHB1 peripheral clock enable register. stm32f401re\+\_\+reference.\+pdf -\/ page 118. 

