Return-Path: <intel-gfx-bounces@lists.freedesktop.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id BF26FCA5FD4
	for <intel-gfx@archiver.kernel.org>; Fri,  2 Oct 2026 09:23:44 +0000 (UTC)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 5097510E575;
	Fri,  2 Oct 2026 09:23:44 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.b="GrMvYOuV";
	dkim-atps=neutral
Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.17])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 20BCE10E575;
 Fri,  2 Oct 2026 09:23:43 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1790933024; x=1822469024;
 h=from:to:cc:subject:in-reply-to:references:date:
 message-id:mime-version;
 bh=fqZD82NpxgQR/jsPrwHru+b1JPt8bhuH+lpFZNqUDZ4=;
 b=GrMvYOuVFejmOVpi3/JNSRJeYnh9TjFDs7VhpMz4kmFxfZsZaBAXOiUg
 i5ODeLGf7uMcQVIceEePp9RC6r3ZcGuEosujoaroMGdAhJGYrHCzbRMe+
 z7GF1z0dWWfn5HiQ7eo42768dmMsyFq7SMcUeyZ5G4m6srAKXaqvP6IS6
 rkYMPcVfomwlXdnvNx7ZOFjP2k9b86nMoo54JG9FR2hT7OuiLQl4am91G
 gvuKzws+zaZNznProrrvP9k9Umsobh4ej7Q0h03v4sgeP0cTSbfzptO4D
 8/R+31v0GxbKMCtTaPxLiprPtaphIW7o0v3n1jesm7Wp/6+A31/55MXgD Q==;
X-CSE-ConnectionGUID: S3ORcs56RGaLn2HdRMp3Rg==
X-CSE-MsgGUID: eIpWBHtOT82ifnnc+B6VDw==
X-IronPort-AV: E=McAfee;i="6800,10657,11922"; a="90729059"
X-IronPort-AV: E=Sophos;i="6.27,136,1787036400"; d="scan'208";a="90729059"
Received: from fmviesa002.fm.intel.com ([10.60.135.142])
 by orvoesa109.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 02 Oct 2026 02:23:43 -0700
X-CSE-ConnectionGUID: EGy65sQmQueLZwlYcVKtyA==
X-CSE-MsgGUID: QABvQaNlTyi2We/XyAQRcQ==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.27,136,1787036400"; d="scan'208";a="302464773"
Received: from slindbla-desk.ger.corp.intel.com (HELO localhost)
 ([10.245.244.196])
 by fmviesa002-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 02 Oct 2026 02:23:41 -0700
From: Jani Nikula <jani.nikula@linux.intel.com>
To: FNU VISHWANATHA <fnu.vishwanatha@intel.com>,
 dri-devel@lists.freedesktop.org
Cc: intel-gfx@lists.freedesktop.org, FNU VISHWANATHA
 <fnu.vishwanatha@intel.com>
Subject: Re: [PATCH 2/2] drm/i915/mst: Force link address reprobe after MST
 resume
In-Reply-To: <20261001215705.3891147-2-fnu.vishwanatha@intel.com>
Organization: Intel Finland Oy - BIC 0357606-4 - c/o Alberga Business Park,
 6 krs Bertel Jungin Aukio 5, 02600 Espoo, Finland
References: <20261001215705.3891147-1-fnu.vishwanatha@intel.com>
 <20261001215705.3891147-2-fnu.vishwanatha@intel.com>
Date: Fri, 02 Oct 2026 12:23:38 +0300
Message-ID: <44a15723fd2b9a9152c382dcf8df86e51bfabbe3@intel.com>
MIME-Version: 1.0
Content-Type: text/plain
X-BeenThere: intel-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Intel graphics driver community testing & development
 <intel-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>

On Thu, 01 Oct 2026, FNU VISHWANATHA <fnu.vishwanatha@intel.com> wrote:
> After resume from warm boot/G3, immediately force a topology link address
> reprobe to ensure all MST ports are properly detected. This works around a
> race condition where some MST hubs incorrectly report port status bits before
> their internal state is fully initialized.
>
> By forcing the reprobe immediately after resume, combined with the fix in
> drm_dp_mst_handle_link_address_port() that detects input->output port
> transitions, we ensure that all displays are reliably detected even if the
> hub initially reports incorrect port status.
>
> Signed-off-by: FNU VISHWANATHA <fnu.vishwanatha@intel.com>

Is there a bug report about this with logs?

> ---
>  drivers/gpu/drm/i915/display/intel_dp.c | 18 ++++++++++++++++++
>  1 file changed, 18 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c
> index 3a67990411b3..fceda523efa3 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp.c
> @@ -7088,6 +7088,7 @@ void intel_dp_mst_resume(struct intel_display *display)
>  
>         for_each_intel_encoder(display->drm, encoder) {
>                 struct intel_dp *intel_dp;
> +               struct drm_dp_mst_branch *mstb;
>                 int ret;
>  
>                 if (encoder->type != INTEL_OUTPUT_DDI)
> @@ -7102,6 +7103,23 @@ void intel_dp_mst_resume(struct intel_display *display)
>                 if (ret) {
>                         intel_dp->is_mst = false;
>                         drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst.mgr, false);
> +                       continue;
> +               }
> +
> +               /* After resume, force a link address reprobe to ensure all ports
> +                * are properly detected. This works around a race condition where
> +                * some MST hubs incorrectly report port status bits during warm boot/G3.
> +                * Ref: Sporadic second display not detected after warm boot/G3
> +                */
> +               if (intel_dp->is_mst) {
> +                       mutex_lock(&intel_dp->mst.mgr.lock);
> +                       mstb = intel_dp->mst.mgr.mst_primary;
> +                       if (mstb) {
> +                               drm_dp_mst_topology_get_mstb(mstb);
> +                               mstb->link_address_sent = false;
> +                               drm_dp_mst_topology_put_mstb(mstb);
> +                       }
> +                       mutex_unlock(&intel_dp->mst.mgr.lock);
>                 }
>         }
>  }

-- 
Jani Nikula, Intel
