// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dynamic_routing_apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        sext_ln111,
        weighted_input_7_address0,
        weighted_input_7_ce0,
        weighted_input_7_we0,
        weighted_input_7_d0,
        weighted_input_6_address0,
        weighted_input_6_ce0,
        weighted_input_6_we0,
        weighted_input_6_d0,
        weighted_input_5_address0,
        weighted_input_5_ce0,
        weighted_input_5_we0,
        weighted_input_5_d0,
        weighted_input_4_address0,
        weighted_input_4_ce0,
        weighted_input_4_we0,
        weighted_input_4_d0,
        weighted_input_3_address0,
        weighted_input_3_ce0,
        weighted_input_3_we0,
        weighted_input_3_d0,
        weighted_input_2_address0,
        weighted_input_2_ce0,
        weighted_input_2_we0,
        weighted_input_2_d0,
        weighted_input_1_address0,
        weighted_input_1_ce0,
        weighted_input_1_we0,
        weighted_input_1_d0,
        weighted_input_0_address0,
        weighted_input_0_ce0,
        weighted_input_0_we0,
        weighted_input_0_d0,
        input_mat_address0,
        input_mat_ce0,
        input_mat_q0,
        input_mat_address1,
        input_mat_ce1,
        input_mat_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [511:0] m_axi_gmem1_WDATA;
output  [63:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [511:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [7:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [57:0] sext_ln111;
output  [14:0] weighted_input_7_address0;
output   weighted_input_7_ce0;
output   weighted_input_7_we0;
output  [31:0] weighted_input_7_d0;
output  [14:0] weighted_input_6_address0;
output   weighted_input_6_ce0;
output   weighted_input_6_we0;
output  [31:0] weighted_input_6_d0;
output  [14:0] weighted_input_5_address0;
output   weighted_input_5_ce0;
output   weighted_input_5_we0;
output  [31:0] weighted_input_5_d0;
output  [14:0] weighted_input_4_address0;
output   weighted_input_4_ce0;
output   weighted_input_4_we0;
output  [31:0] weighted_input_4_d0;
output  [14:0] weighted_input_3_address0;
output   weighted_input_3_ce0;
output   weighted_input_3_we0;
output  [31:0] weighted_input_3_d0;
output  [14:0] weighted_input_2_address0;
output   weighted_input_2_ce0;
output   weighted_input_2_we0;
output  [31:0] weighted_input_2_d0;
output  [14:0] weighted_input_1_address0;
output   weighted_input_1_ce0;
output   weighted_input_1_we0;
output  [31:0] weighted_input_1_d0;
output  [14:0] weighted_input_0_address0;
output   weighted_input_0_ce0;
output   weighted_input_0_we0;
output  [31:0] weighted_input_0_d0;
output  [13:0] input_mat_address0;
output   input_mat_ce0;
input  [31:0] input_mat_q0;
output  [13:0] input_mat_address1;
output   input_mat_ce1;
input  [31:0] input_mat_q1;

reg ap_idle;
reg m_axi_gmem1_RREADY;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln111_reg_2135;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    gmem1_blk_n_R;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg   [31:0] reg_923;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] reg_927;
reg   [31:0] reg_931;
reg   [31:0] reg_935;
reg   [31:0] reg_939;
reg   [31:0] reg_943;
reg   [31:0] reg_947;
reg   [31:0] reg_951;
reg   [31:0] reg_955;
reg   [31:0] reg_959;
reg   [31:0] reg_963;
reg   [31:0] reg_967;
reg   [31:0] reg_971;
reg   [31:0] reg_975;
reg   [31:0] reg_979;
reg   [31:0] reg_983;
reg   [31:0] reg_987;
reg   [31:0] reg_991;
reg   [31:0] reg_995;
reg   [31:0] reg_999;
reg   [31:0] reg_1003;
reg   [31:0] reg_1007;
reg   [31:0] reg_1011;
reg   [31:0] reg_1015;
reg   [31:0] reg_1019;
wire   [0:0] icmp_ln111_fu_1045_p2;
wire   [0:0] icmp_ln113_fu_1060_p2;
reg   [0:0] icmp_ln113_reg_2139;
wire   [10:0] select_ln111_fu_1066_p3;
reg   [10:0] select_ln111_reg_2144;
wire   [31:0] weight_buffer_fu_1122_p1;
reg   [31:0] weight_buffer_reg_2170;
reg   [31:0] input_mat_load_6_reg_2185;
reg   [31:0] input_mat_load_7_reg_2190;
wire   [31:0] weight_buffer_121_fu_1150_p1;
reg   [31:0] weight_buffer_121_reg_2195;
reg   [31:0] weight_buffer_16_reg_2200;
reg   [31:0] weight_buffer_17_reg_2205;
reg   [31:0] weight_buffer_18_reg_2210;
reg   [31:0] weight_buffer_19_reg_2215;
wire  signed [47:0] sext_ln141_1_fu_1158_p1;
reg  signed [47:0] sext_ln141_1_reg_2220;
wire  signed [47:0] sext_ln141_3_fu_1169_p1;
reg  signed [47:0] sext_ln141_3_reg_2229;
wire  signed [47:0] sext_ln141_13_fu_1204_p1;
reg  signed [47:0] sext_ln141_13_reg_2247;
wire  signed [47:0] sext_ln141_15_fu_1214_p1;
reg  signed [47:0] sext_ln141_15_reg_2254;
wire   [31:0] grp_fu_704_p2;
reg   [31:0] add_ln143_reg_2261;
wire   [31:0] grp_fu_710_p2;
reg   [31:0] add_ln143_4_reg_2266;
wire   [31:0] grp_fu_756_p2;
reg   [31:0] add_ln143_7_reg_2271;
wire   [31:0] grp_fu_762_p2;
reg   [31:0] add_ln143_11_reg_2276;
wire   [31:0] weight_buffer_122_fu_1239_p1;
reg   [31:0] weight_buffer_122_reg_2281;
reg   [31:0] weight_buffer_33_reg_2286;
reg   [31:0] weight_buffer_34_reg_2291;
wire  signed [47:0] sext_ln141_5_fu_1248_p1;
reg  signed [47:0] sext_ln141_5_reg_2296;
wire  signed [47:0] sext_ln141_7_fu_1261_p1;
reg  signed [47:0] sext_ln141_7_reg_2302;
wire   [31:0] add_ln143_1_fu_1293_p2;
reg   [31:0] add_ln143_1_reg_2318;
reg   [31:0] add_ln143_8_reg_2323;
reg   [31:0] add_ln143_14_reg_2328;
reg   [31:0] add_ln143_15_reg_2333;
wire   [31:0] add_ln143_18_fu_1336_p2;
reg   [31:0] add_ln143_18_reg_2338;
wire   [31:0] add_ln143_21_fu_1372_p2;
reg   [31:0] add_ln143_21_reg_2343;
wire   [31:0] add_ln143_22_fu_1378_p2;
reg   [31:0] add_ln143_22_reg_2348;
wire   [31:0] grp_fu_848_p2;
reg   [31:0] add_ln143_25_reg_2353;
wire   [31:0] weight_buffer_123_fu_1426_p1;
reg   [31:0] weight_buffer_123_reg_2358;
wire   [63:0] zext_ln141_fu_1447_p1;
reg   [63:0] zext_ln141_reg_2363;
wire  signed [47:0] sext_ln141_9_fu_1461_p1;
reg  signed [47:0] sext_ln141_9_reg_2370;
wire  signed [47:0] sext_ln141_11_fu_1475_p1;
reg  signed [47:0] sext_ln141_11_reg_2376;
reg   [13:0] tmp_reg_2382;
wire   [31:0] weight_buffer_124_fu_1646_p1;
reg   [31:0] weight_buffer_124_reg_2387;
wire   [31:0] weight_buffer_125_fu_1729_p1;
reg   [31:0] weight_buffer_125_reg_2392;
wire   [63:0] zext_ln146_fu_1819_p1;
reg   [63:0] zext_ln146_reg_2397;
wire   [31:0] weight_buffer_126_fu_1824_p1;
reg   [31:0] weight_buffer_126_reg_2408;
wire   [31:0] weight_buffer_127_fu_1907_p1;
reg   [31:0] weight_buffer_127_reg_2413;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln141_6_fu_1082_p1;
wire   [63:0] zext_ln141_7_fu_1095_p1;
wire   [63:0] zext_ln130_fu_1133_p1;
wire   [63:0] zext_ln141_1_fu_1145_p1;
wire   [63:0] zext_ln141_2_fu_1182_p1;
wire   [63:0] zext_ln141_3_fu_1194_p1;
wire   [63:0] zext_ln141_4_fu_1276_p1;
wire   [63:0] zext_ln141_5_fu_1288_p1;
reg   [10:0] j_fu_186;
wire   [10:0] add_ln113_fu_1100_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_j_load;
reg   [3:0] i_fu_190;
wire   [3:0] select_ln111_1_fu_1393_p3;
reg   [13:0] indvar_flatten_fu_194;
wire   [13:0] add_ln111_fu_1051_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten_load;
reg    input_mat_ce1_local;
reg   [13:0] input_mat_address1_local;
reg    input_mat_ce0_local;
reg   [13:0] input_mat_address0_local;
reg    weighted_input_0_we0_local;
reg   [31:0] weighted_input_0_d0_local;
wire   [31:0] add_ln143_6_fu_1499_p2;
reg    weighted_input_0_ce0_local;
reg   [14:0] weighted_input_0_address0_local;
wire   [31:0] grp_fu_890_p2;
reg    weighted_input_1_we0_local;
reg   [31:0] weighted_input_1_d0_local;
wire   [31:0] add_ln143_13_fu_1531_p2;
reg    weighted_input_1_ce0_local;
reg   [14:0] weighted_input_1_address0_local;
wire   [31:0] grp_fu_913_p2;
reg    weighted_input_2_we0_local;
reg   [31:0] weighted_input_2_d0_local;
wire   [31:0] add_ln143_20_fu_1555_p2;
reg    weighted_input_2_ce0_local;
reg   [14:0] weighted_input_2_address0_local;
reg    weighted_input_3_we0_local;
reg   [31:0] weighted_input_3_d0_local;
wire   [31:0] add_ln143_27_fu_1587_p2;
reg    weighted_input_3_ce0_local;
reg   [14:0] weighted_input_3_address0_local;
reg    weighted_input_4_we0_local;
reg    weighted_input_4_ce0_local;
reg   [14:0] weighted_input_4_address0_local;
reg    weighted_input_5_we0_local;
reg    weighted_input_5_ce0_local;
reg   [14:0] weighted_input_5_address0_local;
reg    weighted_input_6_we0_local;
reg    weighted_input_6_ce0_local;
reg   [14:0] weighted_input_6_address0_local;
reg    weighted_input_7_we0_local;
reg   [31:0] weighted_input_7_d0_local;
reg    weighted_input_7_ce0_local;
reg   [14:0] weighted_input_7_address0_local;
reg  signed [31:0] grp_fu_450_p0;
reg  signed [31:0] grp_fu_450_p1;
wire  signed [47:0] sext_ln141_fu_1154_p1;
wire  signed [47:0] sext_ln141_4_fu_1243_p1;
wire  signed [47:0] sext_ln141_8_fu_1456_p1;
wire  signed [47:0] sext_ln141_48_fu_1650_p1;
wire  signed [47:0] sext_ln141_64_fu_1733_p1;
wire  signed [47:0] sext_ln141_80_fu_1828_p1;
wire  signed [47:0] sext_ln141_96_fu_1911_p1;
wire  signed [47:0] sext_ln141_112_fu_1990_p1;
reg  signed [31:0] grp_fu_454_p0;
reg  signed [31:0] grp_fu_454_p1;
wire  signed [47:0] sext_ln141_2_fu_1164_p1;
wire  signed [47:0] sext_ln141_6_fu_1256_p1;
wire  signed [47:0] sext_ln141_10_fu_1470_p1;
wire  signed [47:0] sext_ln141_49_fu_1655_p1;
wire  signed [47:0] sext_ln141_65_fu_1738_p1;
wire  signed [47:0] sext_ln141_81_fu_1833_p1;
wire  signed [47:0] sext_ln141_97_fu_1916_p1;
wire  signed [47:0] sext_ln141_113_fu_1995_p1;
reg  signed [31:0] grp_fu_458_p0;
reg  signed [31:0] grp_fu_458_p1;
wire  signed [47:0] sext_ln141_12_fu_1199_p1;
wire  signed [47:0] sext_ln141_18_fu_1299_p1;
wire  signed [47:0] sext_ln141_20_fu_1506_p1;
wire  signed [47:0] sext_ln141_50_fu_1660_p1;
wire  signed [47:0] sext_ln141_66_fu_1743_p1;
wire  signed [47:0] sext_ln141_82_fu_1838_p1;
wire  signed [47:0] sext_ln141_98_fu_1921_p1;
wire  signed [47:0] sext_ln141_114_fu_2000_p1;
reg  signed [31:0] grp_fu_462_p0;
reg  signed [31:0] grp_fu_462_p1;
wire  signed [47:0] sext_ln141_14_fu_1209_p1;
wire  signed [47:0] sext_ln141_19_fu_1304_p1;
wire  signed [47:0] sext_ln141_21_fu_1511_p1;
wire  signed [47:0] sext_ln141_51_fu_1665_p1;
wire  signed [47:0] sext_ln141_67_fu_1748_p1;
wire  signed [47:0] sext_ln141_83_fu_1843_p1;
wire  signed [47:0] sext_ln141_99_fu_1926_p1;
wire  signed [47:0] sext_ln141_115_fu_2005_p1;
reg  signed [31:0] grp_fu_466_p0;
reg  signed [31:0] grp_fu_466_p1;
wire  signed [47:0] sext_ln141_16_fu_1219_p1;
wire  signed [47:0] sext_ln141_24_fu_1309_p1;
wire  signed [47:0] sext_ln141_28_fu_1538_p1;
wire  signed [47:0] sext_ln141_52_fu_1670_p1;
wire  signed [47:0] sext_ln141_68_fu_1753_p1;
wire  signed [47:0] sext_ln141_84_fu_1848_p1;
wire  signed [47:0] sext_ln141_100_fu_1931_p1;
wire  signed [47:0] sext_ln141_116_fu_2010_p1;
reg  signed [31:0] grp_fu_470_p0;
reg  signed [31:0] grp_fu_470_p1;
wire  signed [47:0] sext_ln141_17_fu_1224_p1;
wire  signed [47:0] sext_ln141_25_fu_1313_p1;
wire  signed [47:0] sext_ln141_29_fu_1542_p1;
wire  signed [47:0] sext_ln141_53_fu_1675_p1;
wire  signed [47:0] sext_ln141_69_fu_1758_p1;
wire  signed [47:0] sext_ln141_85_fu_1853_p1;
wire  signed [47:0] sext_ln141_101_fu_1936_p1;
wire  signed [47:0] sext_ln141_117_fu_2015_p1;
reg  signed [31:0] grp_fu_474_p0;
reg  signed [31:0] grp_fu_474_p1;
wire  signed [47:0] sext_ln141_22_fu_1229_p1;
wire  signed [47:0] sext_ln141_26_fu_1318_p1;
wire  signed [47:0] sext_ln141_36_fu_1562_p1;
wire  signed [47:0] sext_ln141_54_fu_1680_p1;
wire  signed [47:0] sext_ln141_70_fu_1763_p1;
wire  signed [47:0] sext_ln141_86_fu_1858_p1;
wire  signed [47:0] sext_ln141_102_fu_1941_p1;
wire  signed [47:0] sext_ln141_118_fu_2020_p1;
reg  signed [31:0] grp_fu_478_p0;
reg  signed [31:0] grp_fu_478_p1;
wire  signed [47:0] sext_ln141_23_fu_1234_p1;
wire  signed [47:0] sext_ln141_27_fu_1322_p1;
wire  signed [47:0] sext_ln141_37_fu_1567_p1;
wire  signed [47:0] sext_ln141_55_fu_1685_p1;
wire  signed [47:0] sext_ln141_71_fu_1768_p1;
wire  signed [47:0] sext_ln141_87_fu_1863_p1;
wire  signed [47:0] sext_ln141_103_fu_1946_p1;
wire  signed [47:0] sext_ln141_119_fu_2025_p1;
reg  signed [31:0] grp_fu_482_p0;
wire  signed [47:0] sext_ln141_128_fu_2069_p1;
reg  signed [31:0] grp_fu_482_p1;
wire  signed [47:0] sext_ln141_30_fu_1326_p1;
wire  signed [47:0] sext_ln141_40_fu_1594_p1;
wire  signed [47:0] sext_ln141_56_fu_1690_p1;
wire  signed [47:0] sext_ln141_72_fu_1773_p1;
wire  signed [47:0] sext_ln141_88_fu_1868_p1;
wire  signed [47:0] sext_ln141_104_fu_1951_p1;
wire  signed [47:0] sext_ln141_120_fu_2030_p1;
reg  signed [31:0] grp_fu_486_p0;
reg  signed [31:0] grp_fu_486_p1;
wire  signed [47:0] sext_ln141_31_fu_1331_p1;
wire  signed [47:0] sext_ln141_41_fu_1598_p1;
wire  signed [47:0] sext_ln141_57_fu_1694_p1;
wire  signed [47:0] sext_ln141_73_fu_1777_p1;
wire  signed [47:0] sext_ln141_89_fu_1872_p1;
wire  signed [47:0] sext_ln141_105_fu_1955_p1;
wire  signed [47:0] sext_ln141_121_fu_2034_p1;
wire  signed [47:0] sext_ln141_129_fu_2074_p1;
reg  signed [31:0] grp_fu_490_p0;
reg  signed [31:0] grp_fu_490_p1;
wire  signed [47:0] sext_ln141_32_fu_1342_p1;
wire  signed [47:0] sext_ln141_42_fu_1603_p1;
wire  signed [47:0] sext_ln141_58_fu_1699_p1;
wire  signed [47:0] sext_ln141_74_fu_1782_p1;
wire  signed [47:0] sext_ln141_90_fu_1877_p1;
wire  signed [47:0] sext_ln141_106_fu_1960_p1;
wire  signed [47:0] sext_ln141_122_fu_2039_p1;
wire  signed [47:0] sext_ln141_130_fu_2079_p1;
reg  signed [31:0] grp_fu_494_p0;
reg  signed [31:0] grp_fu_494_p1;
wire  signed [47:0] sext_ln141_33_fu_1347_p1;
wire  signed [47:0] sext_ln141_43_fu_1608_p1;
wire  signed [47:0] sext_ln141_59_fu_1704_p1;
wire  signed [47:0] sext_ln141_75_fu_1787_p1;
wire  signed [47:0] sext_ln141_91_fu_1882_p1;
wire  signed [47:0] sext_ln141_107_fu_1965_p1;
wire  signed [47:0] sext_ln141_123_fu_2044_p1;
wire  signed [47:0] sext_ln141_131_fu_2084_p1;
reg  signed [31:0] grp_fu_498_p0;
reg  signed [31:0] grp_fu_498_p1;
wire  signed [47:0] sext_ln141_34_fu_1352_p1;
wire  signed [47:0] sext_ln141_44_fu_1613_p1;
wire  signed [47:0] sext_ln141_60_fu_1709_p1;
wire  signed [47:0] sext_ln141_76_fu_1792_p1;
wire  signed [47:0] sext_ln141_92_fu_1887_p1;
wire  signed [47:0] sext_ln141_108_fu_1970_p1;
wire  signed [47:0] sext_ln141_124_fu_2049_p1;
wire  signed [47:0] sext_ln141_132_fu_2089_p1;
reg  signed [31:0] grp_fu_502_p0;
reg  signed [31:0] grp_fu_502_p1;
wire  signed [47:0] sext_ln141_35_fu_1357_p1;
wire  signed [47:0] sext_ln141_45_fu_1617_p1;
wire  signed [47:0] sext_ln141_61_fu_1714_p1;
wire  signed [47:0] sext_ln141_77_fu_1797_p1;
wire  signed [47:0] sext_ln141_93_fu_1892_p1;
wire  signed [47:0] sext_ln141_109_fu_1975_p1;
wire  signed [47:0] sext_ln141_125_fu_2054_p1;
wire  signed [47:0] sext_ln141_133_fu_2094_p1;
wire  signed [31:0] grp_fu_506_p0;
reg  signed [31:0] grp_fu_506_p1;
wire  signed [47:0] sext_ln141_38_fu_1362_p1;
wire  signed [47:0] sext_ln141_46_fu_1621_p1;
wire  signed [47:0] sext_ln141_62_fu_1719_p1;
wire  signed [47:0] sext_ln141_78_fu_1802_p1;
wire  signed [47:0] sext_ln141_94_fu_1897_p1;
wire  signed [47:0] sext_ln141_110_fu_1980_p1;
wire  signed [47:0] sext_ln141_126_fu_2059_p1;
wire  signed [47:0] sext_ln141_134_fu_2099_p1;
wire  signed [31:0] grp_fu_510_p0;
reg  signed [31:0] grp_fu_510_p1;
wire  signed [47:0] sext_ln141_39_fu_1367_p1;
wire  signed [47:0] sext_ln141_47_fu_1626_p1;
wire  signed [47:0] sext_ln141_63_fu_1724_p1;
wire  signed [47:0] sext_ln141_79_fu_1807_p1;
wire  signed [47:0] sext_ln141_95_fu_1902_p1;
wire  signed [47:0] sext_ln141_111_fu_1985_p1;
wire  signed [47:0] sext_ln141_127_fu_2064_p1;
wire  signed [47:0] sext_ln141_135_fu_2104_p1;
wire   [47:0] grp_fu_450_p2;
wire   [47:0] grp_fu_454_p2;
wire   [47:0] grp_fu_458_p2;
wire   [47:0] grp_fu_462_p2;
wire   [31:0] grp_fu_674_p4;
wire   [31:0] grp_fu_664_p4;
wire   [31:0] grp_fu_684_p4;
wire   [31:0] grp_fu_694_p4;
wire   [47:0] grp_fu_466_p2;
wire   [47:0] grp_fu_470_p2;
wire   [47:0] grp_fu_474_p2;
wire   [47:0] grp_fu_478_p2;
wire   [31:0] grp_fu_726_p4;
wire   [31:0] grp_fu_716_p4;
wire   [31:0] grp_fu_736_p4;
wire   [31:0] grp_fu_746_p4;
wire   [47:0] grp_fu_482_p2;
wire   [47:0] grp_fu_486_p2;
wire   [47:0] grp_fu_490_p2;
wire   [47:0] grp_fu_494_p2;
wire   [47:0] grp_fu_498_p2;
wire   [47:0] grp_fu_502_p2;
wire   [47:0] grp_fu_506_p2;
wire   [47:0] grp_fu_510_p2;
wire   [31:0] grp_fu_828_p4;
wire   [31:0] grp_fu_838_p4;
wire   [31:0] grp_fu_778_p4;
wire   [31:0] grp_fu_768_p4;
wire   [31:0] grp_fu_788_p4;
wire   [31:0] grp_fu_798_p4;
wire   [31:0] grp_fu_866_p2;
wire   [31:0] grp_fu_860_p2;
wire   [31:0] grp_fu_808_p4;
wire   [31:0] grp_fu_818_p4;
wire   [31:0] grp_fu_878_p2;
wire   [31:0] grp_fu_884_p2;
wire   [31:0] grp_fu_872_p2;
wire   [31:0] grp_fu_854_p2;
wire   [31:0] grp_fu_907_p2;
wire   [31:0] grp_fu_901_p2;
wire   [13:0] or_ln141_5_fu_1074_p3;
wire   [13:0] or_ln141_6_fu_1087_p3;
wire   [13:0] shl_ln_fu_1126_p3;
wire   [13:0] or_ln_fu_1138_p3;
wire   [13:0] or_ln141_1_fu_1175_p3;
wire   [13:0] or_ln141_2_fu_1187_p3;
wire   [13:0] or_ln141_3_fu_1269_p3;
wire   [13:0] or_ln141_4_fu_1281_p3;
wire   [3:0] add_ln111_1_fu_1387_p2;
wire   [11:0] tmp_120_fu_1408_p3;
wire   [14:0] p_shl_fu_1400_p3;
wire   [14:0] zext_ln113_fu_1416_p1;
wire   [11:0] shl_ln3_fu_1430_p3;
wire   [14:0] zext_ln130_1_fu_1437_p1;
wire   [14:0] add_ln113_1_fu_1420_p2;
wire   [14:0] add_ln130_fu_1441_p2;
wire   [31:0] add_ln143_3_fu_1488_p2;
wire   [31:0] add_ln143_5_fu_1494_p2;
wire   [31:0] add_ln143_2_fu_1484_p2;
wire   [31:0] add_ln143_10_fu_1520_p2;
wire   [31:0] add_ln143_12_fu_1526_p2;
wire   [31:0] add_ln143_9_fu_1516_p2;
wire   [31:0] add_ln143_19_fu_1550_p2;
wire   [31:0] add_ln143_16_fu_1546_p2;
wire   [31:0] add_ln143_24_fu_1576_p2;
wire   [31:0] add_ln143_26_fu_1582_p2;
wire   [31:0] add_ln143_23_fu_1572_p2;
wire   [14:0] or_ln1_fu_1812_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_186 = 11'd0;
#0 i_fu_190 = 4'd0;
#0 indvar_flatten_fu_194 = 14'd0;
#0 ap_done_reg = 1'b0;
end

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U4(
    .din0(grp_fu_450_p0),
    .din1(grp_fu_450_p1),
    .dout(grp_fu_450_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U5(
    .din0(grp_fu_454_p0),
    .din1(grp_fu_454_p1),
    .dout(grp_fu_454_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U6(
    .din0(grp_fu_458_p0),
    .din1(grp_fu_458_p1),
    .dout(grp_fu_458_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U7(
    .din0(grp_fu_462_p0),
    .din1(grp_fu_462_p1),
    .dout(grp_fu_462_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U8(
    .din0(grp_fu_466_p0),
    .din1(grp_fu_466_p1),
    .dout(grp_fu_466_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U9(
    .din0(grp_fu_470_p0),
    .din1(grp_fu_470_p1),
    .dout(grp_fu_470_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U10(
    .din0(grp_fu_474_p0),
    .din1(grp_fu_474_p1),
    .dout(grp_fu_474_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U11(
    .din0(grp_fu_478_p0),
    .din1(grp_fu_478_p1),
    .dout(grp_fu_478_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U12(
    .din0(grp_fu_482_p0),
    .din1(grp_fu_482_p1),
    .dout(grp_fu_482_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U13(
    .din0(grp_fu_486_p0),
    .din1(grp_fu_486_p1),
    .dout(grp_fu_486_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U14(
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .dout(grp_fu_490_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U15(
    .din0(grp_fu_494_p0),
    .din1(grp_fu_494_p1),
    .dout(grp_fu_494_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U16(
    .din0(grp_fu_498_p0),
    .din1(grp_fu_498_p1),
    .dout(grp_fu_498_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U17(
    .din0(grp_fu_502_p0),
    .din1(grp_fu_502_p1),
    .dout(grp_fu_502_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U18(
    .din0(grp_fu_506_p0),
    .din1(grp_fu_506_p1),
    .dout(grp_fu_506_p2)
);

dynamic_routing_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U19(
    .din0(grp_fu_510_p0),
    .din1(grp_fu_510_p1),
    .dout(grp_fu_510_p2)
);

dynamic_routing_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_fu_190 <= 4'd0;
    end else if (((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        i_fu_190 <= select_ln111_1_fu_1393_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln111_fu_1045_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_194 <= add_ln111_fu_1051_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_194 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln111_fu_1045_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_186 <= add_ln113_fu_1100_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_186 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln143_11_reg_2276 <= grp_fu_762_p2;
        add_ln143_4_reg_2266 <= grp_fu_710_p2;
        add_ln143_7_reg_2271 <= grp_fu_756_p2;
        add_ln143_reg_2261 <= grp_fu_704_p2;
        weight_buffer_16_reg_2200 <= {{m_axi_gmem1_RDATA[95:64]}};
        weight_buffer_17_reg_2205 <= {{m_axi_gmem1_RDATA[127:96]}};
        weight_buffer_18_reg_2210 <= {{m_axi_gmem1_RDATA[159:128]}};
        weight_buffer_19_reg_2215 <= {{m_axi_gmem1_RDATA[191:160]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln143_14_reg_2328 <= grp_fu_756_p2;
        add_ln143_15_reg_2333 <= grp_fu_762_p2;
        add_ln143_25_reg_2353 <= grp_fu_848_p2;
        add_ln143_8_reg_2323 <= grp_fu_710_p2;
        weight_buffer_33_reg_2286 <= {{m_axi_gmem1_RDATA[159:128]}};
        weight_buffer_34_reg_2291 <= {{m_axi_gmem1_RDATA[191:160]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln143_18_reg_2338 <= add_ln143_18_fu_1336_p2;
        add_ln143_1_reg_2318 <= add_ln143_1_fu_1293_p2;
        add_ln143_21_reg_2343 <= add_ln143_21_fu_1372_p2;
        add_ln143_22_reg_2348 <= add_ln143_22_fu_1378_p2;
        sext_ln141_5_reg_2296 <= sext_ln141_5_fu_1248_p1;
        sext_ln141_7_reg_2302 <= sext_ln141_7_fu_1261_p1;
        weight_buffer_122_reg_2281 <= weight_buffer_122_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln111_reg_2135 <= icmp_ln111_fu_1045_p2;
        icmp_ln113_reg_2139 <= icmp_ln113_fu_1060_p2;
        select_ln111_reg_2144 <= select_ln111_fu_1066_p3;
        weight_buffer_127_reg_2413 <= weight_buffer_127_fu_1907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        input_mat_load_6_reg_2185 <= input_mat_q1;
        input_mat_load_7_reg_2190 <= input_mat_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_1003 <= {{m_axi_gmem1_RDATA[447:416]}};
        reg_999 <= {{m_axi_gmem1_RDATA[415:384]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_1007 <= {{m_axi_gmem1_RDATA[287:256]}};
        reg_1011 <= {{m_axi_gmem1_RDATA[319:288]}};
        reg_1015 <= {{m_axi_gmem1_RDATA[479:448]}};
        reg_1019 <= {{m_axi_gmem1_RDATA[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_923 <= {{m_axi_gmem1_RDATA[63:32]}};
        reg_943 <= {{m_axi_gmem1_RDATA[223:192]}};
        reg_947 <= {{m_axi_gmem1_RDATA[255:224]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_927 <= {{m_axi_gmem1_RDATA[95:64]}};
        reg_931 <= {{m_axi_gmem1_RDATA[127:96]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_935 <= {{m_axi_gmem1_RDATA[159:128]}};
        reg_939 <= {{m_axi_gmem1_RDATA[191:160]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_951 <= {{m_axi_gmem1_RDATA[287:256]}};
        reg_955 <= {{m_axi_gmem1_RDATA[319:288]}};
        reg_975 <= {{m_axi_gmem1_RDATA[479:448]}};
        reg_979 <= {{m_axi_gmem1_RDATA[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_959 <= {{m_axi_gmem1_RDATA[351:320]}};
        reg_963 <= {{m_axi_gmem1_RDATA[383:352]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_967 <= {{m_axi_gmem1_RDATA[415:384]}};
        reg_971 <= {{m_axi_gmem1_RDATA[447:416]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_983 <= {{m_axi_gmem1_RDATA[351:320]}};
        reg_987 <= {{m_axi_gmem1_RDATA[383:352]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_991 <= {{m_axi_gmem1_RDATA[415:384]}};
        reg_995 <= {{m_axi_gmem1_RDATA[447:416]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        sext_ln141_11_reg_2376 <= sext_ln141_11_fu_1475_p1;
        sext_ln141_9_reg_2370 <= sext_ln141_9_fu_1461_p1;
        tmp_reg_2382 <= {{add_ln130_fu_1441_p2[14:1]}};
        weight_buffer_123_reg_2358 <= weight_buffer_123_fu_1426_p1;
        zext_ln141_reg_2363[14 : 1] <= zext_ln141_fu_1447_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        sext_ln141_13_reg_2247 <= sext_ln141_13_fu_1204_p1;
        sext_ln141_15_reg_2254 <= sext_ln141_15_fu_1214_p1;
        sext_ln141_1_reg_2220 <= sext_ln141_1_fu_1158_p1;
        sext_ln141_3_reg_2229 <= sext_ln141_3_fu_1169_p1;
        weight_buffer_121_reg_2195 <= weight_buffer_121_fu_1150_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        weight_buffer_124_reg_2387 <= weight_buffer_124_fu_1646_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        weight_buffer_125_reg_2392 <= weight_buffer_125_fu_1729_p1;
        zext_ln146_reg_2397[14 : 1] <= zext_ln146_fu_1819_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        weight_buffer_126_reg_2408 <= weight_buffer_126_fu_1824_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        weight_buffer_reg_2170 <= weight_buffer_fu_1122_p1;
    end
end

always @ (*) begin
    if (((icmp_ln111_reg_2135 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_194;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 11'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_186;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == 
    ap_block_pp0_stage0)))) begin
        gmem1_blk_n_R = m_axi_gmem1_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_450_p0 = sext_ln141_1_reg_2220;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_450_p0 = sext_ln141_9_fu_1461_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_450_p0 = sext_ln141_5_fu_1248_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_450_p0 = sext_ln141_1_fu_1158_p1;
    end else begin
        grp_fu_450_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_450_p1 = sext_ln141_112_fu_1990_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_450_p1 = sext_ln141_96_fu_1911_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_450_p1 = sext_ln141_80_fu_1828_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_450_p1 = sext_ln141_64_fu_1733_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_450_p1 = sext_ln141_48_fu_1650_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_450_p1 = sext_ln141_8_fu_1456_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_450_p1 = sext_ln141_4_fu_1243_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_450_p1 = sext_ln141_fu_1154_p1;
    end else begin
        grp_fu_450_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_454_p0 = sext_ln141_3_reg_2229;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_454_p0 = sext_ln141_11_fu_1475_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_454_p0 = sext_ln141_7_fu_1261_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_454_p0 = sext_ln141_3_fu_1169_p1;
    end else begin
        grp_fu_454_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_454_p1 = sext_ln141_113_fu_1995_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_454_p1 = sext_ln141_97_fu_1916_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_454_p1 = sext_ln141_81_fu_1833_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_454_p1 = sext_ln141_65_fu_1738_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_454_p1 = sext_ln141_49_fu_1655_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_454_p1 = sext_ln141_10_fu_1470_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_454_p1 = sext_ln141_6_fu_1256_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_454_p1 = sext_ln141_2_fu_1164_p1;
    end else begin
        grp_fu_454_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_458_p0 = sext_ln141_5_reg_2296;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_458_p0 = sext_ln141_9_fu_1461_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_458_p0 = sext_ln141_5_fu_1248_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_458_p0 = sext_ln141_13_fu_1204_p1;
    end else begin
        grp_fu_458_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_458_p1 = sext_ln141_114_fu_2000_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_458_p1 = sext_ln141_98_fu_1921_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_458_p1 = sext_ln141_82_fu_1838_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_458_p1 = sext_ln141_66_fu_1743_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_458_p1 = sext_ln141_50_fu_1660_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_458_p1 = sext_ln141_20_fu_1506_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_458_p1 = sext_ln141_18_fu_1299_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_458_p1 = sext_ln141_12_fu_1199_p1;
    end else begin
        grp_fu_458_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_462_p0 = sext_ln141_7_reg_2302;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_462_p0 = sext_ln141_11_fu_1475_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_462_p0 = sext_ln141_7_fu_1261_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_462_p0 = sext_ln141_15_fu_1214_p1;
    end else begin
        grp_fu_462_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_462_p1 = sext_ln141_115_fu_2005_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_462_p1 = sext_ln141_99_fu_1926_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_462_p1 = sext_ln141_83_fu_1843_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_462_p1 = sext_ln141_67_fu_1748_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_462_p1 = sext_ln141_51_fu_1665_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_462_p1 = sext_ln141_21_fu_1511_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_462_p1 = sext_ln141_19_fu_1304_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_462_p1 = sext_ln141_14_fu_1209_p1;
    end else begin
        grp_fu_462_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_466_p0 = sext_ln141_9_reg_2370;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_466_p0 = sext_ln141_9_fu_1461_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_466_p0 = sext_ln141_1_reg_2220;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_466_p0 = sext_ln141_1_fu_1158_p1;
    end else begin
        grp_fu_466_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_466_p1 = sext_ln141_116_fu_2010_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_466_p1 = sext_ln141_100_fu_1931_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_466_p1 = sext_ln141_84_fu_1848_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_466_p1 = sext_ln141_68_fu_1753_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_466_p1 = sext_ln141_52_fu_1670_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_466_p1 = sext_ln141_28_fu_1538_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_466_p1 = sext_ln141_24_fu_1309_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_466_p1 = sext_ln141_16_fu_1219_p1;
    end else begin
        grp_fu_466_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_470_p0 = sext_ln141_11_reg_2376;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_470_p0 = sext_ln141_11_fu_1475_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_470_p0 = sext_ln141_3_reg_2229;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_470_p0 = sext_ln141_3_fu_1169_p1;
    end else begin
        grp_fu_470_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_470_p1 = sext_ln141_117_fu_2015_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_470_p1 = sext_ln141_101_fu_1936_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_470_p1 = sext_ln141_85_fu_1853_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_470_p1 = sext_ln141_69_fu_1758_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_470_p1 = sext_ln141_53_fu_1675_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_470_p1 = sext_ln141_29_fu_1542_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_470_p1 = sext_ln141_25_fu_1313_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_470_p1 = sext_ln141_17_fu_1224_p1;
    end else begin
        grp_fu_470_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_474_p0 = sext_ln141_13_reg_2247;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_474_p0 = sext_ln141_9_fu_1461_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_474_p0 = sext_ln141_5_fu_1248_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_474_p0 = sext_ln141_13_fu_1204_p1;
    end else begin
        grp_fu_474_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_474_p1 = sext_ln141_118_fu_2020_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_474_p1 = sext_ln141_102_fu_1941_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_474_p1 = sext_ln141_86_fu_1858_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_474_p1 = sext_ln141_70_fu_1763_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_474_p1 = sext_ln141_54_fu_1680_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_474_p1 = sext_ln141_36_fu_1562_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_474_p1 = sext_ln141_26_fu_1318_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_474_p1 = sext_ln141_22_fu_1229_p1;
    end else begin
        grp_fu_474_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_478_p0 = sext_ln141_15_reg_2254;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_478_p0 = sext_ln141_11_fu_1475_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_478_p0 = sext_ln141_7_fu_1261_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_478_p0 = sext_ln141_15_fu_1214_p1;
    end else begin
        grp_fu_478_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_478_p1 = sext_ln141_119_fu_2025_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_478_p1 = sext_ln141_103_fu_1946_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_478_p1 = sext_ln141_87_fu_1863_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_478_p1 = sext_ln141_71_fu_1768_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_478_p1 = sext_ln141_55_fu_1685_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_478_p1 = sext_ln141_37_fu_1567_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_478_p1 = sext_ln141_27_fu_1322_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_478_p1 = sext_ln141_23_fu_1234_p1;
    end else begin
        grp_fu_478_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_482_p0 = sext_ln141_128_fu_2069_p1;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_482_p0 = sext_ln141_1_reg_2220;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_482_p0 = sext_ln141_13_reg_2247;
    end else begin
        grp_fu_482_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_482_p1 = sext_ln141_1_reg_2220;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_482_p1 = sext_ln141_120_fu_2030_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_482_p1 = sext_ln141_104_fu_1951_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_482_p1 = sext_ln141_88_fu_1868_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_482_p1 = sext_ln141_72_fu_1773_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_482_p1 = sext_ln141_56_fu_1690_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_482_p1 = sext_ln141_40_fu_1594_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_482_p1 = sext_ln141_30_fu_1326_p1;
    end else begin
        grp_fu_482_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_486_p0 = sext_ln141_3_reg_2229;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_486_p0 = sext_ln141_15_reg_2254;
    end else begin
        grp_fu_486_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_486_p1 = sext_ln141_129_fu_2074_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_486_p1 = sext_ln141_121_fu_2034_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_486_p1 = sext_ln141_105_fu_1955_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_486_p1 = sext_ln141_89_fu_1872_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_486_p1 = sext_ln141_73_fu_1777_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_486_p1 = sext_ln141_57_fu_1694_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_486_p1 = sext_ln141_41_fu_1598_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_486_p1 = sext_ln141_31_fu_1331_p1;
    end else begin
        grp_fu_486_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_490_p0 = sext_ln141_5_reg_2296;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_490_p0 = sext_ln141_1_reg_2220;
    end else begin
        grp_fu_490_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_490_p1 = sext_ln141_130_fu_2079_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_490_p1 = sext_ln141_122_fu_2039_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_490_p1 = sext_ln141_106_fu_1960_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_490_p1 = sext_ln141_90_fu_1877_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_490_p1 = sext_ln141_74_fu_1782_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_490_p1 = sext_ln141_58_fu_1699_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_490_p1 = sext_ln141_42_fu_1603_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_490_p1 = sext_ln141_32_fu_1342_p1;
    end else begin
        grp_fu_490_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_494_p0 = sext_ln141_7_reg_2302;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_494_p0 = sext_ln141_3_reg_2229;
    end else begin
        grp_fu_494_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_494_p1 = sext_ln141_131_fu_2084_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_494_p1 = sext_ln141_123_fu_2044_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_494_p1 = sext_ln141_107_fu_1965_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_494_p1 = sext_ln141_91_fu_1882_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_494_p1 = sext_ln141_75_fu_1787_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_494_p1 = sext_ln141_59_fu_1704_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_494_p1 = sext_ln141_43_fu_1608_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_494_p1 = sext_ln141_33_fu_1347_p1;
    end else begin
        grp_fu_494_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_498_p0 = sext_ln141_9_reg_2370;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_498_p0 = sext_ln141_9_fu_1461_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_498_p0 = sext_ln141_5_fu_1248_p1;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_498_p1 = sext_ln141_132_fu_2089_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_498_p1 = sext_ln141_124_fu_2049_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_498_p1 = sext_ln141_108_fu_1970_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_498_p1 = sext_ln141_92_fu_1887_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_498_p1 = sext_ln141_76_fu_1792_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_498_p1 = sext_ln141_60_fu_1709_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_498_p1 = sext_ln141_44_fu_1613_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_498_p1 = sext_ln141_34_fu_1352_p1;
    end else begin
        grp_fu_498_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_502_p0 = sext_ln141_11_reg_2376;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_502_p0 = sext_ln141_11_fu_1475_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_502_p0 = sext_ln141_7_fu_1261_p1;
    end else begin
        grp_fu_502_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_502_p1 = sext_ln141_133_fu_2094_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_502_p1 = sext_ln141_125_fu_2054_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_502_p1 = sext_ln141_109_fu_1975_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_502_p1 = sext_ln141_93_fu_1892_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_502_p1 = sext_ln141_77_fu_1797_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_502_p1 = sext_ln141_61_fu_1714_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_502_p1 = sext_ln141_45_fu_1617_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_502_p1 = sext_ln141_35_fu_1357_p1;
    end else begin
        grp_fu_502_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_506_p1 = sext_ln141_134_fu_2099_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_506_p1 = sext_ln141_126_fu_2059_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_506_p1 = sext_ln141_110_fu_1980_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_506_p1 = sext_ln141_94_fu_1897_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_506_p1 = sext_ln141_78_fu_1802_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_506_p1 = sext_ln141_62_fu_1719_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_506_p1 = sext_ln141_46_fu_1621_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_506_p1 = sext_ln141_38_fu_1362_p1;
    end else begin
        grp_fu_506_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_510_p1 = sext_ln141_135_fu_2104_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_510_p1 = sext_ln141_127_fu_2064_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_510_p1 = sext_ln141_111_fu_1985_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_510_p1 = sext_ln141_95_fu_1902_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_510_p1 = sext_ln141_79_fu_1807_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_510_p1 = sext_ln141_63_fu_1724_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_510_p1 = sext_ln141_47_fu_1626_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_510_p1 = sext_ln141_39_fu_1367_p1;
    end else begin
        grp_fu_510_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_mat_address0_local = zext_ln141_5_fu_1288_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_mat_address0_local = zext_ln141_3_fu_1194_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_mat_address0_local = zext_ln141_1_fu_1145_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_mat_address0_local = zext_ln141_7_fu_1095_p1;
        end else begin
            input_mat_address0_local = 'bx;
        end
    end else begin
        input_mat_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_mat_address1_local = zext_ln141_4_fu_1276_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_mat_address1_local = zext_ln141_2_fu_1182_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_mat_address1_local = zext_ln130_fu_1133_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_mat_address1_local = zext_ln141_6_fu_1082_p1;
        end else begin
            input_mat_address1_local = 'bx;
        end
    end else begin
        input_mat_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_mat_ce0_local = 1'b1;
    end else begin
        input_mat_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_mat_ce1_local = 1'b1;
    end else begin
        input_mat_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axi_gmem1_RREADY = 1'b1;
    end else begin
        m_axi_gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            weighted_input_0_address0_local = zext_ln146_fu_1819_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weighted_input_0_address0_local = zext_ln141_fu_1447_p1;
        end else begin
            weighted_input_0_address0_local = 'bx;
        end
    end else begin
        weighted_input_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        weighted_input_0_ce0_local = 1'b1;
    end else begin
        weighted_input_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            weighted_input_0_d0_local = grp_fu_890_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weighted_input_0_d0_local = add_ln143_6_fu_1499_p2;
        end else begin
            weighted_input_0_d0_local = 'bx;
        end
    end else begin
        weighted_input_0_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        weighted_input_0_we0_local = 1'b1;
    end else begin
        weighted_input_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            weighted_input_1_address0_local = zext_ln146_reg_2397;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weighted_input_1_address0_local = zext_ln141_fu_1447_p1;
        end else begin
            weighted_input_1_address0_local = 'bx;
        end
    end else begin
        weighted_input_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        weighted_input_1_ce0_local = 1'b1;
    end else begin
        weighted_input_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            weighted_input_1_d0_local = grp_fu_913_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weighted_input_1_d0_local = add_ln143_13_fu_1531_p2;
        end else begin
            weighted_input_1_d0_local = 'bx;
        end
    end else begin
        weighted_input_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        weighted_input_1_we0_local = 1'b1;
    end else begin
        weighted_input_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            weighted_input_2_address0_local = zext_ln146_reg_2397;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weighted_input_2_address0_local = zext_ln141_fu_1447_p1;
        end else begin
            weighted_input_2_address0_local = 'bx;
        end
    end else begin
        weighted_input_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        weighted_input_2_ce0_local = 1'b1;
    end else begin
        weighted_input_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            weighted_input_2_d0_local = grp_fu_890_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weighted_input_2_d0_local = add_ln143_20_fu_1555_p2;
        end else begin
            weighted_input_2_d0_local = 'bx;
        end
    end else begin
        weighted_input_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        weighted_input_2_we0_local = 1'b1;
    end else begin
        weighted_input_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        weighted_input_3_address0_local = zext_ln146_reg_2397;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        weighted_input_3_address0_local = zext_ln141_fu_1447_p1;
    end else begin
        weighted_input_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        weighted_input_3_ce0_local = 1'b1;
    end else begin
        weighted_input_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        weighted_input_3_d0_local = grp_fu_913_p2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        weighted_input_3_d0_local = add_ln143_27_fu_1587_p2;
    end else begin
        weighted_input_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weighted_input_3_we0_local = 1'b1;
    end else begin
        weighted_input_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        weighted_input_4_address0_local = zext_ln146_reg_2397;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        weighted_input_4_address0_local = zext_ln141_fu_1447_p1;
    end else begin
        weighted_input_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        weighted_input_4_ce0_local = 1'b1;
    end else begin
        weighted_input_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        weighted_input_4_we0_local = 1'b1;
    end else begin
        weighted_input_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        weighted_input_5_address0_local = zext_ln146_reg_2397;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        weighted_input_5_address0_local = zext_ln141_reg_2363;
    end else begin
        weighted_input_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        weighted_input_5_ce0_local = 1'b1;
    end else begin
        weighted_input_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weighted_input_5_we0_local = 1'b1;
    end else begin
        weighted_input_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        weighted_input_6_address0_local = zext_ln146_reg_2397;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        weighted_input_6_address0_local = zext_ln141_reg_2363;
    end else begin
        weighted_input_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        weighted_input_6_ce0_local = 1'b1;
    end else begin
        weighted_input_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        weighted_input_6_we0_local = 1'b1;
    end else begin
        weighted_input_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        weighted_input_7_address0_local = zext_ln146_reg_2397;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        weighted_input_7_address0_local = zext_ln141_reg_2363;
    end else begin
        weighted_input_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        weighted_input_7_ce0_local = 1'b1;
    end else begin
        weighted_input_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        weighted_input_7_d0_local = grp_fu_890_p2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        weighted_input_7_d0_local = grp_fu_913_p2;
    end else begin
        weighted_input_7_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln111_reg_2135 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        weighted_input_7_we0_local = 1'b1;
    end else begin
        weighted_input_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln111_1_fu_1387_p2 = (i_fu_190 + 4'd1);

assign add_ln111_fu_1051_p2 = (ap_sig_allocacmp_indvar_flatten_load + 14'd1);

assign add_ln113_1_fu_1420_p2 = (p_shl_fu_1400_p3 + zext_ln113_fu_1416_p1);

assign add_ln113_fu_1100_p2 = (select_ln111_fu_1066_p3 + 11'd1);

assign add_ln130_fu_1441_p2 = (zext_ln130_1_fu_1437_p1 + add_ln113_1_fu_1420_p2);

assign add_ln143_10_fu_1520_p2 = (grp_fu_684_p4 + grp_fu_694_p4);

assign add_ln143_12_fu_1526_p2 = (add_ln143_11_reg_2276 + add_ln143_10_fu_1520_p2);

assign add_ln143_13_fu_1531_p2 = (add_ln143_12_fu_1526_p2 + add_ln143_9_fu_1516_p2);

assign add_ln143_16_fu_1546_p2 = (add_ln143_15_reg_2333 + add_ln143_14_reg_2328);

assign add_ln143_18_fu_1336_p2 = (grp_fu_768_p4 + grp_fu_778_p4);

assign add_ln143_19_fu_1550_p2 = (add_ln143_18_reg_2338 + grp_fu_854_p2);

assign add_ln143_1_fu_1293_p2 = (grp_fu_664_p4 + grp_fu_674_p4);

assign add_ln143_20_fu_1555_p2 = (add_ln143_19_fu_1550_p2 + add_ln143_16_fu_1546_p2);

assign add_ln143_21_fu_1372_p2 = (grp_fu_798_p4 + grp_fu_788_p4);

assign add_ln143_22_fu_1378_p2 = (grp_fu_808_p4 + grp_fu_818_p4);

assign add_ln143_23_fu_1572_p2 = (add_ln143_22_reg_2348 + add_ln143_21_reg_2343);

assign add_ln143_24_fu_1576_p2 = (grp_fu_736_p4 + grp_fu_746_p4);

assign add_ln143_26_fu_1582_p2 = (add_ln143_25_reg_2353 + add_ln143_24_fu_1576_p2);

assign add_ln143_27_fu_1587_p2 = (add_ln143_26_fu_1582_p2 + add_ln143_23_fu_1572_p2);

assign add_ln143_2_fu_1484_p2 = (add_ln143_1_reg_2318 + add_ln143_reg_2261);

assign add_ln143_3_fu_1488_p2 = (grp_fu_664_p4 + grp_fu_674_p4);

assign add_ln143_5_fu_1494_p2 = (add_ln143_4_reg_2266 + add_ln143_3_fu_1488_p2);

assign add_ln143_6_fu_1499_p2 = (add_ln143_5_fu_1494_p2 + add_ln143_2_fu_1484_p2);

assign add_ln143_9_fu_1516_p2 = (add_ln143_8_reg_2323 + add_ln143_7_reg_2271);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln111_reg_2135 == 1'd0) & (m_axi_gmem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((icmp_ln111_reg_2135 == 1'd0) & (m_axi_gmem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((icmp_ln111_reg_2135 == 1'd0) & (m_axi_gmem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((icmp_ln111_reg_2135 == 1'd0) & (m_axi_gmem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((icmp_ln111_reg_2135 == 1'd0) & (m_axi_gmem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((icmp_ln111_reg_2135 == 1'd0) & (m_axi_gmem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((icmp_ln111_reg_2135 == 1'd0) & (m_axi_gmem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (m_axi_gmem1_RVALID == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign grp_fu_506_p0 = sext_ln141_13_reg_2247;

assign grp_fu_510_p0 = sext_ln141_15_reg_2254;

assign grp_fu_664_p4 = {{grp_fu_450_p2[47:16]}};

assign grp_fu_674_p4 = {{grp_fu_454_p2[47:16]}};

assign grp_fu_684_p4 = {{grp_fu_458_p2[47:16]}};

assign grp_fu_694_p4 = {{grp_fu_462_p2[47:16]}};

assign grp_fu_704_p2 = (grp_fu_674_p4 + grp_fu_664_p4);

assign grp_fu_710_p2 = (grp_fu_684_p4 + grp_fu_694_p4);

assign grp_fu_716_p4 = {{grp_fu_466_p2[47:16]}};

assign grp_fu_726_p4 = {{grp_fu_470_p2[47:16]}};

assign grp_fu_736_p4 = {{grp_fu_474_p2[47:16]}};

assign grp_fu_746_p4 = {{grp_fu_478_p2[47:16]}};

assign grp_fu_756_p2 = (grp_fu_726_p4 + grp_fu_716_p4);

assign grp_fu_762_p2 = (grp_fu_736_p4 + grp_fu_746_p4);

assign grp_fu_768_p4 = {{grp_fu_482_p2[47:16]}};

assign grp_fu_778_p4 = {{grp_fu_486_p2[47:16]}};

assign grp_fu_788_p4 = {{grp_fu_490_p2[47:16]}};

assign grp_fu_798_p4 = {{grp_fu_494_p2[47:16]}};

assign grp_fu_808_p4 = {{grp_fu_498_p2[47:16]}};

assign grp_fu_818_p4 = {{grp_fu_502_p2[47:16]}};

assign grp_fu_828_p4 = {{grp_fu_506_p2[47:16]}};

assign grp_fu_838_p4 = {{grp_fu_510_p2[47:16]}};

assign grp_fu_848_p2 = (grp_fu_828_p4 + grp_fu_838_p4);

assign grp_fu_854_p2 = (grp_fu_716_p4 + grp_fu_726_p4);

assign grp_fu_860_p2 = (grp_fu_778_p4 + grp_fu_768_p4);

assign grp_fu_866_p2 = (grp_fu_788_p4 + grp_fu_798_p4);

assign grp_fu_872_p2 = (grp_fu_866_p2 + grp_fu_860_p2);

assign grp_fu_878_p2 = (grp_fu_808_p4 + grp_fu_818_p4);

assign grp_fu_884_p2 = (grp_fu_848_p2 + grp_fu_878_p2);

assign grp_fu_890_p2 = (grp_fu_884_p2 + grp_fu_872_p2);

assign grp_fu_901_p2 = (grp_fu_710_p2 + grp_fu_704_p2);

assign grp_fu_907_p2 = (grp_fu_762_p2 + grp_fu_854_p2);

assign grp_fu_913_p2 = (grp_fu_907_p2 + grp_fu_901_p2);

assign icmp_ln111_fu_1045_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 14'd11520) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_1060_p2 = ((ap_sig_allocacmp_j_load == 11'd1152) ? 1'b1 : 1'b0);

assign input_mat_address0 = input_mat_address0_local;

assign input_mat_address1 = input_mat_address1_local;

assign input_mat_ce0 = input_mat_ce0_local;

assign input_mat_ce1 = input_mat_ce1_local;

assign m_axi_gmem1_ARADDR = 64'd0;

assign m_axi_gmem1_ARBURST = 2'd0;

assign m_axi_gmem1_ARCACHE = 4'd0;

assign m_axi_gmem1_ARID = 1'd0;

assign m_axi_gmem1_ARLEN = 32'd0;

assign m_axi_gmem1_ARLOCK = 2'd0;

assign m_axi_gmem1_ARPROT = 3'd0;

assign m_axi_gmem1_ARQOS = 4'd0;

assign m_axi_gmem1_ARREGION = 4'd0;

assign m_axi_gmem1_ARSIZE = 3'd0;

assign m_axi_gmem1_ARUSER = 1'd0;

assign m_axi_gmem1_ARVALID = 1'b0;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_WDATA = 512'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 64'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign or_ln141_1_fu_1175_p3 = {{select_ln111_reg_2144}, {3'd2}};

assign or_ln141_2_fu_1187_p3 = {{select_ln111_reg_2144}, {3'd3}};

assign or_ln141_3_fu_1269_p3 = {{select_ln111_reg_2144}, {3'd4}};

assign or_ln141_4_fu_1281_p3 = {{select_ln111_reg_2144}, {3'd5}};

assign or_ln141_5_fu_1074_p3 = {{select_ln111_fu_1066_p3}, {3'd6}};

assign or_ln141_6_fu_1087_p3 = {{select_ln111_fu_1066_p3}, {3'd7}};

assign or_ln1_fu_1812_p3 = {{tmp_reg_2382}, {1'd1}};

assign or_ln_fu_1138_p3 = {{select_ln111_reg_2144}, {3'd1}};

assign p_shl_fu_1400_p3 = {{select_ln111_1_fu_1393_p3}, {11'd0}};

assign select_ln111_1_fu_1393_p3 = ((icmp_ln113_reg_2139[0:0] == 1'b1) ? add_ln111_1_fu_1387_p2 : i_fu_190);

assign select_ln111_fu_1066_p3 = ((icmp_ln113_fu_1060_p2[0:0] == 1'b1) ? 11'd0 : ap_sig_allocacmp_j_load);

assign sext_ln141_100_fu_1931_p1 = $signed(reg_967);

assign sext_ln141_101_fu_1936_p1 = $signed(reg_971);

assign sext_ln141_102_fu_1941_p1 = $signed(reg_1015);

assign sext_ln141_103_fu_1946_p1 = $signed(reg_1019);

assign sext_ln141_104_fu_1951_p1 = $signed(weight_buffer_126_reg_2408);

assign sext_ln141_105_fu_1955_p1 = $signed(reg_923);

assign sext_ln141_106_fu_1960_p1 = $signed(reg_927);

assign sext_ln141_107_fu_1965_p1 = $signed(reg_931);

assign sext_ln141_108_fu_1970_p1 = $signed(reg_935);

assign sext_ln141_109_fu_1975_p1 = $signed(reg_939);

assign sext_ln141_10_fu_1470_p1 = $signed(reg_939);

assign sext_ln141_110_fu_1980_p1 = $signed(reg_943);

assign sext_ln141_111_fu_1985_p1 = $signed(reg_947);

assign sext_ln141_112_fu_1990_p1 = $signed(reg_951);

assign sext_ln141_113_fu_1995_p1 = $signed(reg_955);

assign sext_ln141_114_fu_2000_p1 = $signed(reg_959);

assign sext_ln141_115_fu_2005_p1 = $signed(reg_963);

assign sext_ln141_116_fu_2010_p1 = $signed(reg_991);

assign sext_ln141_117_fu_2015_p1 = $signed(reg_995);

assign sext_ln141_118_fu_2020_p1 = $signed(reg_975);

assign sext_ln141_119_fu_2025_p1 = $signed(reg_979);

assign sext_ln141_11_fu_1475_p1 = $signed(input_mat_q0);

assign sext_ln141_120_fu_2030_p1 = $signed(weight_buffer_127_reg_2413);

assign sext_ln141_121_fu_2034_p1 = $signed(reg_923);

assign sext_ln141_122_fu_2039_p1 = $signed(reg_927);

assign sext_ln141_123_fu_2044_p1 = $signed(reg_931);

assign sext_ln141_124_fu_2049_p1 = $signed(reg_935);

assign sext_ln141_125_fu_2054_p1 = $signed(reg_939);

assign sext_ln141_126_fu_2059_p1 = $signed(reg_943);

assign sext_ln141_127_fu_2064_p1 = $signed(reg_947);

assign sext_ln141_128_fu_2069_p1 = $signed(reg_1007);

assign sext_ln141_129_fu_2074_p1 = $signed(reg_1011);

assign sext_ln141_12_fu_1199_p1 = $signed(reg_943);

assign sext_ln141_130_fu_2079_p1 = $signed(reg_983);

assign sext_ln141_131_fu_2084_p1 = $signed(reg_987);

assign sext_ln141_132_fu_2089_p1 = $signed(reg_999);

assign sext_ln141_133_fu_2094_p1 = $signed(reg_1003);

assign sext_ln141_134_fu_2099_p1 = $signed(reg_1015);

assign sext_ln141_135_fu_2104_p1 = $signed(reg_1019);

assign sext_ln141_13_fu_1204_p1 = $signed(input_mat_load_6_reg_2185);

assign sext_ln141_14_fu_1209_p1 = $signed(reg_947);

assign sext_ln141_15_fu_1214_p1 = $signed(input_mat_load_7_reg_2190);

assign sext_ln141_16_fu_1219_p1 = $signed(reg_951);

assign sext_ln141_17_fu_1224_p1 = $signed(reg_955);

assign sext_ln141_18_fu_1299_p1 = $signed(reg_959);

assign sext_ln141_19_fu_1304_p1 = $signed(reg_963);

assign sext_ln141_1_fu_1158_p1 = $signed(input_mat_q1);

assign sext_ln141_20_fu_1506_p1 = $signed(reg_967);

assign sext_ln141_21_fu_1511_p1 = $signed(reg_971);

assign sext_ln141_22_fu_1229_p1 = $signed(reg_975);

assign sext_ln141_23_fu_1234_p1 = $signed(reg_979);

assign sext_ln141_24_fu_1309_p1 = $signed(weight_buffer_121_reg_2195);

assign sext_ln141_25_fu_1313_p1 = $signed(reg_923);

assign sext_ln141_26_fu_1318_p1 = $signed(weight_buffer_16_reg_2200);

assign sext_ln141_27_fu_1322_p1 = $signed(weight_buffer_17_reg_2205);

assign sext_ln141_28_fu_1538_p1 = $signed(weight_buffer_18_reg_2210);

assign sext_ln141_29_fu_1542_p1 = $signed(weight_buffer_19_reg_2215);

assign sext_ln141_2_fu_1164_p1 = $signed(reg_923);

assign sext_ln141_30_fu_1326_p1 = $signed(reg_943);

assign sext_ln141_31_fu_1331_p1 = $signed(reg_947);

assign sext_ln141_32_fu_1342_p1 = $signed(reg_951);

assign sext_ln141_33_fu_1347_p1 = $signed(reg_955);

assign sext_ln141_34_fu_1352_p1 = $signed(reg_983);

assign sext_ln141_35_fu_1357_p1 = $signed(reg_987);

assign sext_ln141_36_fu_1562_p1 = $signed(reg_991);

assign sext_ln141_37_fu_1567_p1 = $signed(reg_995);

assign sext_ln141_38_fu_1362_p1 = $signed(reg_975);

assign sext_ln141_39_fu_1367_p1 = $signed(reg_979);

assign sext_ln141_3_fu_1169_p1 = $signed(input_mat_q0);

assign sext_ln141_40_fu_1594_p1 = $signed(weight_buffer_122_reg_2281);

assign sext_ln141_41_fu_1598_p1 = $signed(reg_923);

assign sext_ln141_42_fu_1603_p1 = $signed(reg_927);

assign sext_ln141_43_fu_1608_p1 = $signed(reg_931);

assign sext_ln141_44_fu_1613_p1 = $signed(weight_buffer_33_reg_2286);

assign sext_ln141_45_fu_1617_p1 = $signed(weight_buffer_34_reg_2291);

assign sext_ln141_46_fu_1621_p1 = $signed(reg_943);

assign sext_ln141_47_fu_1626_p1 = $signed(reg_947);

assign sext_ln141_48_fu_1650_p1 = $signed(reg_951);

assign sext_ln141_49_fu_1655_p1 = $signed(reg_955);

assign sext_ln141_4_fu_1243_p1 = $signed(reg_927);

assign sext_ln141_50_fu_1660_p1 = $signed(reg_959);

assign sext_ln141_51_fu_1665_p1 = $signed(reg_963);

assign sext_ln141_52_fu_1670_p1 = $signed(reg_999);

assign sext_ln141_53_fu_1675_p1 = $signed(reg_1003);

assign sext_ln141_54_fu_1680_p1 = $signed(reg_975);

assign sext_ln141_55_fu_1685_p1 = $signed(reg_979);

assign sext_ln141_56_fu_1690_p1 = $signed(weight_buffer_123_reg_2358);

assign sext_ln141_57_fu_1694_p1 = $signed(reg_923);

assign sext_ln141_58_fu_1699_p1 = $signed(reg_927);

assign sext_ln141_59_fu_1704_p1 = $signed(reg_931);

assign sext_ln141_5_fu_1248_p1 = $signed(input_mat_q1);

assign sext_ln141_60_fu_1709_p1 = $signed(reg_935);

assign sext_ln141_61_fu_1714_p1 = $signed(reg_939);

assign sext_ln141_62_fu_1719_p1 = $signed(reg_943);

assign sext_ln141_63_fu_1724_p1 = $signed(reg_947);

assign sext_ln141_64_fu_1733_p1 = $signed(reg_1007);

assign sext_ln141_65_fu_1738_p1 = $signed(reg_1011);

assign sext_ln141_66_fu_1743_p1 = $signed(reg_983);

assign sext_ln141_67_fu_1748_p1 = $signed(reg_987);

assign sext_ln141_68_fu_1753_p1 = $signed(reg_967);

assign sext_ln141_69_fu_1758_p1 = $signed(reg_971);

assign sext_ln141_6_fu_1256_p1 = $signed(reg_931);

assign sext_ln141_70_fu_1763_p1 = $signed(reg_1015);

assign sext_ln141_71_fu_1768_p1 = $signed(reg_1019);

assign sext_ln141_72_fu_1773_p1 = $signed(weight_buffer_124_reg_2387);

assign sext_ln141_73_fu_1777_p1 = $signed(reg_923);

assign sext_ln141_74_fu_1782_p1 = $signed(reg_927);

assign sext_ln141_75_fu_1787_p1 = $signed(reg_931);

assign sext_ln141_76_fu_1792_p1 = $signed(reg_935);

assign sext_ln141_77_fu_1797_p1 = $signed(reg_939);

assign sext_ln141_78_fu_1802_p1 = $signed(reg_943);

assign sext_ln141_79_fu_1807_p1 = $signed(reg_947);

assign sext_ln141_7_fu_1261_p1 = $signed(input_mat_q0);

assign sext_ln141_80_fu_1828_p1 = $signed(reg_951);

assign sext_ln141_81_fu_1833_p1 = $signed(reg_955);

assign sext_ln141_82_fu_1838_p1 = $signed(reg_959);

assign sext_ln141_83_fu_1843_p1 = $signed(reg_963);

assign sext_ln141_84_fu_1848_p1 = $signed(reg_991);

assign sext_ln141_85_fu_1853_p1 = $signed(reg_995);

assign sext_ln141_86_fu_1858_p1 = $signed(reg_975);

assign sext_ln141_87_fu_1863_p1 = $signed(reg_979);

assign sext_ln141_88_fu_1868_p1 = $signed(weight_buffer_125_reg_2392);

assign sext_ln141_89_fu_1872_p1 = $signed(reg_923);

assign sext_ln141_8_fu_1456_p1 = $signed(reg_935);

assign sext_ln141_90_fu_1877_p1 = $signed(reg_927);

assign sext_ln141_91_fu_1882_p1 = $signed(reg_931);

assign sext_ln141_92_fu_1887_p1 = $signed(reg_935);

assign sext_ln141_93_fu_1892_p1 = $signed(reg_939);

assign sext_ln141_94_fu_1897_p1 = $signed(reg_943);

assign sext_ln141_95_fu_1902_p1 = $signed(reg_947);

assign sext_ln141_96_fu_1911_p1 = $signed(reg_1007);

assign sext_ln141_97_fu_1916_p1 = $signed(reg_1011);

assign sext_ln141_98_fu_1921_p1 = $signed(reg_983);

assign sext_ln141_99_fu_1926_p1 = $signed(reg_987);

assign sext_ln141_9_fu_1461_p1 = $signed(input_mat_q1);

assign sext_ln141_fu_1154_p1 = $signed(weight_buffer_reg_2170);

assign shl_ln3_fu_1430_p3 = {{select_ln111_reg_2144}, {1'd0}};

assign shl_ln_fu_1126_p3 = {{select_ln111_reg_2144}, {3'd0}};

assign tmp_120_fu_1408_p3 = {{select_ln111_1_fu_1393_p3}, {8'd0}};

assign weight_buffer_121_fu_1150_p1 = m_axi_gmem1_RDATA[31:0];

assign weight_buffer_122_fu_1239_p1 = m_axi_gmem1_RDATA[31:0];

assign weight_buffer_123_fu_1426_p1 = m_axi_gmem1_RDATA[31:0];

assign weight_buffer_124_fu_1646_p1 = m_axi_gmem1_RDATA[31:0];

assign weight_buffer_125_fu_1729_p1 = m_axi_gmem1_RDATA[31:0];

assign weight_buffer_126_fu_1824_p1 = m_axi_gmem1_RDATA[31:0];

assign weight_buffer_127_fu_1907_p1 = m_axi_gmem1_RDATA[31:0];

assign weight_buffer_fu_1122_p1 = m_axi_gmem1_RDATA[31:0];

assign weighted_input_0_address0 = weighted_input_0_address0_local;

assign weighted_input_0_ce0 = weighted_input_0_ce0_local;

assign weighted_input_0_d0 = weighted_input_0_d0_local;

assign weighted_input_0_we0 = weighted_input_0_we0_local;

assign weighted_input_1_address0 = weighted_input_1_address0_local;

assign weighted_input_1_ce0 = weighted_input_1_ce0_local;

assign weighted_input_1_d0 = weighted_input_1_d0_local;

assign weighted_input_1_we0 = weighted_input_1_we0_local;

assign weighted_input_2_address0 = weighted_input_2_address0_local;

assign weighted_input_2_ce0 = weighted_input_2_ce0_local;

assign weighted_input_2_d0 = weighted_input_2_d0_local;

assign weighted_input_2_we0 = weighted_input_2_we0_local;

assign weighted_input_3_address0 = weighted_input_3_address0_local;

assign weighted_input_3_ce0 = weighted_input_3_ce0_local;

assign weighted_input_3_d0 = weighted_input_3_d0_local;

assign weighted_input_3_we0 = weighted_input_3_we0_local;

assign weighted_input_4_address0 = weighted_input_4_address0_local;

assign weighted_input_4_ce0 = weighted_input_4_ce0_local;

assign weighted_input_4_d0 = grp_fu_890_p2;

assign weighted_input_4_we0 = weighted_input_4_we0_local;

assign weighted_input_5_address0 = weighted_input_5_address0_local;

assign weighted_input_5_ce0 = weighted_input_5_ce0_local;

assign weighted_input_5_d0 = grp_fu_913_p2;

assign weighted_input_5_we0 = weighted_input_5_we0_local;

assign weighted_input_6_address0 = weighted_input_6_address0_local;

assign weighted_input_6_ce0 = weighted_input_6_ce0_local;

assign weighted_input_6_d0 = grp_fu_890_p2;

assign weighted_input_6_we0 = weighted_input_6_we0_local;

assign weighted_input_7_address0 = weighted_input_7_address0_local;

assign weighted_input_7_ce0 = weighted_input_7_ce0_local;

assign weighted_input_7_d0 = weighted_input_7_d0_local;

assign weighted_input_7_we0 = weighted_input_7_we0_local;

assign zext_ln113_fu_1416_p1 = tmp_120_fu_1408_p3;

assign zext_ln130_1_fu_1437_p1 = shl_ln3_fu_1430_p3;

assign zext_ln130_fu_1133_p1 = shl_ln_fu_1126_p3;

assign zext_ln141_1_fu_1145_p1 = or_ln_fu_1138_p3;

assign zext_ln141_2_fu_1182_p1 = or_ln141_1_fu_1175_p3;

assign zext_ln141_3_fu_1194_p1 = or_ln141_2_fu_1187_p3;

assign zext_ln141_4_fu_1276_p1 = or_ln141_3_fu_1269_p3;

assign zext_ln141_5_fu_1288_p1 = or_ln141_4_fu_1281_p3;

assign zext_ln141_6_fu_1082_p1 = or_ln141_5_fu_1074_p3;

assign zext_ln141_7_fu_1095_p1 = or_ln141_6_fu_1087_p3;

assign zext_ln141_fu_1447_p1 = add_ln130_fu_1441_p2;

assign zext_ln146_fu_1819_p1 = or_ln1_fu_1812_p3;

always @ (posedge ap_clk) begin
    zext_ln141_reg_2363[0] <= 1'b0;
    zext_ln141_reg_2363[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln146_reg_2397[0] <= 1'b1;
    zext_ln146_reg_2397[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
end

endmodule //dynamic_routing_apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2
