{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 08:01:28 2019 " "Info: Processing started: Fri Aug 16 08:01:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off calculadoraBinaria -c calculadoraBinaria " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off calculadoraBinaria -c calculadoraBinaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 984 400 568 1000 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "botaoRegistro1 " "Info: Assuming node \"botaoRegistro1\" is an undefined clock" {  } { { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 608 -16 152 624 "botaoRegistro1" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "botaoRegistro1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "botaoRegistro2 " "Info: Assuming node \"botaoRegistro2\" is an undefined clock" {  } { { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 688 -16 152 704 "botaoRegistro2" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "botaoRegistro2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK25 " "Info: Assuming node \"CLK25\" is an undefined clock" {  } { { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 928 -16 152 944 "CLK25" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 344 408 152 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst19 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst19\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 504 568 152 "inst19" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst20 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst20\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 648 712 152 "inst20" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst20" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst21 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst21\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 784 848 152 "inst21" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst1 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst1\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst22 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst22\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 928 992 152 "inst22" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst2 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst2\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst23 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst23\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 1080 1144 152 "inst23" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst3 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst3\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst27 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst27\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 344 408 304 "inst27" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst4 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst4\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst24 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst24\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 504 568 304 "inst24" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst5 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst5\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst25 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst25\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 648 712 304 "inst25" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst6 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst6\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst26 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst26\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 784 848 304 "inst26" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst7 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst7\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst28 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst28\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 928 992 304 "inst28" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst8 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst8\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst29 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst29\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 1080 1144 304 "inst29" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst9 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst9\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst30 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst30\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 344 408 464 "inst30" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst10 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst10\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst31 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst31\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 504 568 464 "inst31" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst11 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst11\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst32 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst32\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 648 712 464 "inst32" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst12 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst12\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst33 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst33\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 784 848 464 "inst33" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst13 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst13\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncer:inst7\|contadorDeboucing:inst4\|inst34 " "Info: Detected ripple clock \"debouncer:inst7\|contadorDeboucing:inst4\|inst34\" as buffer" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 928 992 464 "inst34" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:inst7\|contadorDeboucing:inst4\|inst34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst14 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst14\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst15 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst15\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisorDeFrequencia:inst5\|inst16 " "Info: Detected ripple clock \"divisorDeFrequencia:inst5\|inst16\" as buffer" {  } { { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisorDeFrequencia:inst5\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:inst13\|inst " "Info: Detected ripple clock \"contador:inst13\|inst\" as buffer" {  } { { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:inst13\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register contador:inst13\|inst contador:inst13\|inst 200.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 200.0 MHz between source register \"contador:inst13\|inst\" and destination register \"contador:inst13\|inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst13\|inst 1 REG LC1_A18 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A18; Fanout = 17; REG Node = 'contador:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst13|inst } "NODE_NAME" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns contador:inst13\|inst 2 REG LC1_A18 17 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC1_A18; Fanout = 17; REG Node = 'contador:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst13|inst contador:inst13|inst } "NODE_NAME" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst13|inst contador:inst13|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { contador:inst13|inst {} contador:inst13|inst {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 57.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 57.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 984 400 568 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisorDeFrequencia:inst5\|inst 2 REG LC1_D6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_D6; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK divisorDeFrequencia:inst5|inst } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 6.500 ns divisorDeFrequencia:inst5\|inst1 3 REG LC1_D26 2 " "Info: 3: + IC(2.400 ns) + CELL(1.100 ns) = 6.500 ns; Loc. = LC1_D26; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 9.600 ns divisorDeFrequencia:inst5\|inst2 4 REG LC1_D13 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 9.600 ns; Loc. = LC1_D13; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 12.500 ns divisorDeFrequencia:inst5\|inst3 5 REG LC1_D7 2 " "Info: 5: + IC(1.800 ns) + CELL(1.100 ns) = 12.500 ns; Loc. = LC1_D7; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 17.800 ns divisorDeFrequencia:inst5\|inst4 6 REG LC1_K11 2 " "Info: 6: + IC(4.200 ns) + CELL(1.100 ns) = 17.800 ns; Loc. = LC1_K11; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 21.100 ns divisorDeFrequencia:inst5\|inst5 7 REG LC1_K24 2 " "Info: 7: + IC(2.200 ns) + CELL(1.100 ns) = 21.100 ns; Loc. = LC1_K24; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 24.200 ns divisorDeFrequencia:inst5\|inst6 8 REG LC1_K12 2 " "Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 24.200 ns; Loc. = LC1_K12; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 27.200 ns divisorDeFrequencia:inst5\|inst7 9 REG LC2_K14 2 " "Info: 9: + IC(1.900 ns) + CELL(1.100 ns) = 27.200 ns; Loc. = LC2_K14; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 28.500 ns divisorDeFrequencia:inst5\|inst8 10 REG LC1_K14 2 " "Info: 10: + IC(0.200 ns) + CELL(1.100 ns) = 28.500 ns; Loc. = LC1_K14; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 31.400 ns divisorDeFrequencia:inst5\|inst9 11 REG LC2_K9 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 31.400 ns; Loc. = LC2_K9; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 32.700 ns divisorDeFrequencia:inst5\|inst10 12 REG LC1_K9 2 " "Info: 12: + IC(0.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC1_K9; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 36.300 ns divisorDeFrequencia:inst5\|inst11 13 REG LC1_K46 2 " "Info: 13: + IC(2.500 ns) + CELL(1.100 ns) = 36.300 ns; Loc. = LC1_K46; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.200 ns divisorDeFrequencia:inst5\|inst12 14 REG LC1_K41 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 39.200 ns; Loc. = LC1_K41; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.100 ns) 44.400 ns divisorDeFrequencia:inst5\|inst13 15 REG LC1_E33 2 " "Info: 15: + IC(4.100 ns) + CELL(1.100 ns) = 44.400 ns; Loc. = LC1_E33; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 47.500 ns divisorDeFrequencia:inst5\|inst14 16 REG LC1_E46 2 " "Info: 16: + IC(2.000 ns) + CELL(1.100 ns) = 47.500 ns; Loc. = LC1_E46; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 50.300 ns divisorDeFrequencia:inst5\|inst15 17 REG LC1_E44 2 " "Info: 17: + IC(1.700 ns) + CELL(1.100 ns) = 50.300 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 53.200 ns divisorDeFrequencia:inst5\|inst16 18 REG LC1_E35 2 " "Info: 18: + IC(1.800 ns) + CELL(1.100 ns) = 53.200 ns; Loc. = LC1_E35; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.000 ns) 57.200 ns contador:inst13\|inst 19 REG LC1_A18 17 " "Info: 19: + IC(4.000 ns) + CELL(0.000 ns) = 57.200 ns; Loc. = LC1_A18; Fanout = 17; REG Node = 'contador:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { divisorDeFrequencia:inst5|inst16 contador:inst13|inst } "NODE_NAME" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 33.57 % ) " "Info: Total cell delay = 19.200 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "38.000 ns ( 66.43 % ) " "Info: Total interconnect delay = 38.000 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "57.200 ns" { CLK divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 contador:inst13|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "57.200 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 57.200 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 57.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 984 400 568 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisorDeFrequencia:inst5\|inst 2 REG LC1_D6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_D6; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK divisorDeFrequencia:inst5|inst } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 6.500 ns divisorDeFrequencia:inst5\|inst1 3 REG LC1_D26 2 " "Info: 3: + IC(2.400 ns) + CELL(1.100 ns) = 6.500 ns; Loc. = LC1_D26; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 9.600 ns divisorDeFrequencia:inst5\|inst2 4 REG LC1_D13 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 9.600 ns; Loc. = LC1_D13; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 12.500 ns divisorDeFrequencia:inst5\|inst3 5 REG LC1_D7 2 " "Info: 5: + IC(1.800 ns) + CELL(1.100 ns) = 12.500 ns; Loc. = LC1_D7; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 17.800 ns divisorDeFrequencia:inst5\|inst4 6 REG LC1_K11 2 " "Info: 6: + IC(4.200 ns) + CELL(1.100 ns) = 17.800 ns; Loc. = LC1_K11; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 21.100 ns divisorDeFrequencia:inst5\|inst5 7 REG LC1_K24 2 " "Info: 7: + IC(2.200 ns) + CELL(1.100 ns) = 21.100 ns; Loc. = LC1_K24; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 24.200 ns divisorDeFrequencia:inst5\|inst6 8 REG LC1_K12 2 " "Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 24.200 ns; Loc. = LC1_K12; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 27.200 ns divisorDeFrequencia:inst5\|inst7 9 REG LC2_K14 2 " "Info: 9: + IC(1.900 ns) + CELL(1.100 ns) = 27.200 ns; Loc. = LC2_K14; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 28.500 ns divisorDeFrequencia:inst5\|inst8 10 REG LC1_K14 2 " "Info: 10: + IC(0.200 ns) + CELL(1.100 ns) = 28.500 ns; Loc. = LC1_K14; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 31.400 ns divisorDeFrequencia:inst5\|inst9 11 REG LC2_K9 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 31.400 ns; Loc. = LC2_K9; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 32.700 ns divisorDeFrequencia:inst5\|inst10 12 REG LC1_K9 2 " "Info: 12: + IC(0.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC1_K9; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 36.300 ns divisorDeFrequencia:inst5\|inst11 13 REG LC1_K46 2 " "Info: 13: + IC(2.500 ns) + CELL(1.100 ns) = 36.300 ns; Loc. = LC1_K46; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.200 ns divisorDeFrequencia:inst5\|inst12 14 REG LC1_K41 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 39.200 ns; Loc. = LC1_K41; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.100 ns) 44.400 ns divisorDeFrequencia:inst5\|inst13 15 REG LC1_E33 2 " "Info: 15: + IC(4.100 ns) + CELL(1.100 ns) = 44.400 ns; Loc. = LC1_E33; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 47.500 ns divisorDeFrequencia:inst5\|inst14 16 REG LC1_E46 2 " "Info: 16: + IC(2.000 ns) + CELL(1.100 ns) = 47.500 ns; Loc. = LC1_E46; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 50.300 ns divisorDeFrequencia:inst5\|inst15 17 REG LC1_E44 2 " "Info: 17: + IC(1.700 ns) + CELL(1.100 ns) = 50.300 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 53.200 ns divisorDeFrequencia:inst5\|inst16 18 REG LC1_E35 2 " "Info: 18: + IC(1.800 ns) + CELL(1.100 ns) = 53.200 ns; Loc. = LC1_E35; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.000 ns) 57.200 ns contador:inst13\|inst 19 REG LC1_A18 17 " "Info: 19: + IC(4.000 ns) + CELL(0.000 ns) = 57.200 ns; Loc. = LC1_A18; Fanout = 17; REG Node = 'contador:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { divisorDeFrequencia:inst5|inst16 contador:inst13|inst } "NODE_NAME" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 33.57 % ) " "Info: Total cell delay = 19.200 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "38.000 ns ( 66.43 % ) " "Info: Total interconnect delay = 38.000 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "57.200 ns" { CLK divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 contador:inst13|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "57.200 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "57.200 ns" { CLK divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 contador:inst13|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "57.200 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "57.200 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst13|inst contador:inst13|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { contador:inst13|inst {} contador:inst13|inst {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "57.200 ns" { CLK divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 contador:inst13|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "57.200 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "57.200 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst13|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { contador:inst13|inst {} } {  } {  } "" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "botaoRegistro1 " "Info: No valid register-to-register data paths exist for clock \"botaoRegistro1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "botaoRegistro2 " "Info: No valid register-to-register data paths exist for clock \"botaoRegistro2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK25 register debouncer:inst7\|contadorDeboucing:inst4\|inst35 register debouncer:inst7\|contadorDeboucing:inst4\|inst 20.49 MHz 48.8 ns Internal " "Info: Clock \"CLK25\" has Internal fmax of 20.49 MHz between source register \"debouncer:inst7\|contadorDeboucing:inst4\|inst35\" and destination register \"debouncer:inst7\|contadorDeboucing:inst4\|inst\" (period= 48.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.400 ns + Longest register register " "Info: + Longest register to register delay is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debouncer:inst7\|contadorDeboucing:inst4\|inst35 1 REG LC4_J40 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_J40; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst35'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst7|contadorDeboucing:inst4|inst35 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 1080 1144 464 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 1.900 ns debouncer:inst7\|contadorDeboucing:inst4\|inst35~4 2 COMB LC6_J40 18 " "Info: 2: + IC(0.200 ns) + CELL(1.700 ns) = 1.900 ns; Loc. = LC6_J40; Fanout = 18; COMB Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst35~4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { debouncer:inst7|contadorDeboucing:inst4|inst35 debouncer:inst7|contadorDeboucing:inst4|inst35~4 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 1080 1144 464 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 2.400 ns debouncer:inst7\|contadorDeboucing:inst4\|inst 3 REG LC2_J40 2 " "Info: 3: + IC(0.200 ns) + CELL(0.300 ns) = 2.400 ns; Loc. = LC2_J40; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { debouncer:inst7|contadorDeboucing:inst4|inst35~4 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 344 408 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { debouncer:inst7|contadorDeboucing:inst4|inst35 debouncer:inst7|contadorDeboucing:inst4|inst35~4 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { debouncer:inst7|contadorDeboucing:inst4|inst35 {} debouncer:inst7|contadorDeboucing:inst4|inst35~4 {} debouncer:inst7|contadorDeboucing:inst4|inst {} } { 0.000ns 0.200ns 0.200ns } { 0.000ns 1.700ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-44.600 ns - Smallest " "Info: - Smallest clock skew is -44.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25 destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK25\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK25 1 CLK PIN_184 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 4; CLK Node = 'CLK25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 928 -16 152 944 "CLK25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns debouncer:inst7\|contadorDeboucing:inst4\|inst 2 REG LC2_J40 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_J40; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 344 408 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst7|contadorDeboucing:inst4|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25 source 46.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK25\" to source register is 46.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK25 1 CLK PIN_184 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 4; CLK Node = 'CLK25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 928 -16 152 944 "CLK25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns debouncer:inst7\|contadorDeboucing:inst4\|inst 2 REG LC2_J40 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC2_J40; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 344 408 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 5.800 ns debouncer:inst7\|contadorDeboucing:inst4\|inst19 3 REG LC1_J41 2 " "Info: 3: + IC(1.700 ns) + CELL(1.100 ns) = 5.800 ns; Loc. = LC1_J41; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst19'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst7|contadorDeboucing:inst4|inst debouncer:inst7|contadorDeboucing:inst4|inst19 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 504 568 152 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 8.600 ns debouncer:inst7\|contadorDeboucing:inst4\|inst20 4 REG LC1_J42 2 " "Info: 4: + IC(1.700 ns) + CELL(1.100 ns) = 8.600 ns; Loc. = LC1_J42; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst20'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst7|contadorDeboucing:inst4|inst19 debouncer:inst7|contadorDeboucing:inst4|inst20 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 648 712 152 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 9.900 ns debouncer:inst7\|contadorDeboucing:inst4\|inst21 5 REG LC4_J42 2 " "Info: 5: + IC(0.200 ns) + CELL(1.100 ns) = 9.900 ns; Loc. = LC4_J42; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst21'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst7|contadorDeboucing:inst4|inst20 debouncer:inst7|contadorDeboucing:inst4|inst21 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 784 848 152 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 12.700 ns debouncer:inst7\|contadorDeboucing:inst4\|inst22 6 REG LC2_J41 2 " "Info: 6: + IC(1.700 ns) + CELL(1.100 ns) = 12.700 ns; Loc. = LC2_J41; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst22'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst7|contadorDeboucing:inst4|inst21 debouncer:inst7|contadorDeboucing:inst4|inst22 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 928 992 152 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 15.500 ns debouncer:inst7\|contadorDeboucing:inst4\|inst23 7 REG LC1_J43 2 " "Info: 7: + IC(1.700 ns) + CELL(1.100 ns) = 15.500 ns; Loc. = LC1_J43; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst23'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst7|contadorDeboucing:inst4|inst22 debouncer:inst7|contadorDeboucing:inst4|inst23 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 1080 1144 152 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 18.400 ns debouncer:inst7\|contadorDeboucing:inst4\|inst27 8 REG LC1_J47 2 " "Info: 8: + IC(1.800 ns) + CELL(1.100 ns) = 18.400 ns; Loc. = LC1_J47; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst27'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst7|contadorDeboucing:inst4|inst23 debouncer:inst7|contadorDeboucing:inst4|inst27 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 344 408 304 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 21.200 ns debouncer:inst7\|contadorDeboucing:inst4\|inst24 9 REG LC1_J46 2 " "Info: 9: + IC(1.700 ns) + CELL(1.100 ns) = 21.200 ns; Loc. = LC1_J46; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst24'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst7|contadorDeboucing:inst4|inst27 debouncer:inst7|contadorDeboucing:inst4|inst24 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 504 568 304 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 24.000 ns debouncer:inst7\|contadorDeboucing:inst4\|inst25 10 REG LC2_J43 2 " "Info: 10: + IC(1.700 ns) + CELL(1.100 ns) = 24.000 ns; Loc. = LC2_J43; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debouncer:inst7|contadorDeboucing:inst4|inst24 debouncer:inst7|contadorDeboucing:inst4|inst25 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 648 712 304 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 26.900 ns debouncer:inst7\|contadorDeboucing:inst4\|inst26 11 REG LC2_J46 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 26.900 ns; Loc. = LC2_J46; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst26'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst7|contadorDeboucing:inst4|inst25 debouncer:inst7|contadorDeboucing:inst4|inst26 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 784 848 304 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 29.800 ns debouncer:inst7\|contadorDeboucing:inst4\|inst28 12 REG LC1_J51 2 " "Info: 12: + IC(1.800 ns) + CELL(1.100 ns) = 29.800 ns; Loc. = LC1_J51; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst28'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst7|contadorDeboucing:inst4|inst26 debouncer:inst7|contadorDeboucing:inst4|inst28 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 928 992 304 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 33.000 ns debouncer:inst7\|contadorDeboucing:inst4\|inst29 13 REG LC2_J28 2 " "Info: 13: + IC(2.100 ns) + CELL(1.100 ns) = 33.000 ns; Loc. = LC2_J28; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst29'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { debouncer:inst7|contadorDeboucing:inst4|inst28 debouncer:inst7|contadorDeboucing:inst4|inst29 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 208 1080 1144 304 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 34.300 ns debouncer:inst7\|contadorDeboucing:inst4\|inst30 14 REG LC1_J28 2 " "Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 34.300 ns; Loc. = LC1_J28; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst30'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst7|contadorDeboucing:inst4|inst29 debouncer:inst7|contadorDeboucing:inst4|inst30 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 344 408 464 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 37.500 ns debouncer:inst7\|contadorDeboucing:inst4\|inst31 15 REG LC2_J50 2 " "Info: 15: + IC(2.100 ns) + CELL(1.100 ns) = 37.500 ns; Loc. = LC2_J50; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst31'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { debouncer:inst7|contadorDeboucing:inst4|inst30 debouncer:inst7|contadorDeboucing:inst4|inst31 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 504 568 464 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 38.800 ns debouncer:inst7\|contadorDeboucing:inst4\|inst32 16 REG LC1_J50 2 " "Info: 16: + IC(0.200 ns) + CELL(1.100 ns) = 38.800 ns; Loc. = LC1_J50; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst32'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { debouncer:inst7|contadorDeboucing:inst4|inst31 debouncer:inst7|contadorDeboucing:inst4|inst32 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 648 712 464 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 41.700 ns debouncer:inst7\|contadorDeboucing:inst4\|inst33 17 REG LC2_J47 2 " "Info: 17: + IC(1.800 ns) + CELL(1.100 ns) = 41.700 ns; Loc. = LC2_J47; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst33'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst7|contadorDeboucing:inst4|inst32 debouncer:inst7|contadorDeboucing:inst4|inst33 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 784 848 464 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 44.600 ns debouncer:inst7\|contadorDeboucing:inst4\|inst34 18 REG LC2_J51 2 " "Info: 18: + IC(1.800 ns) + CELL(1.100 ns) = 44.600 ns; Loc. = LC2_J51; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst34'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { debouncer:inst7|contadorDeboucing:inst4|inst33 debouncer:inst7|contadorDeboucing:inst4|inst34 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 928 992 464 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 46.500 ns debouncer:inst7\|contadorDeboucing:inst4\|inst35 19 REG LC4_J40 2 " "Info: 19: + IC(1.900 ns) + CELL(0.000 ns) = 46.500 ns; Loc. = LC4_J40; Fanout = 2; REG Node = 'debouncer:inst7\|contadorDeboucing:inst4\|inst35'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { debouncer:inst7|contadorDeboucing:inst4|inst34 debouncer:inst7|contadorDeboucing:inst4|inst35 } "NODE_NAME" } } { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 1080 1144 464 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 41.29 % ) " "Info: Total cell delay = 19.200 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.300 ns ( 58.71 % ) " "Info: Total interconnect delay = 27.300 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "46.500 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst debouncer:inst7|contadorDeboucing:inst4|inst19 debouncer:inst7|contadorDeboucing:inst4|inst20 debouncer:inst7|contadorDeboucing:inst4|inst21 debouncer:inst7|contadorDeboucing:inst4|inst22 debouncer:inst7|contadorDeboucing:inst4|inst23 debouncer:inst7|contadorDeboucing:inst4|inst27 debouncer:inst7|contadorDeboucing:inst4|inst24 debouncer:inst7|contadorDeboucing:inst4|inst25 debouncer:inst7|contadorDeboucing:inst4|inst26 debouncer:inst7|contadorDeboucing:inst4|inst28 debouncer:inst7|contadorDeboucing:inst4|inst29 debouncer:inst7|contadorDeboucing:inst4|inst30 debouncer:inst7|contadorDeboucing:inst4|inst31 debouncer:inst7|contadorDeboucing:inst4|inst32 debouncer:inst7|contadorDeboucing:inst4|inst33 debouncer:inst7|contadorDeboucing:inst4|inst34 debouncer:inst7|contadorDeboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "46.500 ns" { CLK25 {} CLK25~out {} debouncer:inst7|contadorDeboucing:inst4|inst {} debouncer:inst7|contadorDeboucing:inst4|inst19 {} debouncer:inst7|contadorDeboucing:inst4|inst20 {} debouncer:inst7|contadorDeboucing:inst4|inst21 {} debouncer:inst7|contadorDeboucing:inst4|inst22 {} debouncer:inst7|contadorDeboucing:inst4|inst23 {} debouncer:inst7|contadorDeboucing:inst4|inst27 {} debouncer:inst7|contadorDeboucing:inst4|inst24 {} debouncer:inst7|contadorDeboucing:inst4|inst25 {} debouncer:inst7|contadorDeboucing:inst4|inst26 {} debouncer:inst7|contadorDeboucing:inst4|inst28 {} debouncer:inst7|contadorDeboucing:inst4|inst29 {} debouncer:inst7|contadorDeboucing:inst4|inst30 {} debouncer:inst7|contadorDeboucing:inst4|inst31 {} debouncer:inst7|contadorDeboucing:inst4|inst32 {} debouncer:inst7|contadorDeboucing:inst4|inst33 {} debouncer:inst7|contadorDeboucing:inst4|inst34 {} debouncer:inst7|contadorDeboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.700ns 0.200ns 1.700ns 1.700ns 1.800ns 1.700ns 1.700ns 1.800ns 1.800ns 2.100ns 0.200ns 2.100ns 0.200ns 1.800ns 1.800ns 1.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst7|contadorDeboucing:inst4|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "46.500 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst debouncer:inst7|contadorDeboucing:inst4|inst19 debouncer:inst7|contadorDeboucing:inst4|inst20 debouncer:inst7|contadorDeboucing:inst4|inst21 debouncer:inst7|contadorDeboucing:inst4|inst22 debouncer:inst7|contadorDeboucing:inst4|inst23 debouncer:inst7|contadorDeboucing:inst4|inst27 debouncer:inst7|contadorDeboucing:inst4|inst24 debouncer:inst7|contadorDeboucing:inst4|inst25 debouncer:inst7|contadorDeboucing:inst4|inst26 debouncer:inst7|contadorDeboucing:inst4|inst28 debouncer:inst7|contadorDeboucing:inst4|inst29 debouncer:inst7|contadorDeboucing:inst4|inst30 debouncer:inst7|contadorDeboucing:inst4|inst31 debouncer:inst7|contadorDeboucing:inst4|inst32 debouncer:inst7|contadorDeboucing:inst4|inst33 debouncer:inst7|contadorDeboucing:inst4|inst34 debouncer:inst7|contadorDeboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "46.500 ns" { CLK25 {} CLK25~out {} debouncer:inst7|contadorDeboucing:inst4|inst {} debouncer:inst7|contadorDeboucing:inst4|inst19 {} debouncer:inst7|contadorDeboucing:inst4|inst20 {} debouncer:inst7|contadorDeboucing:inst4|inst21 {} debouncer:inst7|contadorDeboucing:inst4|inst22 {} debouncer:inst7|contadorDeboucing:inst4|inst23 {} debouncer:inst7|contadorDeboucing:inst4|inst27 {} debouncer:inst7|contadorDeboucing:inst4|inst24 {} debouncer:inst7|contadorDeboucing:inst4|inst25 {} debouncer:inst7|contadorDeboucing:inst4|inst26 {} debouncer:inst7|contadorDeboucing:inst4|inst28 {} debouncer:inst7|contadorDeboucing:inst4|inst29 {} debouncer:inst7|contadorDeboucing:inst4|inst30 {} debouncer:inst7|contadorDeboucing:inst4|inst31 {} debouncer:inst7|contadorDeboucing:inst4|inst32 {} debouncer:inst7|contadorDeboucing:inst4|inst33 {} debouncer:inst7|contadorDeboucing:inst4|inst34 {} debouncer:inst7|contadorDeboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.700ns 0.200ns 1.700ns 1.700ns 1.800ns 1.700ns 1.700ns 1.800ns 1.800ns 2.100ns 0.200ns 2.100ns 0.200ns 1.800ns 1.800ns 1.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 368 1080 1144 464 "inst35" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "componentes/contadorDeboucing/contadorDeboucing.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contadorDeboucing/contadorDeboucing.bdf" { { 56 344 408 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { debouncer:inst7|contadorDeboucing:inst4|inst35 debouncer:inst7|contadorDeboucing:inst4|inst35~4 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { debouncer:inst7|contadorDeboucing:inst4|inst35 {} debouncer:inst7|contadorDeboucing:inst4|inst35~4 {} debouncer:inst7|contadorDeboucing:inst4|inst {} } { 0.000ns 0.200ns 0.200ns } { 0.000ns 1.700ns 0.300ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { CLK25 {} CLK25~out {} debouncer:inst7|contadorDeboucing:inst4|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "46.500 ns" { CLK25 debouncer:inst7|contadorDeboucing:inst4|inst debouncer:inst7|contadorDeboucing:inst4|inst19 debouncer:inst7|contadorDeboucing:inst4|inst20 debouncer:inst7|contadorDeboucing:inst4|inst21 debouncer:inst7|contadorDeboucing:inst4|inst22 debouncer:inst7|contadorDeboucing:inst4|inst23 debouncer:inst7|contadorDeboucing:inst4|inst27 debouncer:inst7|contadorDeboucing:inst4|inst24 debouncer:inst7|contadorDeboucing:inst4|inst25 debouncer:inst7|contadorDeboucing:inst4|inst26 debouncer:inst7|contadorDeboucing:inst4|inst28 debouncer:inst7|contadorDeboucing:inst4|inst29 debouncer:inst7|contadorDeboucing:inst4|inst30 debouncer:inst7|contadorDeboucing:inst4|inst31 debouncer:inst7|contadorDeboucing:inst4|inst32 debouncer:inst7|contadorDeboucing:inst4|inst33 debouncer:inst7|contadorDeboucing:inst4|inst34 debouncer:inst7|contadorDeboucing:inst4|inst35 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "46.500 ns" { CLK25 {} CLK25~out {} debouncer:inst7|contadorDeboucing:inst4|inst {} debouncer:inst7|contadorDeboucing:inst4|inst19 {} debouncer:inst7|contadorDeboucing:inst4|inst20 {} debouncer:inst7|contadorDeboucing:inst4|inst21 {} debouncer:inst7|contadorDeboucing:inst4|inst22 {} debouncer:inst7|contadorDeboucing:inst4|inst23 {} debouncer:inst7|contadorDeboucing:inst4|inst27 {} debouncer:inst7|contadorDeboucing:inst4|inst24 {} debouncer:inst7|contadorDeboucing:inst4|inst25 {} debouncer:inst7|contadorDeboucing:inst4|inst26 {} debouncer:inst7|contadorDeboucing:inst4|inst28 {} debouncer:inst7|contadorDeboucing:inst4|inst29 {} debouncer:inst7|contadorDeboucing:inst4|inst30 {} debouncer:inst7|contadorDeboucing:inst4|inst31 {} debouncer:inst7|contadorDeboucing:inst4|inst32 {} debouncer:inst7|contadorDeboucing:inst4|inst33 {} debouncer:inst7|contadorDeboucing:inst4|inst34 {} debouncer:inst7|contadorDeboucing:inst4|inst35 {} } { 0.000ns 0.000ns 1.400ns 1.700ns 1.700ns 0.200ns 1.700ns 1.700ns 1.800ns 1.700ns 1.700ns 1.800ns 1.800ns 2.100ns 0.200ns 2.100ns 0.200ns 1.800ns 1.800ns 1.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registrador:inst1\|inst entradaMSB2 botaoRegistro1 7.500 ns register " "Info: tsu for register \"registrador:inst1\|inst\" (data pin = \"entradaMSB2\", clock pin = \"botaoRegistro1\") is 7.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest pin register " "Info: + Longest pin to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns entradaMSB2 1 PIN PIN_103 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_103; Fanout = 1; PIN Node = 'entradaMSB2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { entradaMSB2 } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 464 -16 152 480 "entradaMSB2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.000 ns) 8.700 ns registrador:inst1\|inst 2 REG LC1_A4 8 " "Info: 2: + IC(4.600 ns) + CELL(1.000 ns) = 8.700 ns; Loc. = LC1_A4; Fanout = 8; REG Node = 'registrador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { entradaMSB2 registrador:inst1|inst } "NODE_NAME" } } { "componentes/registrador/registrador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/registrador/registrador.bdf" { { 8 352 416 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 47.13 % ) " "Info: Total cell delay = 4.100 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 52.87 % ) " "Info: Total interconnect delay = 4.600 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { entradaMSB2 registrador:inst1|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { entradaMSB2 {} entradaMSB2~out {} registrador:inst1|inst {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "componentes/registrador/registrador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/registrador/registrador.bdf" { { 8 352 416 88 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoRegistro1 destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"botaoRegistro1\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns botaoRegistro1 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'botaoRegistro1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoRegistro1 } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 608 -16 152 624 "botaoRegistro1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns registrador:inst1\|inst 2 REG LC1_A4 8 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_A4; Fanout = 8; REG Node = 'registrador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { botaoRegistro1 registrador:inst1|inst } "NODE_NAME" } } { "componentes/registrador/registrador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/registrador/registrador.bdf" { { 8 352 416 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { botaoRegistro1 registrador:inst1|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { botaoRegistro1 {} botaoRegistro1~out {} registrador:inst1|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { entradaMSB2 registrador:inst1|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { entradaMSB2 {} entradaMSB2~out {} registrador:inst1|inst {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 3.100ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { botaoRegistro1 registrador:inst1|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { botaoRegistro1 {} botaoRegistro1~out {} registrador:inst1|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK B contador:inst13\|inst1 87.200 ns register " "Info: tco from clock \"CLK\" to destination pin \"B\" through register \"contador:inst13\|inst1\" is 87.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 59.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 59.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 984 400 568 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisorDeFrequencia:inst5\|inst 2 REG LC1_D6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_D6; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK divisorDeFrequencia:inst5|inst } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 216 280 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 6.500 ns divisorDeFrequencia:inst5\|inst1 3 REG LC1_D26 2 " "Info: 3: + IC(2.400 ns) + CELL(1.100 ns) = 6.500 ns; Loc. = LC1_D26; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 320 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 9.600 ns divisorDeFrequencia:inst5\|inst2 4 REG LC1_D13 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 9.600 ns; Loc. = LC1_D13; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 424 488 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 12.500 ns divisorDeFrequencia:inst5\|inst3 5 REG LC1_D7 2 " "Info: 5: + IC(1.800 ns) + CELL(1.100 ns) = 12.500 ns; Loc. = LC1_D7; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 528 592 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.100 ns) 17.800 ns divisorDeFrequencia:inst5\|inst4 6 REG LC1_K11 2 " "Info: 6: + IC(4.200 ns) + CELL(1.100 ns) = 17.800 ns; Loc. = LC1_K11; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 632 696 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 21.100 ns divisorDeFrequencia:inst5\|inst5 7 REG LC1_K24 2 " "Info: 7: + IC(2.200 ns) + CELL(1.100 ns) = 21.100 ns; Loc. = LC1_K24; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 736 800 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 24.200 ns divisorDeFrequencia:inst5\|inst6 8 REG LC1_K12 2 " "Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 24.200 ns; Loc. = LC1_K12; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 72 840 904 152 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 27.200 ns divisorDeFrequencia:inst5\|inst7 9 REG LC2_K14 2 " "Info: 9: + IC(1.900 ns) + CELL(1.100 ns) = 27.200 ns; Loc. = LC2_K14; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 216 280 280 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 28.500 ns divisorDeFrequencia:inst5\|inst8 10 REG LC1_K14 2 " "Info: 10: + IC(0.200 ns) + CELL(1.100 ns) = 28.500 ns; Loc. = LC1_K14; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 320 384 280 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 31.400 ns divisorDeFrequencia:inst5\|inst9 11 REG LC2_K9 2 " "Info: 11: + IC(1.800 ns) + CELL(1.100 ns) = 31.400 ns; Loc. = LC2_K9; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 424 488 280 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 32.700 ns divisorDeFrequencia:inst5\|inst10 12 REG LC1_K9 2 " "Info: 12: + IC(0.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC1_K9; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 528 592 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 36.300 ns divisorDeFrequencia:inst5\|inst11 13 REG LC1_K46 2 " "Info: 13: + IC(2.500 ns) + CELL(1.100 ns) = 36.300 ns; Loc. = LC1_K46; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 632 696 280 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.200 ns divisorDeFrequencia:inst5\|inst12 14 REG LC1_K41 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 39.200 ns; Loc. = LC1_K41; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 736 800 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.100 ns) 44.400 ns divisorDeFrequencia:inst5\|inst13 15 REG LC1_E33 2 " "Info: 15: + IC(4.100 ns) + CELL(1.100 ns) = 44.400 ns; Loc. = LC1_E33; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 200 840 904 280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 47.500 ns divisorDeFrequencia:inst5\|inst14 16 REG LC1_E46 2 " "Info: 16: + IC(2.000 ns) + CELL(1.100 ns) = 47.500 ns; Loc. = LC1_E46; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 216 280 400 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 50.300 ns divisorDeFrequencia:inst5\|inst15 17 REG LC1_E44 2 " "Info: 17: + IC(1.700 ns) + CELL(1.100 ns) = 50.300 ns; Loc. = LC1_E44; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 320 384 400 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 53.200 ns divisorDeFrequencia:inst5\|inst16 18 REG LC1_E35 2 " "Info: 18: + IC(1.800 ns) + CELL(1.100 ns) = 53.200 ns; Loc. = LC1_E35; Fanout = 2; REG Node = 'divisorDeFrequencia:inst5\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 } "NODE_NAME" } } { "componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/divisorDeFrequencia/divisorDeFrequencia.bdf" { { 320 424 488 400 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 58.300 ns contador:inst13\|inst 19 REG LC1_A18 17 " "Info: 19: + IC(4.000 ns) + CELL(1.100 ns) = 58.300 ns; Loc. = LC1_A18; Fanout = 17; REG Node = 'contador:inst13\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { divisorDeFrequencia:inst5|inst16 contador:inst13|inst } "NODE_NAME" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 59.500 ns contador:inst13\|inst1 20 REG LC5_A13 14 " "Info: 20: + IC(1.200 ns) + CELL(0.000 ns) = 59.500 ns; Loc. = LC5_A13; Fanout = 14; REG Node = 'contador:inst13\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst13|inst contador:inst13|inst1 } "NODE_NAME" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 368 432 176 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.300 ns ( 34.12 % ) " "Info: Total cell delay = 20.300 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "39.200 ns ( 65.88 % ) " "Info: Total interconnect delay = 39.200 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "59.500 ns" { CLK divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 contador:inst13|inst contador:inst13|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "59.500 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} contador:inst13|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns 1.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 368 432 176 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.600 ns + Longest register pin " "Info: + Longest register to pin delay is 26.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst13\|inst1 1 REG LC5_A13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A13; Fanout = 14; REG Node = 'contador:inst13\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst13|inst1 } "NODE_NAME" } } { "componentes/contador/contador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/contador/contador.bdf" { { 96 368 432 176 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 3.800 ns multiplexador:inst8\|inst21~0 2 COMB LC7_A14 5 " "Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 3.800 ns; Loc. = LC7_A14; Fanout = 5; COMB Node = 'multiplexador:inst8\|inst21~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { contador:inst13|inst1 multiplexador:inst8|inst21~0 } "NODE_NAME" } } { "componentes/multiplexador/multiplexador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/multiplexador/multiplexador.bdf" { { 1288 1560 1624 1336 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.000 ns) 7.700 ns multiplexador:inst8\|inst10~2 3 COMB LC2_A3 1 " "Info: 3: + IC(1.900 ns) + CELL(2.000 ns) = 7.700 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'multiplexador:inst8\|inst10~2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { multiplexador:inst8|inst21~0 multiplexador:inst8|inst10~2 } "NODE_NAME" } } { "componentes/multiplexador/multiplexador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 10.100 ns multiplexador:inst8\|inst10~4 4 COMB LC1_A3 1 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.100 ns; Loc. = LC1_A3; Fanout = 1; COMB Node = 'multiplexador:inst8\|inst10~4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { multiplexador:inst8|inst10~2 multiplexador:inst8|inst10~4 } "NODE_NAME" } } { "componentes/multiplexador/multiplexador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.000 ns) 14.600 ns multiplexador:inst8\|inst10~6 5 COMB LC1_A25 1 " "Info: 5: + IC(2.500 ns) + CELL(2.000 ns) = 14.600 ns; Loc. = LC1_A25; Fanout = 1; COMB Node = 'multiplexador:inst8\|inst10~6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { multiplexador:inst8|inst10~4 multiplexador:inst8|inst10~6 } "NODE_NAME" } } { "componentes/multiplexador/multiplexador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(8.600 ns) 26.600 ns B 6 PIN PIN_120 0 " "Info: 6: + IC(3.400 ns) + CELL(8.600 ns) = 26.600 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'B'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { multiplexador:inst8|inst10~6 B } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 176 1808 1984 192 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.700 ns ( 62.78 % ) " "Info: Total cell delay = 16.700 ns ( 62.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.900 ns ( 37.22 % ) " "Info: Total interconnect delay = 9.900 ns ( 37.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { contador:inst13|inst1 multiplexador:inst8|inst21~0 multiplexador:inst8|inst10~2 multiplexador:inst8|inst10~4 multiplexador:inst8|inst10~6 B } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { contador:inst13|inst1 {} multiplexador:inst8|inst21~0 {} multiplexador:inst8|inst10~2 {} multiplexador:inst8|inst10~4 {} multiplexador:inst8|inst10~6 {} B {} } { 0.000ns 1.900ns 1.900ns 0.200ns 2.500ns 3.400ns } { 0.000ns 1.900ns 2.000ns 2.200ns 2.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "59.500 ns" { CLK divisorDeFrequencia:inst5|inst divisorDeFrequencia:inst5|inst1 divisorDeFrequencia:inst5|inst2 divisorDeFrequencia:inst5|inst3 divisorDeFrequencia:inst5|inst4 divisorDeFrequencia:inst5|inst5 divisorDeFrequencia:inst5|inst6 divisorDeFrequencia:inst5|inst7 divisorDeFrequencia:inst5|inst8 divisorDeFrequencia:inst5|inst9 divisorDeFrequencia:inst5|inst10 divisorDeFrequencia:inst5|inst11 divisorDeFrequencia:inst5|inst12 divisorDeFrequencia:inst5|inst13 divisorDeFrequencia:inst5|inst14 divisorDeFrequencia:inst5|inst15 divisorDeFrequencia:inst5|inst16 contador:inst13|inst contador:inst13|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "59.500 ns" { CLK {} CLK~out {} divisorDeFrequencia:inst5|inst {} divisorDeFrequencia:inst5|inst1 {} divisorDeFrequencia:inst5|inst2 {} divisorDeFrequencia:inst5|inst3 {} divisorDeFrequencia:inst5|inst4 {} divisorDeFrequencia:inst5|inst5 {} divisorDeFrequencia:inst5|inst6 {} divisorDeFrequencia:inst5|inst7 {} divisorDeFrequencia:inst5|inst8 {} divisorDeFrequencia:inst5|inst9 {} divisorDeFrequencia:inst5|inst10 {} divisorDeFrequencia:inst5|inst11 {} divisorDeFrequencia:inst5|inst12 {} divisorDeFrequencia:inst5|inst13 {} divisorDeFrequencia:inst5|inst14 {} divisorDeFrequencia:inst5|inst15 {} divisorDeFrequencia:inst5|inst16 {} contador:inst13|inst {} contador:inst13|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.400ns 2.000ns 1.800ns 4.200ns 2.200ns 2.000ns 1.900ns 0.200ns 1.800ns 0.200ns 2.500ns 1.800ns 4.100ns 2.000ns 1.700ns 1.800ns 4.000ns 1.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { contador:inst13|inst1 multiplexador:inst8|inst21~0 multiplexador:inst8|inst10~2 multiplexador:inst8|inst10~4 multiplexador:inst8|inst10~6 B } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { contador:inst13|inst1 {} multiplexador:inst8|inst21~0 {} multiplexador:inst8|inst10~2 {} multiplexador:inst8|inst10~4 {} multiplexador:inst8|inst10~6 {} B {} } { 0.000ns 1.900ns 1.900ns 0.200ns 2.500ns 3.400ns } { 0.000ns 1.900ns 2.000ns 2.200ns 2.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registrador:inst1\|inst4 entradaB2 botaoRegistro1 -0.300 ns register " "Info: th for register \"registrador:inst1\|inst4\" (data pin = \"entradaB2\", clock pin = \"botaoRegistro1\") is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "botaoRegistro1 destination 1.900 ns + Longest register " "Info: + Longest clock path from clock \"botaoRegistro1\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns botaoRegistro1 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'botaoRegistro1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { botaoRegistro1 } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 608 -16 152 624 "botaoRegistro1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns registrador:inst1\|inst4 2 REG LC1_A26 10 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_A26; Fanout = 10; REG Node = 'registrador:inst1\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { botaoRegistro1 registrador:inst1|inst4 } "NODE_NAME" } } { "componentes/registrador/registrador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/registrador/registrador.bdf" { { 112 352 416 192 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { botaoRegistro1 registrador:inst1|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { botaoRegistro1 {} botaoRegistro1~out {} registrador:inst1|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "componentes/registrador/registrador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/registrador/registrador.bdf" { { 112 352 416 192 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns entradaB2 1 PIN PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'entradaB2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { entradaB2 } "NODE_NAME" } } { "calculadoraBinaria.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/calculadoraBinaria.bdf" { { 496 -16 152 512 "entradaB2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.000 ns) 3.100 ns registrador:inst1\|inst4 2 REG LC1_A26 10 " "Info: 2: + IC(1.600 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC1_A26; Fanout = 10; REG Node = 'registrador:inst1\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { entradaB2 registrador:inst1|inst4 } "NODE_NAME" } } { "componentes/registrador/registrador.bdf" "" { Schematic "C:/Users/danie/Documents/calculadora_binaria/componentes/registrador/registrador.bdf" { { 112 352 416 192 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 48.39 % ) " "Info: Total cell delay = 1.500 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 51.61 % ) " "Info: Total interconnect delay = 1.600 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { entradaB2 registrador:inst1|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { entradaB2 {} entradaB2~out {} registrador:inst1|inst4 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { botaoRegistro1 registrador:inst1|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { botaoRegistro1 {} botaoRegistro1~out {} registrador:inst1|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { entradaB2 registrador:inst1|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { entradaB2 {} entradaB2~out {} registrador:inst1|inst4 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 08:01:29 2019 " "Info: Processing ended: Fri Aug 16 08:01:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
