<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=U83P7fiOCmeDJgyXLDXUe99lWUkZTa_h8uFRCyuha3JFXPTfcboN3grJJfZX51O5h2bgZ_LF-stAnH5WdinF0Br_9McJoJau5kiucCMCak5UTC9B6Fo7AX3a1LI_HD2Jq8kIvfFOT6gjcrm1n6J5iLb7-SN04tzbnH0KKcx4iNvsCKHsKuyAx6ziSLmWytLz8rSZp-fCYSbDlhQZG1A8UQ');.lst-kix_pgx4c76hcz3c-5>li:before{content:"\0025a0  "}.lst-kix_pgx4c76hcz3c-6>li:before{content:"\0025cf  "}.lst-kix_pgx4c76hcz3c-4>li:before{content:"\0025cb  "}.lst-kix_pgx4c76hcz3c-8>li:before{content:"\0025a0  "}.lst-kix_pgx4c76hcz3c-7>li:before{content:"\0025cb  "}.lst-kix_pgx4c76hcz3c-0>li:before{content:"\0025cf  "}.lst-kix_pgx4c76hcz3c-1>li:before{content:"\0025cb  "}.lst-kix_pgx4c76hcz3c-2>li:before{content:"\0025a0  "}.lst-kix_pgx4c76hcz3c-3>li:before{content:"\0025cf  "}.lst-kix_h1yn301wq109-1>li{counter-increment:lst-ctn-kix_h1yn301wq109-1}ul.lst-kix_5t5hxq20egq2-7{list-style-type:none}ul.lst-kix_5t5hxq20egq2-8{list-style-type:none}ul.lst-kix_5t5hxq20egq2-5{list-style-type:none}ul.lst-kix_5t5hxq20egq2-6{list-style-type:none}ul.lst-kix_5t5hxq20egq2-0{list-style-type:none}ul.lst-kix_5t5hxq20egq2-3{list-style-type:none}.lst-kix_pcg3umpsu4i9-7>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-7}ul.lst-kix_5t5hxq20egq2-4{list-style-type:none}ul.lst-kix_5t5hxq20egq2-1{list-style-type:none}ul.lst-kix_5t5hxq20egq2-2{list-style-type:none}ol.lst-kix_h1yn301wq109-1.start{counter-reset:lst-ctn-kix_h1yn301wq109-1 0}.lst-kix_pcg3umpsu4i9-3>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-3}.lst-kix_bofce9xrzvd6-8>li:before{content:"\0025a0  "}.lst-kix_bofce9xrzvd6-7>li:before{content:"\0025cb  "}.lst-kix_bofce9xrzvd6-6>li:before{content:"\0025cf  "}.lst-kix_bofce9xrzvd6-3>li:before{content:"\0025cf  "}ol.lst-kix_yczjw4m2xuhn-4.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-4 0}.lst-kix_bofce9xrzvd6-1>li:before{content:"\0025cb  "}.lst-kix_bofce9xrzvd6-5>li:before{content:"\0025a0  "}.lst-kix_bofce9xrzvd6-0>li:before{content:"\0025cf  "}.lst-kix_bofce9xrzvd6-4>li:before{content:"\0025cb  "}.lst-kix_bofce9xrzvd6-2>li:before{content:"\0025a0  "}.lst-kix_pcg3umpsu4i9-0>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-0}ol.lst-kix_h1yn301wq109-6.start{counter-reset:lst-ctn-kix_h1yn301wq109-6 0}.lst-kix_grc8ughvi7h8-2>li:before{content:"\0025a0  "}.lst-kix_grc8ughvi7h8-0>li:before{content:"\0025cf  "}.lst-kix_grc8ughvi7h8-4>li:before{content:"\0025cb  "}ul.lst-kix_cl4dm5saqdoh-2{list-style-type:none}.lst-kix_grc8ughvi7h8-6>li:before{content:"\0025cf  "}ul.lst-kix_cl4dm5saqdoh-3{list-style-type:none}ul.lst-kix_cl4dm5saqdoh-4{list-style-type:none}ul.lst-kix_cl4dm5saqdoh-5{list-style-type:none}ul.lst-kix_cl4dm5saqdoh-0{list-style-type:none}ul.lst-kix_cl4dm5saqdoh-1{list-style-type:none}.lst-kix_braac9lzqh3v-2>li:before{content:"\0025a0  "}ol.lst-kix_pcg3umpsu4i9-6.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-6 0}.lst-kix_braac9lzqh3v-4>li:before{content:"\0025cb  "}.lst-kix_braac9lzqh3v-6>li:before{content:"\0025cf  "}ul.lst-kix_iulb4vejzc6y-2{list-style-type:none}ul.lst-kix_iulb4vejzc6y-3{list-style-type:none}ul.lst-kix_iulb4vejzc6y-0{list-style-type:none}ul.lst-kix_iulb4vejzc6y-1{list-style-type:none}ul.lst-kix_iulb4vejzc6y-8{list-style-type:none}ul.lst-kix_iulb4vejzc6y-6{list-style-type:none}ul.lst-kix_iulb4vejzc6y-7{list-style-type:none}ul.lst-kix_iulb4vejzc6y-4{list-style-type:none}ul.lst-kix_iulb4vejzc6y-5{list-style-type:none}ol.lst-kix_h1yn301wq109-8.start{counter-reset:lst-ctn-kix_h1yn301wq109-8 0}ul.lst-kix_cl4dm5saqdoh-6{list-style-type:none}.lst-kix_braac9lzqh3v-0>li:before{content:"\0025cf  "}ul.lst-kix_cl4dm5saqdoh-7{list-style-type:none}ul.lst-kix_cl4dm5saqdoh-8{list-style-type:none}.lst-kix_4t4qg3bu1we-6>li:before{content:"\0025cf  "}.lst-kix_4t4qg3bu1we-2>li:before{content:"\0025a0  "}ol.lst-kix_pcg3umpsu4i9-8.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-8 0}.lst-kix_h1yn301wq109-5>li{counter-increment:lst-ctn-kix_h1yn301wq109-5}.lst-kix_4t4qg3bu1we-0>li:before{content:"\0025cf  "}.lst-kix_4t4qg3bu1we-8>li:before{content:"\0025a0  "}.lst-kix_4t4qg3bu1we-4>li:before{content:"\0025cb  "}.lst-kix_braac9lzqh3v-8>li:before{content:"\0025a0  "}.lst-kix_a3ljbgjhaf5f-3>li:before{content:"\0025cf  "}.lst-kix_a3ljbgjhaf5f-1>li:before{content:"\0025cb  "}.lst-kix_grc8ughvi7h8-8>li:before{content:"\0025a0  "}ol.lst-kix_yczjw4m2xuhn-7.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-7 0}.lst-kix_yczjw4m2xuhn-2>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-2}.lst-kix_awgzxqfy7p58-1>li:before{content:"\0025cb  "}.lst-kix_h1yn301wq109-5>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-5,lower-roman) ". "}.lst-kix_pcg3umpsu4i9-6>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-6}ul.lst-kix_wnl0dnezswfe-2{list-style-type:none}.lst-kix_h1yn301wq109-8>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-8,lower-roman) ". "}ul.lst-kix_wnl0dnezswfe-3{list-style-type:none}ul.lst-kix_wnl0dnezswfe-0{list-style-type:none}.lst-kix_awgzxqfy7p58-2>li:before{content:"\0025a0  "}ul.lst-kix_wnl0dnezswfe-1{list-style-type:none}.lst-kix_h1yn301wq109-2>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-2,lower-roman) ". "}.lst-kix_awgzxqfy7p58-5>li:before{content:"\0025a0  "}.lst-kix_h1yn301wq109-1>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-1,lower-latin) ". "}.lst-kix_8zgv5owzju53-8>li:before{content:"\0025a0  "}ol.lst-kix_yczjw4m2xuhn-1.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-1 0}.lst-kix_awgzxqfy7p58-6>li:before{content:"\0025cf  "}.lst-kix_8pn4mcl736g3-5>li:before{content:"\0025a0  "}.lst-kix_5mma2fr844y-2>li:before{content:"\0025a0  "}.lst-kix_8pn4mcl736g3-4>li:before{content:"\0025cb  "}.lst-kix_a3ljbgjhaf5f-7>li:before{content:"\0025cb  "}ol.lst-kix_pcg3umpsu4i9-4.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-4 0}.lst-kix_a3ljbgjhaf5f-8>li:before{content:"\0025a0  "}ol.lst-kix_yczjw4m2xuhn-6.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-6 0}.lst-kix_8pn4mcl736g3-1>li:before{content:"\0025cb  "}ul.lst-kix_ce4yn642044j-0{list-style-type:none}ul.lst-kix_ce4yn642044j-1{list-style-type:none}.lst-kix_8pn4mcl736g3-0>li:before{content:"\0025cf  "}ul.lst-kix_wnl0dnezswfe-6{list-style-type:none}ul.lst-kix_ce4yn642044j-8{list-style-type:none}ul.lst-kix_wnl0dnezswfe-7{list-style-type:none}.lst-kix_pcg3umpsu4i9-6>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-6,decimal) ". "}ul.lst-kix_wnl0dnezswfe-4{list-style-type:none}ul.lst-kix_ce4yn642044j-6{list-style-type:none}ul.lst-kix_wnl0dnezswfe-5{list-style-type:none}ul.lst-kix_ce4yn642044j-7{list-style-type:none}ul.lst-kix_ce4yn642044j-4{list-style-type:none}ul.lst-kix_ce4yn642044j-5{list-style-type:none}.lst-kix_pcg3umpsu4i9-5>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-5,lower-roman) ". "}ul.lst-kix_wnl0dnezswfe-8{list-style-type:none}ul.lst-kix_ce4yn642044j-2{list-style-type:none}ul.lst-kix_ce4yn642044j-3{list-style-type:none}.lst-kix_wnl0dnezswfe-1>li:before{content:"\0025cb  "}.lst-kix_iulb4vejzc6y-5>li:before{content:"\0025a0  "}.lst-kix_wnl0dnezswfe-5>li:before{content:"\0025a0  "}.lst-kix_wnl0dnezswfe-6>li:before{content:"\0025cf  "}.lst-kix_iulb4vejzc6y-4>li:before{content:"\0025cb  "}.lst-kix_kg67tbmv7z60-1>li:before{content:"\0025cb  "}.lst-kix_kg67tbmv7z60-2>li:before{content:"\0025a0  "}.lst-kix_kg67tbmv7z60-6>li:before{content:"\0025cf  "}.lst-kix_wnl0dnezswfe-2>li:before{content:"\0025a0  "}.lst-kix_iulb4vejzc6y-8>li:before{content:"\0025a0  "}.lst-kix_kg67tbmv7z60-5>li:before{content:"\0025a0  "}ul.lst-kix_do2z02e5ix6k-0{list-style-type:none}ul.lst-kix_awgzxqfy7p58-2{list-style-type:none}ul.lst-kix_do2z02e5ix6k-1{list-style-type:none}ul.lst-kix_awgzxqfy7p58-3{list-style-type:none}ul.lst-kix_do2z02e5ix6k-2{list-style-type:none}ul.lst-kix_awgzxqfy7p58-0{list-style-type:none}ul.lst-kix_do2z02e5ix6k-3{list-style-type:none}ul.lst-kix_awgzxqfy7p58-1{list-style-type:none}ul.lst-kix_do2z02e5ix6k-4{list-style-type:none}ul.lst-kix_awgzxqfy7p58-6{list-style-type:none}ul.lst-kix_do2z02e5ix6k-5{list-style-type:none}ul.lst-kix_awgzxqfy7p58-7{list-style-type:none}ul.lst-kix_do2z02e5ix6k-6{list-style-type:none}ul.lst-kix_awgzxqfy7p58-4{list-style-type:none}ul.lst-kix_do2z02e5ix6k-7{list-style-type:none}ul.lst-kix_awgzxqfy7p58-5{list-style-type:none}.lst-kix_8zgv5owzju53-1>li:before{content:"\0025cb  "}.lst-kix_5mma2fr844y-3>li:before{content:"\0025cf  "}ul.lst-kix_awgzxqfy7p58-8{list-style-type:none}.lst-kix_8zgv5owzju53-0>li:before{content:"\0025cf  "}.lst-kix_5mma2fr844y-6>li:before{content:"\0025cf  "}.lst-kix_h1yn301wq109-6>li{counter-increment:lst-ctn-kix_h1yn301wq109-6}.lst-kix_5mma2fr844y-7>li:before{content:"\0025cb  "}.lst-kix_8zgv5owzju53-4>li:before{content:"\0025cb  "}.lst-kix_8zgv5owzju53-5>li:before{content:"\0025a0  "}ul.lst-kix_do2z02e5ix6k-8{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-5.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-5 0}.lst-kix_iulb4vejzc6y-1>li:before{content:"\0025cb  "}.lst-kix_iulb4vejzc6y-0>li:before{content:"\0025cf  "}.lst-kix_grc8ughvi7h8-1>li:before{content:"\0025cb  "}ul.lst-kix_i9cvmzl2ff5t-8{list-style-type:none}ul.lst-kix_i9cvmzl2ff5t-7{list-style-type:none}ul.lst-kix_i9cvmzl2ff5t-6{list-style-type:none}.lst-kix_h1yn301wq109-8>li{counter-increment:lst-ctn-kix_h1yn301wq109-8}ul.lst-kix_i9cvmzl2ff5t-5{list-style-type:none}.lst-kix_yv41y1aoc8as-8>li:before{content:"\0025a0  "}ul.lst-kix_i9cvmzl2ff5t-4{list-style-type:none}.lst-kix_mpsj6leu1h48-1>li:before{content:"\0025cb  "}.lst-kix_mpsj6leu1h48-5>li:before{content:"\0025a0  "}ul.lst-kix_i9cvmzl2ff5t-3{list-style-type:none}.lst-kix_grc8ughvi7h8-5>li:before{content:"\0025a0  "}ul.lst-kix_i9cvmzl2ff5t-2{list-style-type:none}ul.lst-kix_i9cvmzl2ff5t-1{list-style-type:none}ul.lst-kix_i9cvmzl2ff5t-0{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-3.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-3 0}.lst-kix_yczjw4m2xuhn-7>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-7,lower-latin) ". "}.lst-kix_i9cvmzl2ff5t-7>li:before{content:"\0025cb  "}.lst-kix_yv41y1aoc8as-0>li:before{content:"\0025cf  "}.lst-kix_yv41y1aoc8as-4>li:before{content:"\0025cb  "}.lst-kix_braac9lzqh3v-5>li:before{content:"\0025a0  "}.lst-kix_cl4dm5saqdoh-5>li:before{content:"\0025a0  "}.lst-kix_i9cvmzl2ff5t-3>li:before{content:"\0025cf  "}.lst-kix_yczjw4m2xuhn-3>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-3,decimal) ". "}ul.lst-kix_toxokqxjgc6a-7{list-style-type:none}ul.lst-kix_toxokqxjgc6a-6{list-style-type:none}ul.lst-kix_toxokqxjgc6a-5{list-style-type:none}ul.lst-kix_toxokqxjgc6a-4{list-style-type:none}ul.lst-kix_toxokqxjgc6a-3{list-style-type:none}ul.lst-kix_toxokqxjgc6a-2{list-style-type:none}ul.lst-kix_toxokqxjgc6a-1{list-style-type:none}ul.lst-kix_toxokqxjgc6a-0{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-2.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-2 0}ul.lst-kix_toxokqxjgc6a-8{list-style-type:none}.lst-kix_l4y3ljz311ha-3>li:before{content:"\0025cf  "}ul.lst-kix_bofce9xrzvd6-1{list-style-type:none}.lst-kix_cl4dm5saqdoh-1>li:before{content:"\0025cb  "}.lst-kix_pcg3umpsu4i9-1>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-1}ul.lst-kix_bofce9xrzvd6-2{list-style-type:none}.lst-kix_braac9lzqh3v-1>li:before{content:"\0025cb  "}ol.lst-kix_pcg3umpsu4i9-0.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-0 0}ul.lst-kix_bofce9xrzvd6-0{list-style-type:none}ul.lst-kix_bofce9xrzvd6-7{list-style-type:none}ul.lst-kix_bofce9xrzvd6-8{list-style-type:none}ul.lst-kix_bofce9xrzvd6-5{list-style-type:none}ul.lst-kix_bofce9xrzvd6-6{list-style-type:none}ul.lst-kix_bofce9xrzvd6-3{list-style-type:none}.lst-kix_l4y3ljz311ha-7>li:before{content:"\0025cb  "}ul.lst-kix_bofce9xrzvd6-4{list-style-type:none}.lst-kix_902u6nqv3qch-1>li:before{content:"\0025cb  "}.lst-kix_pcg3umpsu4i9-2>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-2,lower-roman) ". "}.lst-kix_4t4qg3bu1we-7>li:before{content:"\0025cb  "}.lst-kix_ce4yn642044j-2>li:before{content:"\0025a0  "}ol.lst-kix_yczjw4m2xuhn-0.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-0 0}.lst-kix_902u6nqv3qch-5>li:before{content:"\0025a0  "}.lst-kix_pcg3umpsu4i9-8>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-8}.lst-kix_4t4qg3bu1we-3>li:before{content:"\0025cf  "}ol.lst-kix_pcg3umpsu4i9-1.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-1 0}.lst-kix_8pn4mcl736g3-8>li:before{content:"\0025a0  "}.lst-kix_a3ljbgjhaf5f-4>li:before{content:"\0025cb  "}.lst-kix_25dtx331kekw-2>li:before{content:"\0025a0  "}.lst-kix_25dtx331kekw-6>li:before{content:"\0025cf  "}ol.lst-kix_pcg3umpsu4i9-2.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-2 0}.lst-kix_a3ljbgjhaf5f-0>li:before{content:"\0025cf  "}.lst-kix_yczjw4m2xuhn-5>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-5}.lst-kix_ce4yn642044j-6>li:before{content:"\0025cf  "}ul.lst-kix_mpsj6leu1h48-3{list-style-type:none}.lst-kix_33fh3gyhltan-3>li:before{content:"\0025cf  "}.lst-kix_33fh3gyhltan-4>li:before{content:"\0025cb  "}ul.lst-kix_mpsj6leu1h48-2{list-style-type:none}ul.lst-kix_mpsj6leu1h48-5{list-style-type:none}.lst-kix_toxokqxjgc6a-0>li:before{content:"\0025cf  "}ul.lst-kix_mpsj6leu1h48-4{list-style-type:none}.lst-kix_33fh3gyhltan-2>li:before{content:"\0025a0  "}.lst-kix_33fh3gyhltan-6>li:before{content:"\0025cf  "}ul.lst-kix_mpsj6leu1h48-1{list-style-type:none}.lst-kix_toxokqxjgc6a-1>li:before{content:"\0025cb  "}ul.lst-kix_mpsj6leu1h48-0{list-style-type:none}.lst-kix_33fh3gyhltan-0>li:before{content:"\0025cf  "}.lst-kix_33fh3gyhltan-7>li:before{content:"\0025cb  "}.lst-kix_33fh3gyhltan-8>li:before{content:"\0025a0  "}.lst-kix_toxokqxjgc6a-2>li:before{content:"\0025a0  "}.lst-kix_toxokqxjgc6a-4>li:before{content:"\0025cb  "}.lst-kix_33fh3gyhltan-1>li:before{content:"\0025cb  "}.lst-kix_toxokqxjgc6a-3>li:before{content:"\0025cf  "}ul.lst-kix_yv41y1aoc8as-7{list-style-type:none}ol.lst-kix_h1yn301wq109-7{list-style-type:none}ul.lst-kix_yv41y1aoc8as-6{list-style-type:none}ol.lst-kix_h1yn301wq109-8{list-style-type:none}ol.lst-kix_h1yn301wq109-5{list-style-type:none}.lst-kix_toxokqxjgc6a-6>li:before{content:"\0025cf  "}.lst-kix_toxokqxjgc6a-8>li:before{content:"\0025a0  "}ul.lst-kix_yv41y1aoc8as-8{list-style-type:none}ol.lst-kix_h1yn301wq109-6{list-style-type:none}ul.lst-kix_yv41y1aoc8as-3{list-style-type:none}ul.lst-kix_yv41y1aoc8as-2{list-style-type:none}ul.lst-kix_yv41y1aoc8as-5{list-style-type:none}.lst-kix_toxokqxjgc6a-5>li:before{content:"\0025a0  "}ul.lst-kix_yv41y1aoc8as-4{list-style-type:none}.lst-kix_pcg3umpsu4i9-5>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-5}ol.lst-kix_h1yn301wq109-0{list-style-type:none}ol.lst-kix_h1yn301wq109-7.start{counter-reset:lst-ctn-kix_h1yn301wq109-7 0}ul.lst-kix_yv41y1aoc8as-1{list-style-type:none}ul.lst-kix_yv41y1aoc8as-0{list-style-type:none}ol.lst-kix_h1yn301wq109-3{list-style-type:none}.lst-kix_33fh3gyhltan-5>li:before{content:"\0025a0  "}ol.lst-kix_h1yn301wq109-4{list-style-type:none}ol.lst-kix_h1yn301wq109-1{list-style-type:none}.lst-kix_toxokqxjgc6a-7>li:before{content:"\0025cb  "}ol.lst-kix_h1yn301wq109-2{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-7.start{counter-reset:lst-ctn-kix_pcg3umpsu4i9-7 0}ul.lst-kix_mpsj6leu1h48-7{list-style-type:none}ul.lst-kix_mpsj6leu1h48-6{list-style-type:none}ul.lst-kix_mpsj6leu1h48-8{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-3.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-3 0}.lst-kix_yczjw4m2xuhn-0>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-0}.lst-kix_do2z02e5ix6k-6>li:before{content:"\0025cf  "}.lst-kix_do2z02e5ix6k-5>li:before{content:"\0025a0  "}.lst-kix_do2z02e5ix6k-3>li:before{content:"\0025cf  "}.lst-kix_do2z02e5ix6k-4>li:before{content:"\0025cb  "}.lst-kix_do2z02e5ix6k-1>li:before{content:"\0025cb  "}ol.lst-kix_pcg3umpsu4i9-1{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-0{list-style-type:none}ul.lst-kix_kg67tbmv7z60-8{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-5{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-4{list-style-type:none}.lst-kix_do2z02e5ix6k-2>li:before{content:"\0025a0  "}ol.lst-kix_pcg3umpsu4i9-3{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-2{list-style-type:none}.lst-kix_yczjw4m2xuhn-7>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-7}ul.lst-kix_kg67tbmv7z60-2{list-style-type:none}.lst-kix_5t5hxq20egq2-3>li:before{content:"\0025cf  "}ul.lst-kix_kg67tbmv7z60-3{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-8{list-style-type:none}ul.lst-kix_kg67tbmv7z60-0{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-7{list-style-type:none}ul.lst-kix_kg67tbmv7z60-1{list-style-type:none}ol.lst-kix_pcg3umpsu4i9-6{list-style-type:none}ul.lst-kix_kg67tbmv7z60-6{list-style-type:none}.lst-kix_5t5hxq20egq2-1>li:before{content:"\0025cb  "}.lst-kix_5t5hxq20egq2-2>li:before{content:"\0025a0  "}ul.lst-kix_kg67tbmv7z60-7{list-style-type:none}.lst-kix_do2z02e5ix6k-0>li:before{content:"\0025cf  "}ul.lst-kix_kg67tbmv7z60-4{list-style-type:none}ul.lst-kix_kg67tbmv7z60-5{list-style-type:none}.lst-kix_5t5hxq20egq2-4>li:before{content:"\0025cb  "}ol.lst-kix_h1yn301wq109-0.start{counter-reset:lst-ctn-kix_h1yn301wq109-0 0}.lst-kix_5t5hxq20egq2-5>li:before{content:"\0025a0  "}.lst-kix_5t5hxq20egq2-6>li:before{content:"\0025cf  "}.lst-kix_5t5hxq20egq2-7>li:before{content:"\0025cb  "}.lst-kix_5t5hxq20egq2-8>li:before{content:"\0025a0  "}.lst-kix_h1yn301wq109-3>li{counter-increment:lst-ctn-kix_h1yn301wq109-3}.lst-kix_do2z02e5ix6k-7>li:before{content:"\0025cb  "}.lst-kix_do2z02e5ix6k-8>li:before{content:"\0025a0  "}.lst-kix_yczjw4m2xuhn-3>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-3}.lst-kix_cl4dm5saqdoh-8>li:before{content:"\0025a0  "}.lst-kix_yczjw4m2xuhn-4>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-4,lower-latin) ". "}.lst-kix_yczjw4m2xuhn-6>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-6,decimal) ". "}.lst-kix_mpsj6leu1h48-0>li:before{content:"\0025cf  "}.lst-kix_mpsj6leu1h48-2>li:before{content:"\0025a0  "}ol.lst-kix_yczjw4m2xuhn-5.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-5 0}.lst-kix_i9cvmzl2ff5t-2>li:before{content:"\0025a0  "}.lst-kix_cl4dm5saqdoh-4>li:before{content:"\0025cb  "}.lst-kix_yv41y1aoc8as-7>li:before{content:"\0025cb  "}.lst-kix_yczjw4m2xuhn-0>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-0,decimal) ". "}.lst-kix_yczjw4m2xuhn-8>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-8,lower-roman) ". "}.lst-kix_mpsj6leu1h48-6>li:before{content:"\0025cf  "}.lst-kix_i9cvmzl2ff5t-0>li:before{content:"\0025cf  "}.lst-kix_i9cvmzl2ff5t-6>li:before{content:"\0025cf  "}.lst-kix_yv41y1aoc8as-3>li:before{content:"\0025cf  "}.lst-kix_yv41y1aoc8as-5>li:before{content:"\0025a0  "}ol.lst-kix_yczjw4m2xuhn-8.start{counter-reset:lst-ctn-kix_yczjw4m2xuhn-8 0}ul.lst-kix_pgx4c76hcz3c-4{list-style-type:none}ul.lst-kix_pgx4c76hcz3c-3{list-style-type:none}ul.lst-kix_pgx4c76hcz3c-2{list-style-type:none}.lst-kix_cl4dm5saqdoh-6>li:before{content:"\0025cf  "}.lst-kix_yv41y1aoc8as-1>li:before{content:"\0025cb  "}.lst-kix_yczjw4m2xuhn-2>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-2,lower-roman) ". "}ul.lst-kix_pgx4c76hcz3c-1{list-style-type:none}.lst-kix_mpsj6leu1h48-4>li:before{content:"\0025cb  "}.lst-kix_25dtx331kekw-1>li:before{content:"\0025cb  "}.lst-kix_i9cvmzl2ff5t-4>li:before{content:"\0025cb  "}ul.lst-kix_pgx4c76hcz3c-8{list-style-type:none}ul.lst-kix_pgx4c76hcz3c-7{list-style-type:none}ul.lst-kix_pgx4c76hcz3c-6{list-style-type:none}ul.lst-kix_pgx4c76hcz3c-5{list-style-type:none}ul.lst-kix_4t4qg3bu1we-3{list-style-type:none}ul.lst-kix_4t4qg3bu1we-2{list-style-type:none}ul.lst-kix_4t4qg3bu1we-5{list-style-type:none}.lst-kix_l4y3ljz311ha-0>li:before{content:"\0025cf  "}.lst-kix_l4y3ljz311ha-2>li:before{content:"\0025a0  "}ul.lst-kix_4t4qg3bu1we-4{list-style-type:none}ul.lst-kix_4t4qg3bu1we-1{list-style-type:none}ul.lst-kix_4t4qg3bu1we-0{list-style-type:none}ul.lst-kix_braac9lzqh3v-3{list-style-type:none}ul.lst-kix_braac9lzqh3v-4{list-style-type:none}ul.lst-kix_braac9lzqh3v-5{list-style-type:none}.lst-kix_l4y3ljz311ha-4>li:before{content:"\0025cb  "}ul.lst-kix_braac9lzqh3v-6{list-style-type:none}ul.lst-kix_braac9lzqh3v-7{list-style-type:none}ul.lst-kix_braac9lzqh3v-8{list-style-type:none}ul.lst-kix_8zgv5owzju53-3{list-style-type:none}ul.lst-kix_8zgv5owzju53-2{list-style-type:none}.lst-kix_cl4dm5saqdoh-0>li:before{content:"\0025cf  "}.lst-kix_cl4dm5saqdoh-2>li:before{content:"\0025a0  "}ul.lst-kix_8zgv5owzju53-5{list-style-type:none}.lst-kix_l4y3ljz311ha-8>li:before{content:"\0025a0  "}ul.lst-kix_8zgv5owzju53-4{list-style-type:none}ul.lst-kix_8zgv5owzju53-7{list-style-type:none}ul.lst-kix_braac9lzqh3v-0{list-style-type:none}ul.lst-kix_8zgv5owzju53-6{list-style-type:none}ul.lst-kix_braac9lzqh3v-1{list-style-type:none}ul.lst-kix_braac9lzqh3v-2{list-style-type:none}ul.lst-kix_8zgv5owzju53-8{list-style-type:none}.lst-kix_l4y3ljz311ha-6>li:before{content:"\0025cf  "}ul.lst-kix_4t4qg3bu1we-7{list-style-type:none}ul.lst-kix_4t4qg3bu1we-6{list-style-type:none}ul.lst-kix_8zgv5owzju53-1{list-style-type:none}ul.lst-kix_4t4qg3bu1we-8{list-style-type:none}ul.lst-kix_8zgv5owzju53-0{list-style-type:none}.lst-kix_902u6nqv3qch-2>li:before{content:"\0025a0  "}.lst-kix_pcg3umpsu4i9-3>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-3,decimal) ". "}ul.lst-kix_grc8ughvi7h8-7{list-style-type:none}ul.lst-kix_grc8ughvi7h8-8{list-style-type:none}.lst-kix_ce4yn642044j-3>li:before{content:"\0025cf  "}.lst-kix_ce4yn642044j-5>li:before{content:"\0025a0  "}ul.lst-kix_grc8ughvi7h8-5{list-style-type:none}ul.lst-kix_grc8ughvi7h8-6{list-style-type:none}ul.lst-kix_grc8ughvi7h8-3{list-style-type:none}ul.lst-kix_grc8ughvi7h8-4{list-style-type:none}.lst-kix_902u6nqv3qch-6>li:before{content:"\0025cf  "}.lst-kix_ce4yn642044j-1>li:before{content:"\0025cb  "}ul.lst-kix_8pn4mcl736g3-1{list-style-type:none}ul.lst-kix_8pn4mcl736g3-2{list-style-type:none}.lst-kix_902u6nqv3qch-0>li:before{content:"\0025cf  "}.lst-kix_902u6nqv3qch-8>li:before{content:"\0025a0  "}.lst-kix_pcg3umpsu4i9-1>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-1,lower-latin) ". "}ul.lst-kix_8pn4mcl736g3-0{list-style-type:none}ul.lst-kix_8pn4mcl736g3-5{list-style-type:none}ul.lst-kix_8pn4mcl736g3-6{list-style-type:none}ul.lst-kix_8pn4mcl736g3-3{list-style-type:none}ul.lst-kix_8pn4mcl736g3-4{list-style-type:none}ul.lst-kix_8pn4mcl736g3-7{list-style-type:none}ul.lst-kix_8pn4mcl736g3-8{list-style-type:none}.lst-kix_902u6nqv3qch-4>li:before{content:"\0025cb  "}ul.lst-kix_a3ljbgjhaf5f-7{list-style-type:none}.lst-kix_25dtx331kekw-3>li:before{content:"\0025cf  "}ul.lst-kix_a3ljbgjhaf5f-6{list-style-type:none}ul.lst-kix_a3ljbgjhaf5f-5{list-style-type:none}ul.lst-kix_a3ljbgjhaf5f-4{list-style-type:none}.lst-kix_8pn4mcl736g3-7>li:before{content:"\0025cb  "}ul.lst-kix_a3ljbgjhaf5f-3{list-style-type:none}ul.lst-kix_pgx4c76hcz3c-0{list-style-type:none}ul.lst-kix_a3ljbgjhaf5f-2{list-style-type:none}ul.lst-kix_a3ljbgjhaf5f-1{list-style-type:none}ul.lst-kix_a3ljbgjhaf5f-0{list-style-type:none}.lst-kix_25dtx331kekw-5>li:before{content:"\0025a0  "}.lst-kix_yczjw4m2xuhn-8>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-8}.lst-kix_mpsj6leu1h48-8>li:before{content:"\0025a0  "}ul.lst-kix_grc8ughvi7h8-1{list-style-type:none}.lst-kix_25dtx331kekw-7>li:before{content:"\0025cb  "}ul.lst-kix_grc8ughvi7h8-2{list-style-type:none}ul.lst-kix_grc8ughvi7h8-0{list-style-type:none}.lst-kix_ce4yn642044j-7>li:before{content:"\0025cb  "}ul.lst-kix_a3ljbgjhaf5f-8{list-style-type:none}.lst-kix_h1yn301wq109-6>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-6,decimal) ". "}.lst-kix_h1yn301wq109-7>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-7,lower-latin) ". "}.lst-kix_h1yn301wq109-4>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-4,lower-latin) ". "}.lst-kix_h1yn301wq109-2>li{counter-increment:lst-ctn-kix_h1yn301wq109-2}.lst-kix_h1yn301wq109-3>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-3,decimal) ". "}.lst-kix_awgzxqfy7p58-3>li:before{content:"\0025cf  "}.lst-kix_awgzxqfy7p58-4>li:before{content:"\0025cb  "}ol.lst-kix_h1yn301wq109-4.start{counter-reset:lst-ctn-kix_h1yn301wq109-4 0}.lst-kix_8zgv5owzju53-7>li:before{content:"\0025cb  "}.lst-kix_8pn4mcl736g3-2>li:before{content:"\0025a0  "}.lst-kix_8pn4mcl736g3-3>li:before{content:"\0025cf  "}.lst-kix_h1yn301wq109-0>li:before{content:"" counter(lst-ctn-kix_h1yn301wq109-0,decimal) ". "}ul.lst-kix_33fh3gyhltan-7{list-style-type:none}ul.lst-kix_33fh3gyhltan-8{list-style-type:none}.lst-kix_8pn4mcl736g3-6>li:before{content:"\0025cf  "}.lst-kix_5mma2fr844y-1>li:before{content:"\0025cb  "}.lst-kix_a3ljbgjhaf5f-6>li:before{content:"\0025cf  "}.lst-kix_5mma2fr844y-0>li:before{content:"\0025cf  "}.lst-kix_awgzxqfy7p58-7>li:before{content:"\0025cb  "}.lst-kix_awgzxqfy7p58-8>li:before{content:"\0025a0  "}.lst-kix_a3ljbgjhaf5f-5>li:before{content:"\0025a0  "}ul.lst-kix_l4y3ljz311ha-4{list-style-type:none}ul.lst-kix_l4y3ljz311ha-3{list-style-type:none}ul.lst-kix_l4y3ljz311ha-6{list-style-type:none}ul.lst-kix_l4y3ljz311ha-5{list-style-type:none}ul.lst-kix_l4y3ljz311ha-0{list-style-type:none}.lst-kix_h1yn301wq109-4>li{counter-increment:lst-ctn-kix_h1yn301wq109-4}ul.lst-kix_l4y3ljz311ha-2{list-style-type:none}ul.lst-kix_l4y3ljz311ha-1{list-style-type:none}ul.lst-kix_33fh3gyhltan-5{list-style-type:none}ul.lst-kix_33fh3gyhltan-6{list-style-type:none}ul.lst-kix_33fh3gyhltan-3{list-style-type:none}ul.lst-kix_33fh3gyhltan-4{list-style-type:none}ul.lst-kix_l4y3ljz311ha-8{list-style-type:none}ul.lst-kix_33fh3gyhltan-1{list-style-type:none}ul.lst-kix_l4y3ljz311ha-7{list-style-type:none}ul.lst-kix_33fh3gyhltan-2{list-style-type:none}ul.lst-kix_33fh3gyhltan-0{list-style-type:none}.lst-kix_pcg3umpsu4i9-4>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-4}.lst-kix_wnl0dnezswfe-8>li:before{content:"\0025a0  "}.lst-kix_pcg3umpsu4i9-4>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-4,lower-latin) ". "}.lst-kix_awgzxqfy7p58-0>li:before{content:"\0025cf  "}.lst-kix_yczjw4m2xuhn-6>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-6}.lst-kix_wnl0dnezswfe-3>li:before{content:"\0025cf  "}.lst-kix_iulb4vejzc6y-7>li:before{content:"\0025cb  "}.lst-kix_wnl0dnezswfe-0>li:before{content:"\0025cf  "}.lst-kix_wnl0dnezswfe-4>li:before{content:"\0025cb  "}.lst-kix_iulb4vejzc6y-2>li:before{content:"\0025a0  "}.lst-kix_iulb4vejzc6y-6>li:before{content:"\0025cf  "}.lst-kix_pcg3umpsu4i9-7>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-7,lower-latin) ". "}.lst-kix_wnl0dnezswfe-7>li:before{content:"\0025cb  "}.lst-kix_iulb4vejzc6y-3>li:before{content:"\0025cf  "}.lst-kix_kg67tbmv7z60-0>li:before{content:"\0025cf  "}.lst-kix_pcg3umpsu4i9-8>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-8,lower-roman) ". "}ul.lst-kix_5mma2fr844y-8{list-style-type:none}ul.lst-kix_5mma2fr844y-7{list-style-type:none}ul.lst-kix_5mma2fr844y-6{list-style-type:none}.lst-kix_kg67tbmv7z60-4>li:before{content:"\0025cb  "}.lst-kix_yczjw4m2xuhn-1>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-1}.lst-kix_kg67tbmv7z60-3>li:before{content:"\0025cf  "}.lst-kix_kg67tbmv7z60-7>li:before{content:"\0025cb  "}.lst-kix_kg67tbmv7z60-8>li:before{content:"\0025a0  "}.lst-kix_5mma2fr844y-4>li:before{content:"\0025cb  "}.lst-kix_i9cvmzl2ff5t-8>li:before{content:"\0025a0  "}.lst-kix_5mma2fr844y-5>li:before{content:"\0025a0  "}.lst-kix_8zgv5owzju53-6>li:before{content:"\0025cf  "}.lst-kix_h1yn301wq109-0>li{counter-increment:lst-ctn-kix_h1yn301wq109-0}.lst-kix_8zgv5owzju53-2>li:before{content:"\0025a0  "}.lst-kix_5mma2fr844y-8>li:before{content:"\0025a0  "}.lst-kix_8zgv5owzju53-3>li:before{content:"\0025cf  "}.lst-kix_grc8ughvi7h8-3>li:before{content:"\0025cf  "}.lst-kix_yczjw4m2xuhn-5>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-5,lower-roman) ". "}.lst-kix_i9cvmzl2ff5t-1>li:before{content:"\0025cb  "}.lst-kix_cl4dm5saqdoh-3>li:before{content:"\0025cf  "}.lst-kix_yv41y1aoc8as-6>li:before{content:"\0025cf  "}.lst-kix_mpsj6leu1h48-7>li:before{content:"\0025cb  "}.lst-kix_i9cvmzl2ff5t-5>li:before{content:"\0025a0  "}.lst-kix_braac9lzqh3v-3>li:before{content:"\0025cf  "}.lst-kix_yczjw4m2xuhn-1>li:before{content:"" counter(lst-ctn-kix_yczjw4m2xuhn-1,lower-latin) ". "}.lst-kix_yczjw4m2xuhn-4>li{counter-increment:lst-ctn-kix_yczjw4m2xuhn-4}.lst-kix_cl4dm5saqdoh-7>li:before{content:"\0025cb  "}.lst-kix_25dtx331kekw-0>li:before{content:"\0025cf  "}.lst-kix_yv41y1aoc8as-2>li:before{content:"\0025a0  "}.lst-kix_mpsj6leu1h48-3>li:before{content:"\0025cf  "}.lst-kix_5t5hxq20egq2-0>li:before{content:"\0025cf  "}.lst-kix_h1yn301wq109-7>li{counter-increment:lst-ctn-kix_h1yn301wq109-7}.lst-kix_l4y3ljz311ha-1>li:before{content:"\0025cb  "}ol.lst-kix_h1yn301wq109-5.start{counter-reset:lst-ctn-kix_h1yn301wq109-5 0}ul.lst-kix_5mma2fr844y-1{list-style-type:none}ul.lst-kix_5mma2fr844y-0{list-style-type:none}ul.lst-kix_5mma2fr844y-5{list-style-type:none}ul.lst-kix_5mma2fr844y-4{list-style-type:none}ul.lst-kix_5mma2fr844y-3{list-style-type:none}ul.lst-kix_5mma2fr844y-2{list-style-type:none}.lst-kix_l4y3ljz311ha-5>li:before{content:"\0025a0  "}.lst-kix_4t4qg3bu1we-5>li:before{content:"\0025a0  "}.lst-kix_ce4yn642044j-0>li:before{content:"\0025cf  "}.lst-kix_ce4yn642044j-4>li:before{content:"\0025cb  "}.lst-kix_4t4qg3bu1we-1>li:before{content:"\0025cb  "}.lst-kix_902u6nqv3qch-7>li:before{content:"\0025cb  "}.lst-kix_pcg3umpsu4i9-0>li:before{content:"" counter(lst-ctn-kix_pcg3umpsu4i9-0,decimal) ". "}ol.lst-kix_h1yn301wq109-2.start{counter-reset:lst-ctn-kix_h1yn301wq109-2 0}ul.lst-kix_25dtx331kekw-7{list-style-type:none}ul.lst-kix_25dtx331kekw-8{list-style-type:none}ul.lst-kix_25dtx331kekw-3{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-2{list-style-type:none}ul.lst-kix_902u6nqv3qch-2{list-style-type:none}ul.lst-kix_25dtx331kekw-4{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-3{list-style-type:none}ul.lst-kix_902u6nqv3qch-1{list-style-type:none}ul.lst-kix_25dtx331kekw-5{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-0{list-style-type:none}ul.lst-kix_902u6nqv3qch-0{list-style-type:none}.lst-kix_pcg3umpsu4i9-2>li{counter-increment:lst-ctn-kix_pcg3umpsu4i9-2}ul.lst-kix_25dtx331kekw-6{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-1{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-6{list-style-type:none}ul.lst-kix_902u6nqv3qch-6{list-style-type:none}ul.lst-kix_25dtx331kekw-0{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-7{list-style-type:none}.lst-kix_902u6nqv3qch-3>li:before{content:"\0025cf  "}ul.lst-kix_902u6nqv3qch-5{list-style-type:none}ul.lst-kix_25dtx331kekw-1{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-4{list-style-type:none}ul.lst-kix_902u6nqv3qch-4{list-style-type:none}ul.lst-kix_25dtx331kekw-2{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-5{list-style-type:none}ul.lst-kix_902u6nqv3qch-3{list-style-type:none}ol.lst-kix_yczjw4m2xuhn-8{list-style-type:none}ul.lst-kix_902u6nqv3qch-8{list-style-type:none}.lst-kix_a3ljbgjhaf5f-2>li:before{content:"\0025a0  "}ul.lst-kix_902u6nqv3qch-7{list-style-type:none}.lst-kix_braac9lzqh3v-7>li:before{content:"\0025cb  "}.lst-kix_25dtx331kekw-4>li:before{content:"\0025cb  "}ol.lst-kix_h1yn301wq109-3.start{counter-reset:lst-ctn-kix_h1yn301wq109-3 0}.lst-kix_grc8ughvi7h8-7>li:before{content:"\0025cb  "}.lst-kix_ce4yn642044j-8>li:before{content:"\0025a0  "}.lst-kix_25dtx331kekw-8>li:before{content:"\0025a0  "}ol{margin:0;padding:0}table td,table th{padding:0}.c12{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:36.8pt;border-top-color:#000000;border-bottom-style:solid}.c34{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:512.2pt;border-top-color:#000000;border-bottom-style:solid}.c23{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:72.8pt;border-top-color:#000000;border-bottom-style:solid}.c14{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:60.8pt;border-top-color:#000000;border-bottom-style:solid}.c15{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:234.8pt;border-top-color:#000000;border-bottom-style:solid}.c29{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:75.8pt;border-top-color:#000000;border-bottom-style:solid}.c26{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:138pt;border-top-color:#000000;border-bottom-style:solid}.c9{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:33pt;border-top-color:#000000;border-bottom-style:solid}.c19{color:#0000ff;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:22pt;font-family:"Bree Serif";font-style:italic}.c21{color:#134f5c;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:24pt;font-family:"Berkshire Swash";font-style:normal}.c3{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:18pt;font-family:"Acme";font-style:normal}.c6{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:18pt;font-family:"Merienda One";font-style:normal}.c27{color:#134f5c;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Bree Serif";font-style:normal}.c30{color:#ff0000;font-weight:700;text-decoration:underline;vertical-align:baseline;font-size:30pt;font-family:"Righteous";font-style:normal}.c1{color:#a61c00;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:20pt;font-family:"Leckerli One";font-style:normal}.c5{padding-top:0pt;padding-bottom:0pt;line-height:1.0;orphans:2;widows:2;text-align:left}.c39{color:#0000ff;text-decoration:none;vertical-align:baseline;font-family:"Bree Serif";font-style:italic}.c28{padding-top:20pt;padding-bottom:6pt;line-height:1.0;page-break-after:avoid;text-align:center}.c31{padding-top:20pt;padding-bottom:6pt;line-height:1.0;page-break-after:avoid;text-align:left}.c16{padding-top:16pt;padding-bottom:4pt;line-height:1.0;page-break-after:avoid;text-align:left}.c8{padding-top:18pt;padding-bottom:6pt;line-height:1.0;page-break-after:avoid;text-align:left}.c36{border-spacing:0;border-collapse:collapse;margin-right:auto}.c7{color:#000000;text-decoration:none;vertical-align:baseline;font-style:normal}.c37{font-weight:400;font-size:18pt;font-family:"Righteous"}.c0{font-size:12pt;font-family:"Bree Serif";font-weight:400}.c20{font-weight:400;font-size:18pt;font-family:"Alegreya"}.c25{font-weight:400;font-size:18pt;font-family:"Berkshire Swash"}.c10{margin-left:36pt;padding-left:0pt}.c22{max-width:576pt;padding:36pt 18pt 36pt 18pt}.c2{padding:0;margin:0}.c17{text-indent:36pt}.c24{margin-left:36pt}.c4{height:0pt}.c32{font-weight:700}.c38{background-color:#222222}.c18{vertical-align:super}.c33{height:51pt}.c11{height:18pt}.c35{font-size:22pt}.c13{background-color:#f9ffb4}.title{padding-top:20pt;color:#ff0000;font-weight:700;text-decoration:underline;font-size:30pt;padding-bottom:6pt;font-family:"Righteous";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:18pt;font-family:"Acme"}p{margin:0;color:#000000;font-size:18pt;font-family:"Acme"}h1{padding-top:20pt;color:#134f5c;font-weight:700;font-size:24pt;padding-bottom:6pt;font-family:"Berkshire Swash";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#0000ff;font-size:22pt;padding-bottom:6pt;font-family:"Bree Serif";line-height:1.0;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#a61c00;font-size:20pt;padding-bottom:4pt;font-family:"Leckerli One";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Acme";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Acme";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Acme";line-height:1.0;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c13 c22"><p class="c5 c11"><span class="c3"></span></p><a id="t.1d9eadccafa4bc3b3953797ddf1cd32da5f0c8cd"></a><a id="t.0"></a><table class="c36"><tbody><tr class="c33"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c3">UNIT 1</span></p></td><td class="c34" colspan="1" rowspan="1"><p class="c5"><span class="c3">Introduction to Microprocessor</span></p><p class="c5"><span class="c3">Microprocessor architecture and its operations </span></p><p class="c5"><span class="c3">Memory </span></p><p class="c5"><span class="c3">Input &amp; output devices</span></p><p class="c5"><span class="c3">Logic devices for interfacing</span></p><p class="c5"><span class="c3">The 8085 MPU</span></p><p class="c5"><span class="c3">Example of an 8085 based computer</span></p><p class="c5"><span class="c3">Memory interfacing</span></p></td></tr></tbody></table><p class="c28 title" id="h.w7nxpa8e410h"><span>Unit 1</span></p><h1 class="c31" id="h.rk62xhlgpgm1"><span class="c21">Microprocessor</span></h1><p class="c5 c17"><span class="c3">Microprocessor is a multipurpose Programmable clock driven register based electronic device that needs binary instructions from storage device called memory .</span></p><p class="c5 c17"><span class="c3">It accept binary data as inputs and process data according to those instructions and provide result as output .</span></p><p class="c5 c24"><span class="c3">-&gt; is a prg device</span></p><p class="c5 c24"><span class="c3">-&gt; is a cpu</span></p><p class="c5 c24"><span class="c3">-&gt; read(fetch) interprets(decode) perform(execute)</span></p><p class="c5 c11 c17"><span class="c3"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 751.50px; height: 420.35px;"><img alt="" src="images/image18.jpg" style="width: 751.50px; height: 420.35px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h2 class="c8" id="h.wepzvjyzaovx"><span class="c35">Two types-</span></h2><ul class="c2 lst-kix_l4y3ljz311ha-0 start"><li class="c5 c10"><span class="c3">reprogrammable (pc)</span></li><li class="c5 c10"><span class="c3">embedded (copying machine)</span></li></ul><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span class="c3">Hardware - physical component</span></p><p class="c5"><span class="c3">Prg - set of instruction</span></p><p class="c5"><span class="c3">Software - group of programs</span></p><p class="c5 c11"><span class="c7 c0"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 740.50px; height: 525.52px;"><img alt="" src="images/image21.jpg" style="width: 740.50px; height: 525.52px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h2 class="c8" id="h.x7i725yd9tad"><span class="c19">ALU</span></h2><p class="c5"><span class="c3">Contains adder, accumulator, temp reg,shift register,status reg</span></p><p class="c5"><span>Performs logical and arithmetic operation</span></p><h2 class="c8" id="h.c9e4e5meiorf"><span class="c19">REGISTERS</span></h2><p class="c5"><span class="c3">6 general purpose register</span></p><p class="c5"><span class="c3">8 bit data</span></p><p class="c5"><span class="c3">BCDEHL</span></p><p class="c5"><span class="c3">(BC)(DE)(HL) 16 bit</span></p><p class="c5"><span>Data copy ins</span></p><h2 class="c8" id="h.bm3nlpcn23nf"><span class="c19">TEMPORARY REG</span></h2><p class="c5"><span class="c3">Data reg - provide input to ALU</span></p><p class="c5"><span>W and Z - hold data during execution</span></p><h2 class="c8" id="h.e2h3accm11gu"><span class="c19">ACCUMULATOR (A)</span></h2><p class="c5"><span class="c3">8 bit register</span></p><p class="c5"><span class="c3">Part of ALU</span></p><p class="c5"><span class="c3">Store data and perform arithmetic and logical operation</span></p><p class="c5"><span>Result stored in it</span></p><h2 class="c8" id="h.cet2a08d06r6"><span class="c19">FLAGS : </span></h2><p class="c5"><span class="c3">8 bit register that shows the status of microprocessor before/after an operation.</span></p><p class="c5"><span class="c3">Contains: 5 flip flops Z CY S P AC </span></p><p class="c5"><span class="c3">Reset set according to data condition of result</span></p><p class="c5"><span class="c3">Important in decision making </span></p><p class="c5"><span class="c3">(Note: &nbsp;no effect on the CY flag of increment(INR) or decrement(DCR) operations)</span></p><p class="c5 c11"><span class="c7 c25"></span></p><ul class="c2 lst-kix_33fh3gyhltan-0 start"><li class="c5 c10"><span class="c3">Z(Zero Flag)=1 when result 0</span></li><li class="c5 c10"><span class="c3">CY(Carry Flag)=1 if carry or borrow present</span></li><li class="c5 c10"><span class="c3">S (Sign Flag)=1 if -ve result</span></li><li class="c5 c10"><span class="c3">P(Carry Flag)=1 if even 1&rsquo;s</span></li><li class="c5 c10"><span>AC(Auxiliary Carry Flag)=1 if carry in bcd d3 </span></li></ul><h2 class="c8" id="h.c54pqntx0gna"><span class="c19">INSTRUCTION DECODER</span></h2><p class="c5"><span class="c3">Develop control signals,receives contents of reg,enable data path</span></p><p class="c5 c11"><span class="c3"></span></p><h2 class="c8" id="h.gjj4agog2a3o"><span class="c19">SPECIAL PURPOSE REG</span></h2><h3 class="c16" id="h.hxhyeydi9248"><span class="c1">PC</span></h3><p class="c5"><span class="c3">16 bit</span></p><p class="c5"><span class="c3">Point to next memory address from where data to be fetched</span></p><p class="c5"><span class="c3">Increase by 1</span></p><h3 class="c16" id="h.uxfjcvd61la8"><span class="c1">SP</span></h3><p class="c5"><span class="c3">16 bit register as memory pointer in rw memory(stack)</span></p><p class="c5"><span class="c3">Stack designing define by loading stack pointer</span></p><p class="c5 c11"><span class="c7 c20"></span></p><p class="c5"><span class="c3">PC SP contains memory addresses</span></p><p class="c5 c11"><span class="c7 c0"></span></p><h2 class="c8" id="h.ulu80x59pr71"><span class="c19">INSTRUCTION REGISTER</span></h2><p class="c5"><span>Cpu store opcode in it</span></p><h2 class="c8" id="h.50mcnmhjhlfe"><span class="c19">ADDRESS/DATA BUS</span></h2><p class="c5"><span class="c3">Carries address and data bits</span></p><h2 class="c8" id="h.x59l4uywonau"><span class="c19">TIMING AND CONTROL SIG</span></h2><p class="c5"><span>Sends certain signals to sync components</span></p><h2 class="c8" id="h.4i84oihpngy8"><span>MEMORY</span></h2><p class="c5"><span class="c3">stores binary data</span></p><p class="c5"><span class="c3">EG. ram and rom</span></p><h1 class="c31" id="h.pshyxmqyaxzr"><span>MPU 8085</span></h1><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Device or a group of device that can communicate with peripheral timing signals Direct Data follow and perform computing task as specified by the instructions in the memory.</span></p><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span class="c3">=&gt;similar to cpu</span></p><p class="c5 c11"><span class="c7 c0"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 756.21px; height: 557.50px;"><img alt="" src="images/image08.jpg" style="width: 756.21px; height: 557.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span class="c0">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><h2 class="c8" id="h.28456idrhb5t"><span class="c19">8085</span></h2><ul class="c2 lst-kix_bofce9xrzvd6-0 start"><li class="c5 c10"><span class="c3">8 bit general purpose m</span></li><li class="c5 c10"><span class="c3">Can address 64k memory</span></li><li class="c5 c10"><span class="c3">40 pin req +5v single power supply</span></li><li class="c5 c10"><span class="c3">3 mhz single phase clock</span></li></ul><h3 class="c16" id="h.p4pozq9544oo"><span class="c1">Limitation=&gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></h3><ul class="c2 lst-kix_5t5hxq20egq2-0 start"><li class="c5 c10"><span class="c3">buses needs to be demultiplexed</span></li><li class="c5 c10"><span class="c3">control signals needs to be generated for interfacing</span></li></ul><h3 class="c16" id="h.von3lempy7nf"><span class="c1">Grouped by=&gt;</span></h3><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 address bus</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 data bus</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 control supply sig</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 power supply , freq sig</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 external initiated sig</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 serial io</span></p><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 747.50px; height: 553.94px;"><img alt="" src="images/image15.jpg" style="width: 747.50px; height: 553.94px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h3 class="c16" id="h.n8s269htvoyt"><span class="c1">Address bus 16 bit</span></h3><ul class="c2 lst-kix_do2z02e5ix6k-0 start"><li class="c5 c10"><span class="c3">Carries address bits</span></li><li class="c5 c10"><span class="c3">Numbered as A0,A1,A2...A16</span></li><li class="c5 c10"><span class="c3">A15-A8 unidirectional</span></li><li class="c5 c10"><span class="c3">A7-A0 bidirectional</span></li></ul><h3 class="c16" id="h.ljspg14tth53"><span class="c1">Multiplexed Address Bus/Data bus</span></h3><ul class="c2 lst-kix_4t4qg3bu1we-0 start"><li class="c5 c10"><span class="c3">A7-A0 bidirectional lower order </span></li><li class="c5 c10"><span class="c3">1st carries address then data( multiplexing the bus)</span></li><li class="c5 c10"><span class="c3">Separated using latch ale(which tells if bus is carrying data or address)</span></li><li class="c5 c10"><span class="c3">00-FF = range of data</span></li><li class="c5 c10"><span class="c3">Eg.intel 8086 with 16 data lines&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></li></ul><h3 class="c16" id="h.4zpz0v3sc3m4"><span class="c1">Control signal(sync signals)</span></h3><p class="c5"><span>&nbsp;</span><img src="images/image00.png"><span class="c3">&nbsp;selected io/memory to be read,data available in addr bus</span></p><p class="c5"><img src="images/image01.png"><span class="c3">&nbsp;data bus to be written in selected io/memory</span></p><h3 class="c16" id="h.26z2axng0ne6"><span class="c1">Status signal</span></h3><p class="c5"><span>&nbsp;IO/</span><img src="images/image02.png"><span class="c3">&nbsp;different b/w read and write operation</span></p><p class="c5"><span class="c3">&nbsp;S1 S0to identify various operation</span></p><p class="c5"><span class="c3">ALE address latch enable</span></p><p class="c5"><span class="c3">&nbsp;+ve pulse generated every time , &nbsp;indicates a7-a0 is address bus currently</span></p><h3 class="c16" id="h.oe0h937d35dh"><span class="c1">Power supply and clock frequency</span></h3><p class="c5"><span class="c3">Vcc = +5V, Vss --&gt; Ground </span></p><p class="c5"><span class="c3">X1 and X2 crystal connected</span></p><p class="c5"><span class="c3">Freq (6) divided b/w the two , hence 3 on each</span></p><p class="c5"><span class="c3">Clock used as system clock</span></p><h3 class="c16" id="h.w1dd9be6tnco"><span class="c1">Externally initiated signal interrupt 5</span></h3><p class="c5"><span class="c3">INTR</span></p><ul class="c2 lst-kix_ce4yn642044j-0 start"><li class="c5 c10"><span class="c3">General purpose interrupt request lowest priority</span></li></ul><p class="c5"><span class="c3">Rst 5.5 6.5 7.5 </span></p><ul class="c2 lst-kix_cl4dm5saqdoh-0 start"><li class="c5 c10"><span class="c3">Restart interrupt</span></li><li class="c5 c10"><span class="c3">Vector interrupt transfer control to specific mem location</span></li><li class="c5 c10"><span class="c3">Higher priority</span></li></ul><p class="c5"><span class="c3">TRAP</span></p><ul class="c2 lst-kix_902u6nqv3qch-0 start"><li class="c5 c10"><span class="c3">Non maskable interrupt highest priority</span></li></ul><p class="c5"><img src="images/image03.png"></p><ul class="c2 lst-kix_mpsj6leu1h48-0 start"><li class="c5 c10"><span class="c3">Interrupt acknowledgement </span></li><li class="c5 c10"><span>used to acknowl</span><span>edge request from peripheral device.</span></li><li class="c5 c10"><span class="c3">To activate interrupt controller</span></li></ul><p class="c5"><span class="c3">HOLD</span></p><ul class="c2 lst-kix_yv41y1aoc8as-0 start"><li class="c5 c10"><span class="c3">Indicate peripheral like DMA controller is requesting the use of address and data bus</span></li></ul><p class="c5"><span class="c3">HLDA</span></p><ul class="c2 lst-kix_5mma2fr844y-0 start"><li class="c5 c10"><span class="c3">Hold acknowledgement acknowledge the hold request</span></li><li class="c5 c10"><span class="c3">High means microprocessor has received info of request</span></li></ul><p class="c5"><span class="c3">READY</span></p><ul class="c2 lst-kix_kg67tbmv7z60-0 start"><li class="c5 c10"><span class="c3">Delete a write cycle for slow responding peripheral to send or accept data</span></li><li class="c5 c10"><span class="c3">When low up waits for integral number of clock cycle</span></li><li class="c5 c10"><span class="c3">Microprocessor waits till ready=1</span></li></ul><p class="c5"><img src="images/image04.png"></p><ul class="c2 lst-kix_25dtx331kekw-0 start"><li class="c5 c10"><span class="c3">When low PC set , ins reg cleared,MPU reset , interrupts disable, sod=0</span></li></ul><p class="c5"><span class="c3">RESET OUT</span></p><ul class="c2 lst-kix_wnl0dnezswfe-0 start"><li class="c5 c10"><span class="c3">Indicates that MPU being reset</span></li><li class="c5 c10"><span class="c3">can reset other devices</span></li></ul><h3 class="c16" id="h.z71o9m072qm"><span class="c1">Signal io port</span></h3><p class="c5"><span class="c3">Sid - enable transmission of serial output sig from external device</span></p><p class="c5"><span class="c3">Sod - enable transmission of serial output sig to external device</span></p><p class="c5"><span class="c3">Implement &nbsp;serial transmission over single line 1 bit at a time</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 749.50px; height: 410.75px;"><img alt="" src="images/image17.jpg" style="width: 749.50px; height: 410.75px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h2 class="c8" id="h.gezfqor3ntci"><span class="c19">Communication</span></h2><p class="c5"><span class="c3">Eg.</span></p><ol class="c2 lst-kix_pcg3umpsu4i9-0 start" start="1"><li class="c5 c10"><span class="c3">microprocessor places 16-bit address from pc to address bus</span></li><li class="c5 c10"><span>control sig send </span><img src="images/image00.png"><span class="c3">&nbsp;to enable chip</span></li><li class="c5 c10"><span class="c3">byte from memory is placed on the data bus</span></li><li class="c5 c10"><span class="c3">byte placed in decoder, task carried out</span></li></ol><h2 class="c8" id="h.ucwhip3xeooi"><span class="c19">Features of 8085</span></h2><ol class="c2 lst-kix_h1yn301wq109-0 start" start="1"><li class="c5 c10"><span class="c3">8 bit </span></li><li class="c5 c10"><span class="c3">Vcc +5v Vss Grnd</span></li><li class="c5 c10"><span class="c3">3MHZ clock frequency</span></li><li class="c5 c10"><span class="c3">16-bit add 64kb of mem</span></li><li class="c5 c10"><span class="c3">8-bit data 256 i/o port</span></li><li class="c5 c10"><span class="c3">Multiplexing</span></li><li class="c5 c10"><span>It consists of 8 bit accumulator, flag register, general purpose </span><span>reg</span><span class="c3">isters. In particular there are six 8-bit general purpose reg, two 16-bit special purpose registers : <br>sp(stack pointer) and &nbsp;PC(program counter).</span></li><li class="c5 c10"><span class="c3">5 hardware interrupt trap intr rst( rst 5.5, rst 6.5, rst 7.5 )</span></li><li class="c5 c10"><span class="c3">Serial io</span></li><li class="c5 c10"><span class="c3">Status signal used to detect machine cycle</span></li><li class="c5 c10"><span class="c3">&nbsp;5 &nbsp;Different addressing modes</span></li></ol><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 763.28px; height: 474.50px;"><img alt="" src="images/image23.jpg" style="width: 763.28px; height: 474.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h2 class="c8" id="h.83j644hhvbem"><span class="c19">Addressing Modes</span></h2><p class="c5"><span class="c3">Instruction of program has to operate on a data the method of specifying the data to be operated with that instruction is called addressing</span></p><p class="c5"><span class="c3">different technique of the addressing the data actresses item is addressing modes</span></p><p class="c5 c11"><span class="c3"></span></p><h3 class="c16" id="h.sfxwduyyq1zk"><span class="c1">1 Immediate</span></h3><ul class="c2 lst-kix_pgx4c76hcz3c-0 start"><li class="c5 c10"><span>The opcode ends with the letter &ldquo;</span><span>I&rdquo; </span><span class="c3">( referring to the word &ldquo;Immediate&rdquo; )</span></li><li class="c5 c10"><span class="c3">8/16 bit data is in instructions</span></li><li class="c5 c10"><span class="c3">All branch instructions are in immediate addressing mode</span></li><li class="c5 c10"><span class="c3">No need to specify address of operand</span></li><li class="c5 c10"><span class="c3">MVI A,63H&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ADI 05H&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LXI H,0050H</span></li></ul><h3 class="c16" id="h.pi3t6mkeuyl3"><span class="c1">2 Register</span></h3><ul class="c2 lst-kix_8zgv5owzju53-0 start"><li class="c5 c10"><span class="c3">Specify source destination address ie both registers &nbsp;in 8085</span></li><li class="c5 c10"><span class="c3">MOV B,C&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></li><li class="c5 c10"><span class="c3">ADD D</span></li></ul><h3 class="c16" id="h.gnghoa3rnpos"><span class="c1">3 Direct</span></h3><ul class="c2 lst-kix_awgzxqfy7p58-0 start"><li class="c5 c10"><span class="c13">Data is directly copied from the given address to the register.</span></li></ul><ul class="c2 lst-kix_i9cvmzl2ff5t-0 start"><li class="c5 c10"><span class="c13 c32">Eg: -</span><span class="c13">&nbsp;LDA 3000H (The content at the location 3000H is copied to the accumulator, A).</span></li></ul><h3 class="c16" id="h.co54st93lcyi"><span class="c1">4 Indirect</span></h3><ul class="c2 lst-kix_iulb4vejzc6y-0 start"><li class="c5 c10"><span class="c3 c13">The data is transferred from the address pointed by the data in a register pair to the other register.</span></li><li class="c5 c10"><span class="c3">Eg 1: - MOV A, M* (data is transferred from the memory location pointed by the register pair HL to the accumulator. )</span></li><li class="c5 c10"><span class="c3">Eg 2: - LDAX D ( the data at the memory location stored in DE register pair, is loaded in the accumulator)</span></li></ul><h3 class="c16" id="h.pnr2hnm8qcs6"><span class="c1">5 Implied</span></h3><ul class="c2 lst-kix_braac9lzqh3v-0 start"><li class="c5 c10"><span class="c3">Opcode itself specifies the operand implicitly.</span></li><li class="c5 c10"><span class="c3">CMA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; , STC , HLT</span></li></ul><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span class="c3">*The data, stored at memory location pointed by HL pair, is referred by &ldquo;M&rdquo;.</span></p><h2 class="c8" id="h.bxubes7lc7qg"><span class="c19">DATA FORMAT</span></h2><ul class="c2 lst-kix_grc8ughvi7h8-0 start"><li class="c5 c10"><span class="c3">ascii</span></li><li class="c5 c10"><span class="c3">bcd</span></li><li class="c5 c10"><span class="c3">signed int</span></li><li class="c5 c10"><span class="c3">unsigned int</span></li></ul><h2 class="c8" id="h.eooi0ttgv53z"><span class="c19">SIZE</span></h2><p class="c5"><span class="c3">Large computers</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Servers</span></p><p class="c5"><span class="c3">Medium Scale</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;college server</span></p><p class="c5"><span class="c3">Microcomputers</span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pc</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 741.23px; height: 223.50px;"><img alt="" src="images/image10.jpg" style="width: 741.23px; height: 223.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 735.50px; height: 1108.60px;"><img alt="" src="images/image24.jpg" style="width: 735.50px; height: 1108.60px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 723.50px; height: 1079.51px;"><img alt="" src="images/image13.jpg" style="width: 723.50px; height: 1079.51px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 747.50px; height: 998.42px;"><img alt="" src="images/image27.jpg" style="width: 747.50px; height: 998.42px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c11"><span class="c3"></span></p><h1 class="c31" id="h.3p2lpkg4vv1d"><span class="c21">Memory</span></h1><p class="c5"><span class="c3">Stores data for microprocessor</span></p><p class="c5"><span>Made up of registers , and registers are </span><span>made up of </span><span class="c3">flip flops (memory cell) which store 1 bit, </span></p><p class="c5"><span class="c3">no. of bits is (memory word)</span></p><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span class="c3">MPU -&gt; select chip -&gt; identify registers -&gt; r/w to registers</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 739.50px; height: 604.13px;"><img alt="" src="images/image19.jpg" style="width: 739.50px; height: 604.13px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h2 class="c8" id="h.ativrpoqzis7"><span class="c19">Flip-Flop / Latch</span></h2><ul class="c2 lst-kix_8pn4mcl736g3-0 start"><li class="c5 c10"><span class="c3">Basic element of memory</span></li><li class="c5 c10"><span class="c3">Tri state buffer ( 0, 1, high impedance ) is used to avoid unintentional change</span></li><li class="c5 c10"><span class="c3">1 x 4 bit = one reg with 4 cell/io lines = 4 bit register(as 4 cells)</span></li><li class="c5 c10"><span>No. of reg on one chip req addr line 2</span><span class="c18">n</span><span class="c3">&nbsp;reg = n addr line</span></li><li class="c5 c10"><span class="c3">CS is used to select chip which also uses addr lines</span></li></ul><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 748.50px; height: 325.68px;"><img alt="" src="images/image22.jpg" style="width: 748.50px; height: 325.68px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 748.50px; height: 560.38px;"><img alt="" src="images/image28.jpg" style="width: 748.50px; height: 560.38px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 748.50px; height: 424.05px;"><img alt="" src="images/image30.jpg" style="width: 748.50px; height: 424.05px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 750.50px; height: 714.11px;"><img alt="" src="images/image07.jpg" style="width: 750.50px; height: 714.11px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 744.50px; height: 529.48px;"><img alt="" src="images/image25.jpg" style="width: 744.50px; height: 529.48px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c11"><span class="c3"></span></p><h2 class="c8" id="h.srr1jrvts92q"><span class="c19">Memory map and Addressing</span></h2><p class="c5 c17"><span class="c3">Memory map is a pictorial representation in which memory devices are located in entire range of address</span></p><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span class="c3">256 reg = 8 address lines for addr , 8 lines for CS = 258 x 8</span></p><p class="c5"><span class="c3">1024 x 4 = 1024 reg , each store 4 bit total 4096 bits</span></p><p class="c5"><span class="c3">1024 x 8 = 2 chips each with 4 data lines</span></p><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 754.87px; height: 498.50px;"><img alt="" src="images/image31.jpg" style="width: 754.87px; height: 1008.83px; margin-left: 0.00px; margin-top: -220.41px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 753.50px; height: 565.42px;"><img alt="" src="images/image29.jpg" style="width: 753.50px; height: 1005.19px; margin-left: 0.00px; margin-top: -176.59px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c11"><span class="c3"></span></p><h2 class="c8" id="h.hek9zccvg2zu"><span class="c19">MEMORY CLASSIFICATION</span></h2><ul class="c2 lst-kix_toxokqxjgc6a-0 start"><li class="c5 c10"><span class="c3">RW MEMORY - volatile , fast </span></li><li class="c5 c10"><span class="c3">SRAM - low density high speed cache mem expensive</span></li><li class="c5 c10"><span class="c3">DRAM - refreshing MOS transistor high density low power consumption</span></li><li class="c5 c10"><span class="c3">ROM - non volatile , diodes store 1 MOSFET</span></li><li class="c5 c10"><span class="c3">MASKED ROM - permanent , by masking process</span></li><li class="c5 c10"><span class="c3">PROM - prg by burning fuses - nicole silicone wires</span></li><li class="c5 c10"><span class="c3">EPROM - uv rays to erase</span></li><li class="c5 c10"><span class="c3">EEPROM - electrical sig to erase</span></li><li class="c5 c10"><span class="c3">FLASH MEMORY - erased at reg level , divided in blocks , low power use</span></li></ul><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span class="c3">Tristate (0 1 high impedance) , with enable</span></p><p class="c5"><span class="c3">Buffer Amplifies current or power , tri state buffer / line driver / line receiver</span></p><p class="c5"><span class="c3">Decoder identify combination of input sig and give output </span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3-8 decoder = 74LS138</span></p><p class="c5"><span class="c3">Encoder &nbsp;provide appropriate code for each input signal</span></p><p class="c5"><span class="c3">8-3 encoder = 74LS148</span></p><p class="c5"><span class="c3">D flip flop (latch and clocked) 7475 D ff enable sig , input</span></p><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 763.95px; height: 273.50px;"><img alt="" src="images/image11.jpg" style="width: 763.95px; height: 273.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 754.50px; height: 360.85px;"><img alt="" src="images/image16.jpg" style="width: 754.50px; height: 360.85px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 361.50px; height: 565.15px;"><img alt="" src="images/image20.jpg" style="width: 361.50px; height: 565.15px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 705.50px; height: 315.37px;"><img alt="" src="images/image26.jpg" style="width: 705.50px; height: 315.37px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h2 class="c8" id="h.qe7u00mhvmd9"><span class="c19">MEMORY INTERFACING</span></h2><p class="c5"><span class="c3">2732 EPROM , 6116 RAM</span></p><p class="c5"><span class="c3">EPROM doesn&#39;t have wr signal</span></p><p class="c5"><img src="images/image05.png"><span class="c3">= combined IO/M and RD signal</span></p><p class="c5"><img src="images/image06.png"><span class="c3">&nbsp;= combined IO/M and WR signal</span></p><p class="c5 c11"><span class="c3"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 741.03px; height: 442.50px;"><img alt="" src="images/image12.jpg" style="width: 741.03px; height: 989.68px; margin-left: 0.00px; margin-top: -284.29px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c11"><span class="c3"></span></p><h2 class="c8" id="h.ier5r9ib9fdl"><span class="c19">Address decoding</span></h2><ol class="c2 lst-kix_yczjw4m2xuhn-0 start" start="1"><li class="c5 c10"><span class="c3">A0-A11 of mpu connected to EPROM</span></li><li class="c5 c10"><span class="c3">A15-a12 0000 for chip enable</span></li><li class="c5 c10"><span class="c3">Memory &nbsp;low</span></li></ol><p class="c5"><span class="c3">By NAND gate or 3-8 decoder</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 730.50px; height: 787.05px;"><img alt="" src="images/image09.jpg" style="width: 730.50px; height: 974.70px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span class="c3">4 higher addr for chip enable , rest for reg select (don&#39;t care if not needed)</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 728.50px; height: 970.60px;"><img alt="" src="images/image32.jpg" style="width: 728.50px; height: 970.60px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span class="c3">Absolute addressing no don&rsquo;t care lines - all higher order lines are decoded to select chip</span></p><p class="c5"><span class="c3">Partial addressing has don&rsquo;t care lines - if some not decoded</span></p><p class="c5 c11"><span class="c3"></span></p><h1 class="c31" id="h.srbz0hg267kl"><span class="c21">Timing Diagram</span></h1><h2 class="c8" id="h.vtaof0qyzhkv"><span class="c19">Instruction cycle</span></h2><p class="c5"><span class="c3">Time required to complete execution of as instruction</span></p><p class="c5"><span class="c3">1 to 6 machine cycle</span></p><h2 class="c8" id="h.o8sb5ijmmjo3"><span class="c19">Machine cycle</span></h2><p class="c5"><span class="c3">Time required to complete one operation of accessing memory or io</span></p><p class="c5"><span class="c3">3-6 t states</span></p><h2 class="c8" id="h.vlsm9rknuug"><span class="c19">T States</span></h2><p class="c5"><span class="c3">1 subdivision of operation performed in one clock cycle</span></p><p class="c5"><span class="c3">Sync with sys clock</span></p><p class="c5"><span class="c3">1 t state = 1 clock period</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 745.00px; height: 667.50px;"><img alt="" src="images/image14.jpg" style="width: 745.00px; height: 667.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c11"><span class="c3"></span></p><a id="t.89b13f0e7a2fab178c23fa5ba5245e6c8d70fc50"></a><a id="t.1"></a><table class="c36"><tbody><tr class="c4"><td class="c26" colspan="1" rowspan="1"><p class="c5 c11"><span class="c3"></span></p></td><td class="c14" colspan="1" rowspan="1"><p class="c5"><span>IO/</span><img src="images/image02.png"></p></td><td class="c12" colspan="1" rowspan="1"><p class="c5"><span class="c3">S1</span></p></td><td class="c9" colspan="1" rowspan="1"><p class="c5"><span class="c3">S0</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c5"><span class="c3">T States</span></p></td><td class="c15" colspan="1" rowspan="1"><p class="c5"><span>Control Signals </span><img src="images/image00.png"><span>&nbsp;and </span><img src="images/image01.png"></p></td></tr><tr class="c4"><td class="c26" colspan="1" rowspan="1"><p class="c5"><span class="c3">Opcode Fetch</span></p></td><td class="c14" colspan="1" rowspan="1"><p class="c5"><span class="c3">0</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c9" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c5"><span class="c3">4</span></p></td><td class="c15" colspan="1" rowspan="1"><p class="c5"><span class="c3">0 , 1</span></p></td></tr><tr class="c4"><td class="c26" colspan="1" rowspan="1"><p class="c5"><span class="c3">Memory Read</span></p></td><td class="c14" colspan="1" rowspan="1"><p class="c5"><span class="c3">0</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c9" colspan="1" rowspan="1"><p class="c5"><span class="c3">0</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c5"><span class="c3">3</span></p></td><td class="c15" colspan="1" rowspan="1"><p class="c5"><span class="c3">0 , 1</span></p></td></tr><tr class="c4"><td class="c26" colspan="1" rowspan="1"><p class="c5"><span class="c3">Memory Write</span></p></td><td class="c14" colspan="1" rowspan="1"><p class="c5"><span class="c3">0</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c5"><span class="c3">0</span></p></td><td class="c9" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c5"><span class="c3">3</span></p></td><td class="c15" colspan="1" rowspan="1"><p class="c5"><span class="c3">1 , 0</span></p></td></tr><tr class="c4"><td class="c26" colspan="1" rowspan="1"><p class="c5"><span class="c3">IO Read</span></p></td><td class="c14" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c9" colspan="1" rowspan="1"><p class="c5"><span class="c3">0</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c5"><span class="c3">3</span></p></td><td class="c15" colspan="1" rowspan="1"><p class="c5"><span class="c3">0 , 1</span></p></td></tr><tr class="c4"><td class="c26" colspan="1" rowspan="1"><p class="c5"><span class="c3">IO Write</span></p></td><td class="c14" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c5"><span class="c3">0</span></p></td><td class="c9" colspan="1" rowspan="1"><p class="c5"><span class="c3">1</span></p></td><td class="c23" colspan="1" rowspan="1"><p class="c5"><span class="c3">3</span></p></td><td class="c15" colspan="1" rowspan="1"><p class="c5"><span class="c3">1 , 0</span></p></td></tr></tbody></table><p class="c5 c11"><span class="c3 c38"></span></p></body></html>