// Seed: 2009146079
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri id_3
    , id_14,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    input tri0 id_12
);
  initial begin : LABEL_0
    `define pp_15 0
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd35,
    parameter id_16 = 32'd75,
    parameter id_5  = 32'd50
) (
    input tri _id_0#(
        .id_10 (-1),
        .id_11 (1),
        .id_12 (-1),
        .id_13 (1),
        .id_14 (1),
        .id_15 (1),
        ._id_16(1),
        .id_17 (1),
        .id_18 (1),
        .id_19 (1),
        .id_20 (1),
        .id_21 (1'd0),
        .id_22 (1)
    ),
    input tri0 id_1,
    input wire id_2,
    input tri id_3,
    input uwire id_4
    , id_23,
    input wor _id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri1 id_8
);
  assign id_13 = 1;
  wire [1 : id_0] id_24;
  assign id_14 = "";
  assign id_17 = -1;
  logic [id_5 : id_16] id_25;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_6,
      id_8,
      id_6,
      id_1,
      id_2,
      id_2,
      id_8,
      id_6,
      id_6,
      id_8
  );
  wire id_26;
  assign id_23 = id_17;
  always @(posedge 1) id_10 = 1'b0;
  assign id_20[-1] = id_17;
endmodule
