<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Mon Sep 28 08:05:24 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">matrixmul_prj</item>
<item name = "Solution">solution4</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">13.33, 11.13, 1.67</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">12, 12, 13, 13, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">10, 10, 3, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 1, 0, 26</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 12</column>
<column name="Register">-, -, 56, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U1">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U2">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_312_p2">*, 1, 0, 0, 8, 8</column>
<column name="i_s_fu_156_p2">+, 0, 0, 2, 1, 2</column>
<column name="indvar_flatten_next_fu_136_p2">+, 0, 0, 4, 4, 1</column>
<column name="j_1_fu_180_p2">+, 0, 0, 2, 1, 2</column>
<column name="p_addr1_fu_283_p2">+, 0, 0, 6, 6, 6</column>
<column name="p_addr_fu_273_p2">-, 0, 0, 5, 5, 5</column>
<column name="i_mid2_fu_162_p3">Select, 0, 0, 2, 1, 2</column>
<column name="j_mid2_fu_148_p3">Select, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_130_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond_fu_142_p2">icmp, 0, 0, 1, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="i_phi_fu_111_p4">2, 2, 2, 4</column>
<column name="i_reg_107">2, 2, 2, 4</column>
<column name="indvar_flatten_reg_96">4, 2, 4, 8</column>
<column name="j_reg_118">2, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_i_mid2_reg_334_pp0_it1">2, 0, 2, 0</column>
<column name="ap_reg_ppstg_j_mid2_reg_329_pp0_it1">2, 0, 2, 0</column>
<column name="exitcond_flatten_reg_320">1, 0, 1, 0</column>
<column name="i_mid2_reg_334">2, 0, 2, 0</column>
<column name="i_reg_107">2, 0, 2, 0</column>
<column name="indvar_flatten_reg_96">4, 0, 4, 0</column>
<column name="j_mid2_reg_329">2, 0, 2, 0</column>
<column name="j_reg_118">2, 0, 2, 0</column>
<column name="tmp1_reg_366">16, 0, 16, 0</column>
<column name="tmp_8_reg_361">8, 0, 8, 0</column>
<column name="tmp_9_reg_356">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 2, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 24, ap_memory, a, array</column>
<column name="b_address0">out, 2, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 24, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
