<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ethercat Slave: project/rzt2m_rsk+rzt2m/ecat_IO/e2studio/CPU0/rzt_gen/bsp_clock_cfg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ethercat Slave<span id="projectnumber">&#160;v1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_167790342fb55959539d550b874be046.html">project</a></li><li class="navelem"><a class="el" href="dir_c789265d78f9c658be582d685f0afd05.html">rzt2m_rsk+rzt2m</a></li><li class="navelem"><a class="el" href="dir_8e36b3267af140f0e5ba5d5688712ba6.html">ecat_IO</a></li><li class="navelem"><a class="el" href="dir_f101f0f466eba63dc9ecf5f778f21958.html">e2studio</a></li><li class="navelem"><a class="el" href="dir_e1520421cde7e51fa6aef19ddc4c9ac4.html">CPU0</a></li><li class="navelem"><a class="el" href="dir_707ec5c9baccbf88fb16b290c5094533.html">rzt_gen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">bsp_clock_cfg.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="bsp__clock__cfg_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a74d83973b3a525cf7ea0699bd6804232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a74d83973b3a525cf7ea0699bd6804232">BSP_CFG_CLOCKS_SECURE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a74d83973b3a525cf7ea0699bd6804232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac5fb4ae723219b80a0a8719c2a078c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a7ac5fb4ae723219b80a0a8719c2a078c">BSP_CFG_CLOCKS_OVERRIDE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a7ac5fb4ae723219b80a0a8719c2a078c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195e77c716d74fb9ecae2b365b5884dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a195e77c716d74fb9ecae2b365b5884dc">BSP_CFG_MAIN_CLOCK_HZ</a>&#160;&#160;&#160;(25000000) /* Main Clock: 25MHz */</td></tr>
<tr class="separator:a195e77c716d74fb9ecae2b365b5884dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6002452ebdbf1e1a9d21d41943709870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a6002452ebdbf1e1a9d21d41943709870">BSP_CFG_LOCO_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#afe49694da7c44b313f91634036798c34">BSP_CLOCKS_LOCO_ENABLE</a>) /* LOCO Enabled */</td></tr>
<tr class="separator:a6002452ebdbf1e1a9d21d41943709870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b61aa32b6cdd23ec1fab6e52c39712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a15b61aa32b6cdd23ec1fab6e52c39712">BSP_CFG_PLL1</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#aec267a6d45722e0cb59eb8e2e769663e">BSP_CLOCKS_PLL1_INITIAL</a>) /* PLL1 is initial state */</td></tr>
<tr class="separator:a15b61aa32b6cdd23ec1fab6e52c39712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80a8a26b4e632221a2ad388968c879a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#aa80a8a26b4e632221a2ad388968c879a">BSP_CFG_PHYSEL</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a6e365f7038b6b2e1f5a993d871b61df3">BSP_CLOCKS_PHYSEL_PLL1_DIV</a>) /* Ethernet Clock src: PLL1 divider clock */</td></tr>
<tr class="separator:aa80a8a26b4e632221a2ad388968c879a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679bd80b40cec6710ac1daf77a31aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a679bd80b40cec6710ac1daf77a31aead">BSP_CFG_CLMA0_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a0acf1c99682c1c658920573e86688738">BSP_CLOCKS_CLMA0_ENABLE</a>) /* CLMA0 Enabled */</td></tr>
<tr class="separator:a679bd80b40cec6710ac1daf77a31aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e4abeffda7d1eea8eec2773066af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a7c0e4abeffda7d1eea8eec2773066af6">BSP_CFG_CLMA0MASK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a861a6c7acf5f1c0a59112d38d332b3bf">BSP_CLOCKS_CLMA0_ERROR_NOT_MASK</a>) /* CLMA0 error not mask */</td></tr>
<tr class="separator:a7c0e4abeffda7d1eea8eec2773066af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121ad9163dba4e5df0a4e456645a5b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a121ad9163dba4e5df0a4e456645a5b41">BSP_CFG_CLMA3MASK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ac7ae7f9b1058448a0535ad34b11c6feb">BSP_CLOCKS_CLMA3_ERROR_NOT_MASK</a>) /* CLMA3 error not mask */</td></tr>
<tr class="separator:a121ad9163dba4e5df0a4e456645a5b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffac9d9a5f84173ec9cb41e37f251f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a8ffac9d9a5f84173ec9cb41e37f251f2">BSP_CFG_CLMA1MASK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#aec852c20c8316bc22c8c510c1440233c">BSP_CLOCKS_CLMA1_ERROR_MASK</a>) /* CLMA1 error mask */</td></tr>
<tr class="separator:a8ffac9d9a5f84173ec9cb41e37f251f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae693c3d8d5f98b3c0178595f1a5656d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#ae693c3d8d5f98b3c0178595f1a5656d7">BSP_CFG_CLMA3_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a76613faf343c6a5488e12ee6edd645d5">BSP_CLOCKS_CLMA3_ENABLE</a>) /* CLMA3 Enabled */</td></tr>
<tr class="separator:ae693c3d8d5f98b3c0178595f1a5656d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1452981c7ed68fa7c64dae0122864468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a1452981c7ed68fa7c64dae0122864468">BSP_CFG_CLMA1_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a654e8dc6f80f634fc1d2674f8cd743be">BSP_CLOCKS_CLMA1_ENABLE</a>) /* CLMA1 Enabled */</td></tr>
<tr class="separator:a1452981c7ed68fa7c64dae0122864468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97335dd4cf16e0cc639139c413e43705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a97335dd4cf16e0cc639139c413e43705">BSP_CFG_CLMA2_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ae5740484481869d4ed403b1db93cf70b">BSP_CLOCKS_CLMA2_ENABLE</a>) /* CLMA2 Enabled */</td></tr>
<tr class="separator:a97335dd4cf16e0cc639139c413e43705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cce58c1290ed4234dcaa26ce159f2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a4cce58c1290ed4234dcaa26ce159f2be">BSP_CFG_CLMA0_CMPL</a>&#160;&#160;&#160;(1) /* CLMA0 CMPL 1 */</td></tr>
<tr class="separator:a4cce58c1290ed4234dcaa26ce159f2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a11da96aacb74c3df488c843689a6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a1a11da96aacb74c3df488c843689a6f4">BSP_CFG_CLMA1_CMPL</a>&#160;&#160;&#160;(1) /* CLMA1 CMPL 1 */</td></tr>
<tr class="separator:a1a11da96aacb74c3df488c843689a6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cafb26bf43ffa590d96d56709e7d55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a5cafb26bf43ffa590d96d56709e7d55d">BSP_CFG_CLMA2_CMPL</a>&#160;&#160;&#160;(1) /* CLMA2 CMPL 1 */</td></tr>
<tr class="separator:a5cafb26bf43ffa590d96d56709e7d55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add30fa0a09b0a92fb9db6296099217bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#add30fa0a09b0a92fb9db6296099217bd">BSP_CFG_CLMA3_CMPL</a>&#160;&#160;&#160;(1) /* CLMA3 CMPL 1 */</td></tr>
<tr class="separator:add30fa0a09b0a92fb9db6296099217bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad799782ab437c604d6c6e443f54876b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#ad799782ab437c604d6c6e443f54876b0">BSP_CFG_CLMASEL</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a3c02399b418af31816211100e63df4be">BSP_CLOCKS_CLMASEL_LOCO</a>) /* Alternative clock: LOCO */</td></tr>
<tr class="separator:ad799782ab437c604d6c6e443f54876b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3c1602cc9573e9708bf4ae3d4f819e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a4c3c1602cc9573e9708bf4ae3d4f819e">BSP_CFG_CLMA0_CMPH</a>&#160;&#160;&#160;(1023) /* CLMA0 CMPH 1023 */</td></tr>
<tr class="separator:a4c3c1602cc9573e9708bf4ae3d4f819e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e5815f93bedf7bec38141afd225993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a45e5815f93bedf7bec38141afd225993">BSP_CFG_CLMA1_CMPH</a>&#160;&#160;&#160;(1023) /* CLMA1 CMPH 1023 */</td></tr>
<tr class="separator:a45e5815f93bedf7bec38141afd225993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76272d71de2314f598789421bd57b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a76272d71de2314f598789421bd57b78b">BSP_CFG_CLMA2_CMPH</a>&#160;&#160;&#160;(1023) /* CLMA2 CMPH 1023 */</td></tr>
<tr class="separator:a76272d71de2314f598789421bd57b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516a6bb8614a98b5b1634be3c79f3f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a516a6bb8614a98b5b1634be3c79f3f3c">BSP_CFG_CLMA3_CMPH</a>&#160;&#160;&#160;(1023) /* CLMA3 CMPH 1023 */</td></tr>
<tr class="separator:a516a6bb8614a98b5b1634be3c79f3f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1ed1ec2cdad6a528f4876ebde946ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#afd1ed1ec2cdad6a528f4876ebde946ea">BSP_CFG_DIVSELSUB</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ac81af1b6765aca287c6f1331f2c24dbe">BSP_CLOCKS_DIVSELSUB_0</a>) /* ICLK 200MHz */</td></tr>
<tr class="separator:afd1ed1ec2cdad6a528f4876ebde946ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e427aac6db6b60768a44c4f4039a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a75e427aac6db6b60768a44c4f4039a0a">BSP_CFG_SCI0ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a1ebc051a522e6e39dd85ca8b384f684a">BSP_CLOCKS_SCI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI0ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:a75e427aac6db6b60768a44c4f4039a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288334c6dcda56d8e2d0cb9b256969bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a288334c6dcda56d8e2d0cb9b256969bc">BSP_CFG_SCI1ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a13af585fdaab437d4a6d85ed28de01e7">BSP_CLOCKS_SCI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI1ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:a288334c6dcda56d8e2d0cb9b256969bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4cdc118f5306644571177a115ad15c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#ad4cdc118f5306644571177a115ad15c6">BSP_CFG_SCI2ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ab3cf0b6b7b3920d0a7d9e6511948a7f2">BSP_CLOCKS_SCI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI2ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:ad4cdc118f5306644571177a115ad15c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9225de1b3eda0a6821c63df671aa37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a9c9225de1b3eda0a6821c63df671aa37">BSP_CFG_SCI3ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a60abb479a56572e2b0e6f0951d41adc0">BSP_CLOCKS_SCI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI3ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:a9c9225de1b3eda0a6821c63df671aa37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ab5ea928a75205983ae961555cfbdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#ab1ab5ea928a75205983ae961555cfbdf">BSP_CFG_SCI4ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#aef93d7b5c26fc88501daaa249fcdc9aa">BSP_CLOCKS_SCI4_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI4ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:ab1ab5ea928a75205983ae961555cfbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78ed142011016b3a05d880552819420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#af78ed142011016b3a05d880552819420">BSP_CFG_SCI5ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a1236e84651f4c53c4282cc79b44bb840">BSP_CLOCKS_SCI5_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI5ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:af78ed142011016b3a05d880552819420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a80d819ccdb38436246181b96422dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a06a80d819ccdb38436246181b96422dd">BSP_CFG_SPI0ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ac5ab5fbbdec2eb80d67e22df93f8fa37">BSP_CLOCKS_SPI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI0ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:a06a80d819ccdb38436246181b96422dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf184351cf42ad7452f7cf5bc4d413db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#abf184351cf42ad7452f7cf5bc4d413db">BSP_CFG_SPI1ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#abb68ae3a30dbb4c11aa4d12b939705d6">BSP_CLOCKS_SPI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI1ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:abf184351cf42ad7452f7cf5bc4d413db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27cc50f345b629019b827c293e8c3330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a27cc50f345b629019b827c293e8c3330">BSP_CFG_SPI2ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a550032f049b7d2df2ed2fce4e8ef7f82">BSP_CLOCKS_SPI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI2ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:a27cc50f345b629019b827c293e8c3330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107eb79d6776b0054b3b2a980b8e6cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a107eb79d6776b0054b3b2a980b8e6cd2">BSP_CFG_SPI3ASYNCCLK</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a6381be75d988c917698fb5d0de3f5746">BSP_CLOCKS_SPI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI3ASYNCCLK: 96MHz */</td></tr>
<tr class="separator:a107eb79d6776b0054b3b2a980b8e6cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47241b7215c150e7c83d4964247c00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#ab47241b7215c150e7c83d4964247c00e">BSP_CFG_FSELCPU0</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a89e71a5b42f4276ecd82e91a4768cabe">BSP_CLOCKS_FSELCPU0_ICLK_MUL4</a>) /* CPU0CLK Mul: ICLKx4 */</td></tr>
<tr class="separator:ab47241b7215c150e7c83d4964247c00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0414d0a89d0584ac4a852592d50e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#afd0414d0a89d0584ac4a852592d50e82">BSP_CFG_FSELCPU1</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#afcde52b9a143c3748335de7b7792625e">BSP_CLOCKS_FSELCPU1_ICLK_MUL1</a>) /* CPU1CLK Mul: ICLKx1 */</td></tr>
<tr class="separator:afd0414d0a89d0584ac4a852592d50e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4d96dfb85c4890e2f015942cc27d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#afb4d96dfb85c4890e2f015942cc27d3f">BSP_CFG_CKIO</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ab70ea35486cd8f22df3ecb67222aab95">BSP_CLOCKS_CKIO_ICLK_DIV4</a>) /* CKIO Div: ICLK/4 */</td></tr>
<tr class="separator:afb4d96dfb85c4890e2f015942cc27d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108b3de4020806b3dea67e1ca7b4ba6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a108b3de4020806b3dea67e1ca7b4ba6f">BSP_CFG_FSELCANFD</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a8bbd261e92efbdf4eb0f6cf5939fcfa6">BSP_CLOCKS_CANFD_CLOCK_40_MHZ</a>) /* PCLKCAN 40MHz */</td></tr>
<tr class="separator:a108b3de4020806b3dea67e1ca7b4ba6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adffe9ec5fe0a6b8fe478de160254bf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#adffe9ec5fe0a6b8fe478de160254bf3b">BSP_CFG_FSELXSPI0_DIVSELXSPI0</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a89dc7cec71eff13eb294e09b4cc38174">BSP_CLOCKS_XSPI0_CLOCK_DIV0_12_5_MHZ</a>) /* XSPI_CLK0 12.5MHz */</td></tr>
<tr class="separator:adffe9ec5fe0a6b8fe478de160254bf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884c8fd40d94249eb08c8798072e72bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clock__cfg_8h.html#a884c8fd40d94249eb08c8798072e72bc">BSP_CFG_FSELXSPI1_DIVSELXSPI1</a>&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a3096e66fe4d13428eeedf2aeea75aa93">BSP_CLOCKS_XSPI1_CLOCK_DIV0_12_5_MHZ</a>) /* XSPI_CLK1 12.5MHz */</td></tr>
<tr class="separator:a884c8fd40d94249eb08c8798072e72bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="afb4d96dfb85c4890e2f015942cc27d3f" name="afb4d96dfb85c4890e2f015942cc27d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4d96dfb85c4890e2f015942cc27d3f">&#9670;&#160;</a></span>BSP_CFG_CKIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CKIO&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ab70ea35486cd8f22df3ecb67222aab95">BSP_CLOCKS_CKIO_ICLK_DIV4</a>) /* CKIO Div: ICLK/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c3c1602cc9573e9708bf4ae3d4f819e" name="a4c3c1602cc9573e9708bf4ae3d4f819e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3c1602cc9573e9708bf4ae3d4f819e">&#9670;&#160;</a></span>BSP_CFG_CLMA0_CMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA0_CMPH&#160;&#160;&#160;(1023) /* CLMA0 CMPH 1023 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cce58c1290ed4234dcaa26ce159f2be" name="a4cce58c1290ed4234dcaa26ce159f2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cce58c1290ed4234dcaa26ce159f2be">&#9670;&#160;</a></span>BSP_CFG_CLMA0_CMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA0_CMPL&#160;&#160;&#160;(1) /* CLMA0 CMPL 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a679bd80b40cec6710ac1daf77a31aead" name="a679bd80b40cec6710ac1daf77a31aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679bd80b40cec6710ac1daf77a31aead">&#9670;&#160;</a></span>BSP_CFG_CLMA0_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA0_ENABLE&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a0acf1c99682c1c658920573e86688738">BSP_CLOCKS_CLMA0_ENABLE</a>) /* CLMA0 Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c0e4abeffda7d1eea8eec2773066af6" name="a7c0e4abeffda7d1eea8eec2773066af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0e4abeffda7d1eea8eec2773066af6">&#9670;&#160;</a></span>BSP_CFG_CLMA0MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA0MASK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a861a6c7acf5f1c0a59112d38d332b3bf">BSP_CLOCKS_CLMA0_ERROR_NOT_MASK</a>) /* CLMA0 error not mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45e5815f93bedf7bec38141afd225993" name="a45e5815f93bedf7bec38141afd225993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e5815f93bedf7bec38141afd225993">&#9670;&#160;</a></span>BSP_CFG_CLMA1_CMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA1_CMPH&#160;&#160;&#160;(1023) /* CLMA1 CMPH 1023 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a11da96aacb74c3df488c843689a6f4" name="a1a11da96aacb74c3df488c843689a6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a11da96aacb74c3df488c843689a6f4">&#9670;&#160;</a></span>BSP_CFG_CLMA1_CMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA1_CMPL&#160;&#160;&#160;(1) /* CLMA1 CMPL 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1452981c7ed68fa7c64dae0122864468" name="a1452981c7ed68fa7c64dae0122864468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1452981c7ed68fa7c64dae0122864468">&#9670;&#160;</a></span>BSP_CFG_CLMA1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA1_ENABLE&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a654e8dc6f80f634fc1d2674f8cd743be">BSP_CLOCKS_CLMA1_ENABLE</a>) /* CLMA1 Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ffac9d9a5f84173ec9cb41e37f251f2" name="a8ffac9d9a5f84173ec9cb41e37f251f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ffac9d9a5f84173ec9cb41e37f251f2">&#9670;&#160;</a></span>BSP_CFG_CLMA1MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA1MASK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#aec852c20c8316bc22c8c510c1440233c">BSP_CLOCKS_CLMA1_ERROR_MASK</a>) /* CLMA1 error mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76272d71de2314f598789421bd57b78b" name="a76272d71de2314f598789421bd57b78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76272d71de2314f598789421bd57b78b">&#9670;&#160;</a></span>BSP_CFG_CLMA2_CMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA2_CMPH&#160;&#160;&#160;(1023) /* CLMA2 CMPH 1023 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cafb26bf43ffa590d96d56709e7d55d" name="a5cafb26bf43ffa590d96d56709e7d55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cafb26bf43ffa590d96d56709e7d55d">&#9670;&#160;</a></span>BSP_CFG_CLMA2_CMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA2_CMPL&#160;&#160;&#160;(1) /* CLMA2 CMPL 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97335dd4cf16e0cc639139c413e43705" name="a97335dd4cf16e0cc639139c413e43705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97335dd4cf16e0cc639139c413e43705">&#9670;&#160;</a></span>BSP_CFG_CLMA2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA2_ENABLE&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ae5740484481869d4ed403b1db93cf70b">BSP_CLOCKS_CLMA2_ENABLE</a>) /* CLMA2 Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a516a6bb8614a98b5b1634be3c79f3f3c" name="a516a6bb8614a98b5b1634be3c79f3f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516a6bb8614a98b5b1634be3c79f3f3c">&#9670;&#160;</a></span>BSP_CFG_CLMA3_CMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA3_CMPH&#160;&#160;&#160;(1023) /* CLMA3 CMPH 1023 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add30fa0a09b0a92fb9db6296099217bd" name="add30fa0a09b0a92fb9db6296099217bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add30fa0a09b0a92fb9db6296099217bd">&#9670;&#160;</a></span>BSP_CFG_CLMA3_CMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA3_CMPL&#160;&#160;&#160;(1) /* CLMA3 CMPL 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae693c3d8d5f98b3c0178595f1a5656d7" name="ae693c3d8d5f98b3c0178595f1a5656d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae693c3d8d5f98b3c0178595f1a5656d7">&#9670;&#160;</a></span>BSP_CFG_CLMA3_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA3_ENABLE&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a76613faf343c6a5488e12ee6edd645d5">BSP_CLOCKS_CLMA3_ENABLE</a>) /* CLMA3 Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a121ad9163dba4e5df0a4e456645a5b41" name="a121ad9163dba4e5df0a4e456645a5b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121ad9163dba4e5df0a4e456645a5b41">&#9670;&#160;</a></span>BSP_CFG_CLMA3MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMA3MASK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ac7ae7f9b1058448a0535ad34b11c6feb">BSP_CLOCKS_CLMA3_ERROR_NOT_MASK</a>) /* CLMA3 error not mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad799782ab437c604d6c6e443f54876b0" name="ad799782ab437c604d6c6e443f54876b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad799782ab437c604d6c6e443f54876b0">&#9670;&#160;</a></span>BSP_CFG_CLMASEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLMASEL&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a3c02399b418af31816211100e63df4be">BSP_CLOCKS_CLMASEL_LOCO</a>) /* Alternative clock: LOCO */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ac5fb4ae723219b80a0a8719c2a078c" name="a7ac5fb4ae723219b80a0a8719c2a078c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac5fb4ae723219b80a0a8719c2a078c">&#9670;&#160;</a></span>BSP_CFG_CLOCKS_OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLOCKS_OVERRIDE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74d83973b3a525cf7ea0699bd6804232" name="a74d83973b3a525cf7ea0699bd6804232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d83973b3a525cf7ea0699bd6804232">&#9670;&#160;</a></span>BSP_CFG_CLOCKS_SECURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_CLOCKS_SECURE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd1ed1ec2cdad6a528f4876ebde946ea" name="afd1ed1ec2cdad6a528f4876ebde946ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1ed1ec2cdad6a528f4876ebde946ea">&#9670;&#160;</a></span>BSP_CFG_DIVSELSUB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_DIVSELSUB&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ac81af1b6765aca287c6f1331f2c24dbe">BSP_CLOCKS_DIVSELSUB_0</a>) /* ICLK 200MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a108b3de4020806b3dea67e1ca7b4ba6f" name="a108b3de4020806b3dea67e1ca7b4ba6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108b3de4020806b3dea67e1ca7b4ba6f">&#9670;&#160;</a></span>BSP_CFG_FSELCANFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_FSELCANFD&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a8bbd261e92efbdf4eb0f6cf5939fcfa6">BSP_CLOCKS_CANFD_CLOCK_40_MHZ</a>) /* PCLKCAN 40MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab47241b7215c150e7c83d4964247c00e" name="ab47241b7215c150e7c83d4964247c00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47241b7215c150e7c83d4964247c00e">&#9670;&#160;</a></span>BSP_CFG_FSELCPU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_FSELCPU0&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a89e71a5b42f4276ecd82e91a4768cabe">BSP_CLOCKS_FSELCPU0_ICLK_MUL4</a>) /* CPU0CLK Mul: ICLKx4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0414d0a89d0584ac4a852592d50e82" name="afd0414d0a89d0584ac4a852592d50e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0414d0a89d0584ac4a852592d50e82">&#9670;&#160;</a></span>BSP_CFG_FSELCPU1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_FSELCPU1&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#afcde52b9a143c3748335de7b7792625e">BSP_CLOCKS_FSELCPU1_ICLK_MUL1</a>) /* CPU1CLK Mul: ICLKx1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adffe9ec5fe0a6b8fe478de160254bf3b" name="adffe9ec5fe0a6b8fe478de160254bf3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffe9ec5fe0a6b8fe478de160254bf3b">&#9670;&#160;</a></span>BSP_CFG_FSELXSPI0_DIVSELXSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_FSELXSPI0_DIVSELXSPI0&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a89dc7cec71eff13eb294e09b4cc38174">BSP_CLOCKS_XSPI0_CLOCK_DIV0_12_5_MHZ</a>) /* XSPI_CLK0 12.5MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a884c8fd40d94249eb08c8798072e72bc" name="a884c8fd40d94249eb08c8798072e72bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884c8fd40d94249eb08c8798072e72bc">&#9670;&#160;</a></span>BSP_CFG_FSELXSPI1_DIVSELXSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_FSELXSPI1_DIVSELXSPI1&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a3096e66fe4d13428eeedf2aeea75aa93">BSP_CLOCKS_XSPI1_CLOCK_DIV0_12_5_MHZ</a>) /* XSPI_CLK1 12.5MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6002452ebdbf1e1a9d21d41943709870" name="a6002452ebdbf1e1a9d21d41943709870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6002452ebdbf1e1a9d21d41943709870">&#9670;&#160;</a></span>BSP_CFG_LOCO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_LOCO_ENABLE&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#afe49694da7c44b313f91634036798c34">BSP_CLOCKS_LOCO_ENABLE</a>) /* LOCO Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a195e77c716d74fb9ecae2b365b5884dc" name="a195e77c716d74fb9ecae2b365b5884dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195e77c716d74fb9ecae2b365b5884dc">&#9670;&#160;</a></span>BSP_CFG_MAIN_CLOCK_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_MAIN_CLOCK_HZ&#160;&#160;&#160;(25000000) /* Main Clock: 25MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa80a8a26b4e632221a2ad388968c879a" name="aa80a8a26b4e632221a2ad388968c879a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80a8a26b4e632221a2ad388968c879a">&#9670;&#160;</a></span>BSP_CFG_PHYSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_PHYSEL&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a6e365f7038b6b2e1f5a993d871b61df3">BSP_CLOCKS_PHYSEL_PLL1_DIV</a>) /* Ethernet Clock src: PLL1 divider clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15b61aa32b6cdd23ec1fab6e52c39712" name="a15b61aa32b6cdd23ec1fab6e52c39712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b61aa32b6cdd23ec1fab6e52c39712">&#9670;&#160;</a></span>BSP_CFG_PLL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_PLL1&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#aec267a6d45722e0cb59eb8e2e769663e">BSP_CLOCKS_PLL1_INITIAL</a>) /* PLL1 is initial state */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75e427aac6db6b60768a44c4f4039a0a" name="a75e427aac6db6b60768a44c4f4039a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e427aac6db6b60768a44c4f4039a0a">&#9670;&#160;</a></span>BSP_CFG_SCI0ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SCI0ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a1ebc051a522e6e39dd85ca8b384f684a">BSP_CLOCKS_SCI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI0ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a288334c6dcda56d8e2d0cb9b256969bc" name="a288334c6dcda56d8e2d0cb9b256969bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288334c6dcda56d8e2d0cb9b256969bc">&#9670;&#160;</a></span>BSP_CFG_SCI1ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SCI1ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a13af585fdaab437d4a6d85ed28de01e7">BSP_CLOCKS_SCI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI1ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4cdc118f5306644571177a115ad15c6" name="ad4cdc118f5306644571177a115ad15c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4cdc118f5306644571177a115ad15c6">&#9670;&#160;</a></span>BSP_CFG_SCI2ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SCI2ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ab3cf0b6b7b3920d0a7d9e6511948a7f2">BSP_CLOCKS_SCI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI2ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9225de1b3eda0a6821c63df671aa37" name="a9c9225de1b3eda0a6821c63df671aa37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9225de1b3eda0a6821c63df671aa37">&#9670;&#160;</a></span>BSP_CFG_SCI3ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SCI3ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a60abb479a56572e2b0e6f0951d41adc0">BSP_CLOCKS_SCI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI3ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1ab5ea928a75205983ae961555cfbdf" name="ab1ab5ea928a75205983ae961555cfbdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ab5ea928a75205983ae961555cfbdf">&#9670;&#160;</a></span>BSP_CFG_SCI4ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SCI4ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#aef93d7b5c26fc88501daaa249fcdc9aa">BSP_CLOCKS_SCI4_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI4ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af78ed142011016b3a05d880552819420" name="af78ed142011016b3a05d880552819420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78ed142011016b3a05d880552819420">&#9670;&#160;</a></span>BSP_CFG_SCI5ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SCI5ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a1236e84651f4c53c4282cc79b44bb840">BSP_CLOCKS_SCI5_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SCI5ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06a80d819ccdb38436246181b96422dd" name="a06a80d819ccdb38436246181b96422dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a80d819ccdb38436246181b96422dd">&#9670;&#160;</a></span>BSP_CFG_SPI0ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SPI0ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#ac5ab5fbbdec2eb80d67e22df93f8fa37">BSP_CLOCKS_SPI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI0ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf184351cf42ad7452f7cf5bc4d413db" name="abf184351cf42ad7452f7cf5bc4d413db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf184351cf42ad7452f7cf5bc4d413db">&#9670;&#160;</a></span>BSP_CFG_SPI1ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SPI1ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#abb68ae3a30dbb4c11aa4d12b939705d6">BSP_CLOCKS_SPI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI1ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27cc50f345b629019b827c293e8c3330" name="a27cc50f345b629019b827c293e8c3330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27cc50f345b629019b827c293e8c3330">&#9670;&#160;</a></span>BSP_CFG_SPI2ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SPI2ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a550032f049b7d2df2ed2fce4e8ef7f82">BSP_CLOCKS_SPI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI2ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a107eb79d6776b0054b3b2a980b8e6cd2" name="a107eb79d6776b0054b3b2a980b8e6cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107eb79d6776b0054b3b2a980b8e6cd2">&#9670;&#160;</a></span>BSP_CFG_SPI3ASYNCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_SPI3ASYNCCLK&#160;&#160;&#160;(<a class="el" href="bsp__clocks_8h.html#a6381be75d988c917698fb5d0de3f5746">BSP_CLOCKS_SPI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ</a>) /* SPI3ASYNCCLK: 96MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
