#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; CapSense_CompCH0_ctComp
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP0_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x01
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 0
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP0_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT0_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 0
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT0_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 0
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x01
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x01
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP0_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP0_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP0_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP0_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP0_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP0_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP0_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x01
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 0

; CapSense_IdacCH0_viDAC8
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC2_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC2_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC2_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x04
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x04
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC2_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC2_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC2_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC2_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC2_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC2_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC2_TST

; LineCounter_CounterUDB
LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
LineCounter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
LineCounter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
LineCounter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
LineCounter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
LineCounter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
LineCounter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
LineCounter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
LineCounter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
LineCounter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
LineCounter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
LineCounter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
LineCounter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
LineCounter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
LineCounter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
LineCounter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
LineCounter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
LineCounter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
LineCounter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
LineCounter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LineCounter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
LineCounter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
LineCounter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
LineCounter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LineCounter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
LineCounter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
LineCounter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
LineCounter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB02_A0
LineCounter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB02_A1
LineCounter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
LineCounter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB02_D0
LineCounter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB02_D1
LineCounter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LineCounter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
LineCounter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB02_F0
LineCounter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB02_F1
LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
LineCounter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
LineCounter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
LineCounter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB03_A0
LineCounter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB03_A1
LineCounter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
LineCounter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB03_D0
LineCounter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB03_D1
LineCounter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LineCounter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
LineCounter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB03_F0
LineCounter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB03_F1
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
LineCounter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LineCounter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; RightButtonInterrupt
RightButtonInterrupt__ES2_PATCH EQU 0
RightButtonInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
RightButtonInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
RightButtonInterrupt__INTC_MASK EQU 0x04
RightButtonInterrupt__INTC_NUMBER EQU 2
RightButtonInterrupt__INTC_PRIOR_NUM EQU 7
RightButtonInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
RightButtonInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
RightButtonInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
RightButtonInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; SensorTimer_TimerUDB
SensorTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SensorTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SensorTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SensorTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SensorTimer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
SensorTimer_TimerUDB_rstSts_stsreg__1__POS EQU 1
SensorTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SensorTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SensorTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SensorTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SensorTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
SensorTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
SensorTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SensorTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SensorTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SensorTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SensorTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SensorTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SensorTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SensorTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SensorTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SensorTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SensorTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SensorTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SensorTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SensorTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SensorTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SensorTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
SensorTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
SensorTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SensorTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
SensorTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
SensorTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SensorTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
SensorTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
SensorTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SensorTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SensorTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SensorTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
SensorTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
SensorTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SensorTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
SensorTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
SensorTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SensorTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
SensorTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SensorTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SensorTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SensorTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB07_A0
SensorTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB07_A1
SensorTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SensorTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB07_D0
SensorTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB07_D1
SensorTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SensorTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB07_F0
SensorTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB07_F1
SensorTimer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SensorTimer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; CapSense_MeasureCH0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B1_UDB04_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B1_UDB04_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B1_UDB04_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B1_UDB04_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B1_UDB04_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B1_UDB04_F1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B1_UDB07_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B1_UDB07_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B1_UDB07_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B1_UDB07_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B1_UDB07_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B1_UDB07_F1
CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; LeftButtonInterrupt
LeftButtonInterrupt__ES2_PATCH EQU 0
LeftButtonInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LeftButtonInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LeftButtonInterrupt__INTC_MASK EQU 0x02
LeftButtonInterrupt__INTC_NUMBER EQU 1
LeftButtonInterrupt__INTC_PRIOR_NUM EQU 7
LeftButtonInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
LeftButtonInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LeftButtonInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LeftButtonInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; Pin_CompositeSynch
Pin_CompositeSynch__0__MASK EQU 0x20
Pin_CompositeSynch__0__PC EQU CYREG_PRT4_PC5
Pin_CompositeSynch__0__PORT EQU 4
Pin_CompositeSynch__0__SHIFT EQU 5
Pin_CompositeSynch__AG EQU CYREG_PRT4_AG
Pin_CompositeSynch__AMUX EQU CYREG_PRT4_AMUX
Pin_CompositeSynch__BIE EQU CYREG_PRT4_BIE
Pin_CompositeSynch__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_CompositeSynch__BYP EQU CYREG_PRT4_BYP
Pin_CompositeSynch__CTL EQU CYREG_PRT4_CTL
Pin_CompositeSynch__DM0 EQU CYREG_PRT4_DM0
Pin_CompositeSynch__DM1 EQU CYREG_PRT4_DM1
Pin_CompositeSynch__DM2 EQU CYREG_PRT4_DM2
Pin_CompositeSynch__DR EQU CYREG_PRT4_DR
Pin_CompositeSynch__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_CompositeSynch__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_CompositeSynch__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_CompositeSynch__MASK EQU 0x20
Pin_CompositeSynch__PORT EQU 4
Pin_CompositeSynch__PRT EQU CYREG_PRT4_PRT
Pin_CompositeSynch__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_CompositeSynch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_CompositeSynch__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_CompositeSynch__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_CompositeSynch__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_CompositeSynch__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_CompositeSynch__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_CompositeSynch__PS EQU CYREG_PRT4_PS
Pin_CompositeSynch__SHIFT EQU 5
Pin_CompositeSynch__SLW EQU CYREG_PRT4_SLW

; TapeTimer_TimerUDB
TapeTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TapeTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
TapeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
TapeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
TapeTimer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
TapeTimer_TimerUDB_rstSts_stsreg__1__POS EQU 1
TapeTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TapeTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
TapeTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TapeTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
TapeTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
TapeTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
TapeTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
TapeTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
TapeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
TapeTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
TapeTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
TapeTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
TapeTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
TapeTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
TapeTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
TapeTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
TapeTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
TapeTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
TapeTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
TapeTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
TapeTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
TapeTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
TapeTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
TapeTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
TapeTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
TapeTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
TapeTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
TapeTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
TapeTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
TapeTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
TapeTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
TapeTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
TapeTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
TapeTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
TapeTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
TapeTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
TapeTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
TapeTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
TapeTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
TapeTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1
TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
TapeTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
TapeTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
TapeTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB13_A0
TapeTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB13_A1
TapeTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
TapeTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB13_D0
TapeTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB13_D1
TapeTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
TapeTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
TapeTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB13_F0
TapeTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB13_F1

; CapSense_ClockGen
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B1_UDB07_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B1_UDB07_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B1_UDB07_MSK
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B1_UDB05_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B1_UDB05_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B1_UDB05_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B1_UDB05_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B1_UDB05_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B1_UDB05_F1
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
CapSense_ClockGen_sC8_PRSdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
CapSense_ClockGen_sC8_PRSdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
CapSense_ClockGen_sC8_PRSdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
CapSense_ClockGen_sC8_PRSdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
CapSense_ClockGen_sC8_PRSdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
CapSense_ClockGen_sC8_PRSdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
CapSense_ClockGen_sC8_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
CapSense_ClockGen_sC8_PRSdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
CapSense_ClockGen_sC8_PRSdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
CapSense_ClockGen_sC8_PRSdp_u0__F1_REG EQU CYREG_B1_UDB06_F1

; CapSense_IntClock
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__INDEX EQU 0x00
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x01
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x01

; CapSense_CmodCH0
CapSense_CmodCH0__0__MASK EQU 0x10
CapSense_CmodCH0__0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__0__PORT EQU 6
CapSense_CmodCH0__0__SHIFT EQU 4
CapSense_CmodCH0__AG EQU CYREG_PRT6_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT6_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT6_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT6_BYP
CapSense_CmodCH0__CTL EQU CYREG_PRT6_CTL
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__Cmod_CH0__PORT EQU 6
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CmodCH0__DM0 EQU CYREG_PRT6_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT6_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT6_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT6_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_CmodCH0__PORT EQU 6
CapSense_CmodCH0__PRT EQU CYREG_PRT6_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT6_PS
CapSense_CmodCH0__SLW EQU CYREG_PRT6_SLW

; CapSense_PortCH0
CapSense_PortCH0__0__MASK EQU 0x40
CapSense_PortCH0__0__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__0__PORT EQU 5
CapSense_PortCH0__0__SHIFT EQU 6
CapSense_PortCH0__1__MASK EQU 0x20
CapSense_PortCH0__1__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__1__PORT EQU 5
CapSense_PortCH0__1__SHIFT EQU 5
CapSense_PortCH0__2__MASK EQU 0x01
CapSense_PortCH0__2__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__2__PORT EQU 5
CapSense_PortCH0__2__SHIFT EQU 0
CapSense_PortCH0__3__MASK EQU 0x02
CapSense_PortCH0__3__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__3__PORT EQU 5
CapSense_PortCH0__3__SHIFT EQU 1
CapSense_PortCH0__4__MASK EQU 0x04
CapSense_PortCH0__4__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__4__PORT EQU 5
CapSense_PortCH0__4__SHIFT EQU 2
CapSense_PortCH0__5__MASK EQU 0x08
CapSense_PortCH0__5__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__5__PORT EQU 5
CapSense_PortCH0__5__SHIFT EQU 3
CapSense_PortCH0__6__MASK EQU 0x10
CapSense_PortCH0__6__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__6__PORT EQU 5
CapSense_PortCH0__6__SHIFT EQU 4
CapSense_PortCH0__AG EQU CYREG_PRT5_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT5_AMUX
CapSense_PortCH0__BIE EQU CYREG_PRT5_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_PortCH0__BYP EQU CYREG_PRT5_BYP
CapSense_PortCH0__Button0__BTN__MASK EQU 0x40
CapSense_PortCH0__Button0__BTN__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__Button0__BTN__PORT EQU 5
CapSense_PortCH0__Button0__BTN__SHIFT EQU 6
CapSense_PortCH0__Button1__BTN__MASK EQU 0x20
CapSense_PortCH0__Button1__BTN__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__Button1__BTN__PORT EQU 5
CapSense_PortCH0__Button1__BTN__SHIFT EQU 5
CapSense_PortCH0__CTL EQU CYREG_PRT5_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT5_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT5_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT5_DM2
CapSense_PortCH0__DR EQU CYREG_PRT5_DR
CapSense_PortCH0__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__LinearSlider0_e0__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__LinearSlider0_e1__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__LinearSlider0_e2__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__LinearSlider0_e3__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__LinearSlider0_e4__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_PortCH0__PORT EQU 5
CapSense_PortCH0__PRT EQU CYREG_PRT5_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT5_PS
CapSense_PortCH0__SLW EQU CYREG_PRT5_SLW

; CapSense_BufCH0
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10

; CapSense_IsrCH0
CapSense_IsrCH0__ES2_PATCH EQU 0
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
CapSense_IsrCH0__INTC_MASK EQU 0x20
CapSense_IsrCH0__INTC_NUMBER EQU 5
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR5
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
CapSense_IsrCH0__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0A)

; MotorPWM_PWMUDB
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
MotorPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
MotorPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
MotorPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
MotorPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
MotorPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
MotorPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
MotorPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
MotorPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
MotorPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
MotorPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
MotorPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
MotorPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
MotorPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
MotorPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
MotorPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
MotorPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
MotorPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
MotorPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MotorPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
MotorPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
MotorPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
MotorPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST

; SensorInterrupt
SensorInterrupt__ES2_PATCH EQU 0
SensorInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SensorInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SensorInterrupt__INTC_MASK EQU 0x08
SensorInterrupt__INTC_NUMBER EQU 3
SensorInterrupt__INTC_PRIOR_NUM EQU 7
SensorInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
SensorInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SensorInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SensorInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; ServoPWM_PWMUDB
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
ServoPWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
ServoPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
ServoPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
ServoPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
ServoPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
ServoPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
ServoPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
ServoPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
ServoPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
ServoPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
ServoPWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
ServoPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
ServoPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
ServoPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
ServoPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
ServoPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
ServoPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
ServoPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
ServoPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
ServoPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
ServoPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
ServoPWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; FrameInterrupt
FrameInterrupt__ES2_PATCH EQU 0
FrameInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
FrameInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
FrameInterrupt__INTC_MASK EQU 0x01
FrameInterrupt__INTC_NUMBER EQU 0
FrameInterrupt__INTC_PRIOR_NUM EQU 7
FrameInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
FrameInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
FrameInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
FrameInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; CVComp_ctComp
CVComp_ctComp__CLK EQU CYREG_CMP2_CLK
CVComp_ctComp__CMP_MASK EQU 0x04
CVComp_ctComp__CMP_NUMBER EQU 2
CVComp_ctComp__CR EQU CYREG_CMP2_CR
CVComp_ctComp__LUT__CR EQU CYREG_LUT2_CR
CVComp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CVComp_ctComp__LUT__MSK_MASK EQU 0x04
CVComp_ctComp__LUT__MSK_SHIFT EQU 2
CVComp_ctComp__LUT__MX EQU CYREG_LUT2_MX
CVComp_ctComp__LUT__SR EQU CYREG_LUT_SR
CVComp_ctComp__LUT__SR_MASK EQU 0x04
CVComp_ctComp__LUT__SR_SHIFT EQU 2
CVComp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CVComp_ctComp__PM_ACT_MSK EQU 0x04
CVComp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CVComp_ctComp__PM_STBY_MSK EQU 0x04
CVComp_ctComp__SW0 EQU CYREG_CMP2_SW0
CVComp_ctComp__SW2 EQU CYREG_CMP2_SW2
CVComp_ctComp__SW3 EQU CYREG_CMP2_SW3
CVComp_ctComp__SW4 EQU CYREG_CMP2_SW4
CVComp_ctComp__SW6 EQU CYREG_CMP2_SW6
CVComp_ctComp__TR0 EQU CYREG_CMP2_TR0
CVComp_ctComp__TR1 EQU CYREG_CMP2_TR1
CVComp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
CVComp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
CVComp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
CVComp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
CVComp_ctComp__WRK EQU CYREG_CMP_WRK
CVComp_ctComp__WRK_MASK EQU 0x04
CVComp_ctComp__WRK_SHIFT EQU 2

; Pin_motor_for
Pin_motor_for__0__MASK EQU 0x40
Pin_motor_for__0__PC EQU CYREG_PRT4_PC6
Pin_motor_for__0__PORT EQU 4
Pin_motor_for__0__SHIFT EQU 6
Pin_motor_for__AG EQU CYREG_PRT4_AG
Pin_motor_for__AMUX EQU CYREG_PRT4_AMUX
Pin_motor_for__BIE EQU CYREG_PRT4_BIE
Pin_motor_for__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_motor_for__BYP EQU CYREG_PRT4_BYP
Pin_motor_for__CTL EQU CYREG_PRT4_CTL
Pin_motor_for__DM0 EQU CYREG_PRT4_DM0
Pin_motor_for__DM1 EQU CYREG_PRT4_DM1
Pin_motor_for__DM2 EQU CYREG_PRT4_DM2
Pin_motor_for__DR EQU CYREG_PRT4_DR
Pin_motor_for__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_motor_for__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_motor_for__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_motor_for__MASK EQU 0x40
Pin_motor_for__PORT EQU 4
Pin_motor_for__PRT EQU CYREG_PRT4_PRT
Pin_motor_for__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_motor_for__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_motor_for__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_motor_for__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_motor_for__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_motor_for__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_motor_for__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_motor_for__PS EQU CYREG_PRT4_PS
Pin_motor_for__SHIFT EQU 6
Pin_motor_for__SLW EQU CYREG_PRT4_SLW

; TapeInterrupt
TapeInterrupt__ES2_PATCH EQU 0
TapeInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
TapeInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
TapeInterrupt__INTC_MASK EQU 0x10
TapeInterrupt__INTC_NUMBER EQU 4
TapeInterrupt__INTC_PRIOR_NUM EQU 7
TapeInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
TapeInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
TapeInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
TapeInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; Button_right
Button_right__0__MASK EQU 0x20
Button_right__0__PC EQU CYREG_IO_PC_PRT15_PC5
Button_right__0__PORT EQU 15
Button_right__0__SHIFT EQU 5
Button_right__AG EQU CYREG_PRT15_AG
Button_right__AMUX EQU CYREG_PRT15_AMUX
Button_right__BIE EQU CYREG_PRT15_BIE
Button_right__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Button_right__BYP EQU CYREG_PRT15_BYP
Button_right__CTL EQU CYREG_PRT15_CTL
Button_right__DM0 EQU CYREG_PRT15_DM0
Button_right__DM1 EQU CYREG_PRT15_DM1
Button_right__DM2 EQU CYREG_PRT15_DM2
Button_right__DR EQU CYREG_PRT15_DR
Button_right__INP_DIS EQU CYREG_PRT15_INP_DIS
Button_right__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Button_right__LCD_EN EQU CYREG_PRT15_LCD_EN
Button_right__MASK EQU 0x20
Button_right__PORT EQU 15
Button_right__PRT EQU CYREG_PRT15_PRT
Button_right__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Button_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Button_right__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Button_right__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Button_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Button_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Button_right__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Button_right__PS EQU CYREG_PRT15_PS
Button_right__SHIFT EQU 5
Button_right__SLW EQU CYREG_PRT15_SLW

; Button_left
Button_left__0__MASK EQU 0x02
Button_left__0__PC EQU CYREG_PRT6_PC1
Button_left__0__PORT EQU 6
Button_left__0__SHIFT EQU 1
Button_left__AG EQU CYREG_PRT6_AG
Button_left__AMUX EQU CYREG_PRT6_AMUX
Button_left__BIE EQU CYREG_PRT6_BIE
Button_left__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Button_left__BYP EQU CYREG_PRT6_BYP
Button_left__CTL EQU CYREG_PRT6_CTL
Button_left__DM0 EQU CYREG_PRT6_DM0
Button_left__DM1 EQU CYREG_PRT6_DM1
Button_left__DM2 EQU CYREG_PRT6_DM2
Button_left__DR EQU CYREG_PRT6_DR
Button_left__INP_DIS EQU CYREG_PRT6_INP_DIS
Button_left__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Button_left__LCD_EN EQU CYREG_PRT6_LCD_EN
Button_left__MASK EQU 0x02
Button_left__PORT EQU 6
Button_left__PRT EQU CYREG_PRT6_PRT
Button_left__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Button_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Button_left__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Button_left__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Button_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Button_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Button_left__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Button_left__PS EQU CYREG_PRT6_PS
Button_left__SHIFT EQU 1
Button_left__SLW EQU CYREG_PRT6_SLW

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Pin_Camera
Pin_Camera__0__MASK EQU 0x01
Pin_Camera__0__PC EQU CYREG_PRT4_PC0
Pin_Camera__0__PORT EQU 4
Pin_Camera__0__SHIFT EQU 0
Pin_Camera__AG EQU CYREG_PRT4_AG
Pin_Camera__AMUX EQU CYREG_PRT4_AMUX
Pin_Camera__BIE EQU CYREG_PRT4_BIE
Pin_Camera__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Camera__BYP EQU CYREG_PRT4_BYP
Pin_Camera__CTL EQU CYREG_PRT4_CTL
Pin_Camera__DM0 EQU CYREG_PRT4_DM0
Pin_Camera__DM1 EQU CYREG_PRT4_DM1
Pin_Camera__DM2 EQU CYREG_PRT4_DM2
Pin_Camera__DR EQU CYREG_PRT4_DR
Pin_Camera__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Camera__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Camera__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Camera__MASK EQU 0x01
Pin_Camera__PORT EQU 4
Pin_Camera__PRT EQU CYREG_PRT4_PRT
Pin_Camera__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Camera__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Camera__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Camera__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Camera__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Camera__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Camera__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Camera__PS EQU CYREG_PRT4_PS
Pin_Camera__SHIFT EQU 0
Pin_Camera__SLW EQU CYREG_PRT4_SLW

; Pin_sensor
Pin_sensor__0__MASK EQU 0x04
Pin_sensor__0__PC EQU CYREG_PRT4_PC2
Pin_sensor__0__PORT EQU 4
Pin_sensor__0__SHIFT EQU 2
Pin_sensor__AG EQU CYREG_PRT4_AG
Pin_sensor__AMUX EQU CYREG_PRT4_AMUX
Pin_sensor__BIE EQU CYREG_PRT4_BIE
Pin_sensor__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_sensor__BYP EQU CYREG_PRT4_BYP
Pin_sensor__CTL EQU CYREG_PRT4_CTL
Pin_sensor__DM0 EQU CYREG_PRT4_DM0
Pin_sensor__DM1 EQU CYREG_PRT4_DM1
Pin_sensor__DM2 EQU CYREG_PRT4_DM2
Pin_sensor__DR EQU CYREG_PRT4_DR
Pin_sensor__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_sensor__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_sensor__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_sensor__MASK EQU 0x04
Pin_sensor__PORT EQU 4
Pin_sensor__PRT EQU CYREG_PRT4_PRT
Pin_sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_sensor__PS EQU CYREG_PRT4_PS
Pin_sensor__SHIFT EQU 2
Pin_sensor__SLW EQU CYREG_PRT4_SLW

; Pin_vSynch
Pin_vSynch__0__MASK EQU 0x80
Pin_vSynch__0__PC EQU CYREG_PRT4_PC7
Pin_vSynch__0__PORT EQU 4
Pin_vSynch__0__SHIFT EQU 7
Pin_vSynch__AG EQU CYREG_PRT4_AG
Pin_vSynch__AMUX EQU CYREG_PRT4_AMUX
Pin_vSynch__BIE EQU CYREG_PRT4_BIE
Pin_vSynch__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_vSynch__BYP EQU CYREG_PRT4_BYP
Pin_vSynch__CTL EQU CYREG_PRT4_CTL
Pin_vSynch__DM0 EQU CYREG_PRT4_DM0
Pin_vSynch__DM1 EQU CYREG_PRT4_DM1
Pin_vSynch__DM2 EQU CYREG_PRT4_DM2
Pin_vSynch__DR EQU CYREG_PRT4_DR
Pin_vSynch__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_vSynch__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_vSynch__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_vSynch__MASK EQU 0x80
Pin_vSynch__PORT EQU 4
Pin_vSynch__PRT EQU CYREG_PRT4_PRT
Pin_vSynch__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_vSynch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_vSynch__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_vSynch__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_vSynch__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_vSynch__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_vSynch__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_vSynch__PS EQU CYREG_PRT4_PS
Pin_vSynch__SHIFT EQU 7
Pin_vSynch__SLW EQU CYREG_PRT4_SLW

; Clock_cam
Clock_cam__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_cam__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_cam__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_cam__CFG2_SRC_SEL_MASK EQU 0x07
Clock_cam__INDEX EQU 0x01
Clock_cam__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_cam__PM_ACT_MSK EQU 0x02
Clock_cam__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_cam__PM_STBY_MSK EQU 0x02

; Clock_pwm
Clock_pwm__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_pwm__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_pwm__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_pwm__CFG2_SRC_SEL_MASK EQU 0x07
Clock_pwm__INDEX EQU 0x02
Clock_pwm__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_pwm__PM_ACT_MSK EQU 0x04
Clock_pwm__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_pwm__PM_STBY_MSK EQU 0x04

; Pin_servo
Pin_servo__0__MASK EQU 0x04
Pin_servo__0__PC EQU CYREG_PRT12_PC2
Pin_servo__0__PORT EQU 12
Pin_servo__0__SHIFT EQU 2
Pin_servo__AG EQU CYREG_PRT12_AG
Pin_servo__BIE EQU CYREG_PRT12_BIE
Pin_servo__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_servo__BYP EQU CYREG_PRT12_BYP
Pin_servo__DM0 EQU CYREG_PRT12_DM0
Pin_servo__DM1 EQU CYREG_PRT12_DM1
Pin_servo__DM2 EQU CYREG_PRT12_DM2
Pin_servo__DR EQU CYREG_PRT12_DR
Pin_servo__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_servo__MASK EQU 0x04
Pin_servo__PORT EQU 12
Pin_servo__PRT EQU CYREG_PRT12_PRT
Pin_servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_servo__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_servo__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_servo__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_servo__PS EQU CYREG_PRT12_PS
Pin_servo__SHIFT EQU 2
Pin_servo__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_servo__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_servo__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_servo__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_servo__SLW EQU CYREG_PRT12_SLW

; Pin_Vref
Pin_Vref__0__MASK EQU 0x20
Pin_Vref__0__PC EQU CYREG_PRT6_PC5
Pin_Vref__0__PORT EQU 6
Pin_Vref__0__SHIFT EQU 5
Pin_Vref__AG EQU CYREG_PRT6_AG
Pin_Vref__AMUX EQU CYREG_PRT6_AMUX
Pin_Vref__BIE EQU CYREG_PRT6_BIE
Pin_Vref__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Vref__BYP EQU CYREG_PRT6_BYP
Pin_Vref__CTL EQU CYREG_PRT6_CTL
Pin_Vref__DM0 EQU CYREG_PRT6_DM0
Pin_Vref__DM1 EQU CYREG_PRT6_DM1
Pin_Vref__DM2 EQU CYREG_PRT6_DM2
Pin_Vref__DR EQU CYREG_PRT6_DR
Pin_Vref__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Vref__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Vref__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Vref__MASK EQU 0x20
Pin_Vref__PORT EQU 6
Pin_Vref__PRT EQU CYREG_PRT6_PRT
Pin_Vref__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Vref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Vref__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Vref__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Vref__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Vref__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Vref__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Vref__PS EQU CYREG_PRT6_PS
Pin_Vref__SHIFT EQU 5
Pin_Vref__SLW EQU CYREG_PRT6_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VDDA LIT '3.3'
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD LIT '3.3'
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0 LIT '3.3'
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1 LIT '3.3'
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2 LIT '3.3'
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3 LIT '3.3'
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0 LIT '3.3'
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1 LIT '3.3'
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2 LIT '3.3'
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3 LIT '3.3'
CYDEV_VIO3_MV EQU 3300
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
