HelpInfo,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||envelope.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||envelope.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'.||envelope.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'.||envelope.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||envelope.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||envelope.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||envelope.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||envelope.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||envelope.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||envelope.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||envelope.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||envelope.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||envelope.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||envelope.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||envelope.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||envelope.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert.vhd'.||envelope.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/69||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||envelope.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/71||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/106||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/108||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/110||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/112||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/114||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/116||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/118||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/120||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/122||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/124||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/126||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/128||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/130||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/132||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/134||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/136||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/138||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/140||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/142||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/144||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/146||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/148||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/150||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/152||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/154||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/156||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/158||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/160||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/162||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/164||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/166||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/168||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/170||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/172||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/174||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/176||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/178||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/180||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/182||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/184||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/186||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/188||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/190||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/192||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/194||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/196||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/198||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/200||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/202||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/204||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/206||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/208||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/210||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/212||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/214||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/216||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/218||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/220||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/222||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/224||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/226||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/228||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/230||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/232||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/234||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/236||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/238||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/240||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/242||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/244||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/246||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/256||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/274||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/276||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/278||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/280||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/282||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/284||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/286||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/288||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/290||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/292||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/294||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/296||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/298||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/300||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/302||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/304||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/306||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/308||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/310||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/312||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/314||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/316||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/318||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/320||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/322||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/324||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/326||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/328||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/330||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/332||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/334||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/336||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/338||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/340||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/342||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/344||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/346||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/348||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/350||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/352||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/354||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/356||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/358||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/360||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/362||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/364||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/366||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/368||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/370||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/372||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/374||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/376||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/378||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/380||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/382||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/384||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/386||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/388||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/390||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/392||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/394||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/396||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/398||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/400||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/402||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/404||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/406||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/408||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/410||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/412||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/414||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||envelope.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/424||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB||envelope.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/431||CORECORDIC.v(66);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/66
Implementation;Synthesis||CG360||@W:Removing wire x2u_w, as there is no assignment to it.||envelope.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/477||cordic_kit.v(621);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire y2u_w, as there is no assignment to it.||envelope.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/478||cordic_kit.v(621);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire a2u_w, as there is no assignment to it.||envelope.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/479||cordic_kit.v(621);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire coarse_flag_w, as there is no assignment to it.||envelope.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/480||cordic_kit.v(622);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/622
Implementation;Synthesis||CG360||@W:Removing wire u_sB, as there is no assignment to it.||envelope.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/497||cordic_kit.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/797
Implementation;Synthesis||CL318||@W:*Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||envelope.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/835||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||CG360||@W:Removing wire x_w, as there is no assignment to it.||envelope.srr(843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/843||cordic_kit.v(722);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/722
Implementation;Synthesis||CG360||@W:Removing wire y_w, as there is no assignment to it.||envelope.srr(844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/844||cordic_kit.v(722);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/722
Implementation;Synthesis||CG360||@W:Removing wire a_w, as there is no assignment to it.||envelope.srr(845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/845||cordic_kit.v(722);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/722
Implementation;Synthesis||CG360||@W:Removing wire coarse_flag_w, as there is no assignment to it.||envelope.srr(846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/846||cordic_kit.v(725);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/725
Implementation;Synthesis||CG781||@W:Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||envelope.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/867||cordic_par.v(189);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/189
Implementation;Synthesis||CG781||@W:Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||envelope.srr(868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/868||cordic_par.v(194);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/194
Implementation;Synthesis||CG360||@W:Removing wire iter_count, as there is no assignment to it.||envelope.srr(869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/869||cordic_par.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/128
Implementation;Synthesis||CG360||@W:Removing wire romAngle, as there is no assignment to it.||envelope.srr(870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/870||cordic_par.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/129
Implementation;Synthesis||CG360||@W:Removing wire ld_data2calc, as there is no assignment to it.||envelope.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/871||cordic_par.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/132
Implementation;Synthesis||CG794||@N: Using module fir_hilbert from library work||envelope.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/883||envelope.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/work/envelope/envelope.v'/linenumber/101
Implementation;Synthesis||CL135||@N: Found sequential shift shift_reg with address depth of 9 words and data bit width of 48.||envelope.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/889||delay.v(32);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay.v'/linenumber/32
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||envelope.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/896||cordic_kit.v(716);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/716
Implementation;Synthesis||CL159||@N: Input rst is unused.||envelope.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/897||cordic_kit.v(716);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/716
Implementation;Synthesis||CL159||@N: Input clk is unused.||envelope.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/898||cordic_kit.v(716);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/716
Implementation;Synthesis||CL159||@N: Input coarse_flag is unused.||envelope.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/899||cordic_kit.v(717);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/717
Implementation;Synthesis||CL159||@N: Input validi is unused.||envelope.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/902||cordic_kit.v(373);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/373
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||envelope.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/987||cordic_kit.v(615);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/615
Implementation;Synthesis||CL159||@N: Input rst is unused.||envelope.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/988||cordic_kit.v(615);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/615
Implementation;Synthesis||CL159||@N: Input clk is unused.||envelope.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/989||cordic_kit.v(615);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/615
Implementation;Synthesis||CL159||@N: Input DIN_A is unused.||envelope.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/992||CORECORDIC.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/116
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||envelope.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1032||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||envelope.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1033||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'.||envelope.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1034||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'.||envelope.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1035||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||envelope.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1036||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||envelope.srr(1037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1037||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||envelope.srr(1038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1038||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||envelope.srr(1039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1039||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||envelope.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1040||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||envelope.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1041||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||envelope.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1042||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||envelope.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1043||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||envelope.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1044||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||envelope.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1045||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||envelope.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1046||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||envelope.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1047||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/lultrasound_ibero/envelope_detection/component/work/fir_hilbert/fir_hilbert.vhd'.||envelope.srr(1048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1048||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||envelope.srr(1050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1050||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.fir_hilbert.rtl.||envelope.srr(1051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1051||fir_hilbert.vhd(92);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert.vhd'/linenumber/92
Implementation;Synthesis||CD276||@W:Map for port coef_on_slot of component fir_hilbert_fir_hilbert_0_corefir_pf not found||envelope.srr(1052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1052||COREFIR.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/68
Implementation;Synthesis||CD730||@W:Component declaration has 30 ports but entity declares 31 ports||envelope.srr(1053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1053||fir_hilbert.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert.vhd'/linenumber/214
Implementation;Synthesis||CD326||@W:Port coef_on_slot of entity corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.||envelope.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1054||fir_hilbert.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert.vhd'/linenumber/214
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf.rtl.||envelope.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1055||COREFIR.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/20
Implementation;Synthesis||CD638||@W:Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1056||COREFIR.vhd(142);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/142
Implementation;Synthesis||CD638||@W:Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1057||COREFIR.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/145
Implementation;Synthesis||CD638||@W:Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1058||COREFIR.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/146
Implementation;Synthesis||CD638||@W:Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1059||COREFIR.vhd(147);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/147
Implementation;Synthesis||CD638||@W:Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1060||COREFIR.vhd(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/148
Implementation;Synthesis||CD638||@W:Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1061||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1062||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1063||COREFIR.vhd(150);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_enum_fir_g5.rtl.||envelope.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1064||enum_fir_g5.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.||envelope.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1065||enum_fir_adv_g5.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1066||enum_fir_adv_g5.vhd(231);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/231
Implementation;Synthesis||CD638||@W:Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1067||enum_fir_adv_g5.vhd(232);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/232
Implementation;Synthesis||CD638||@W:Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1068||enum_fir_adv_g5.vhd(235);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/235
Implementation;Synthesis||CD638||@W:Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1069||enum_fir_adv_g5.vhd(237);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1070||enum_fir_adv_g5.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/238
Implementation;Synthesis||CD638||@W:Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1071||enum_fir_adv_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/239
Implementation;Synthesis||CD638||@W:Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1072||enum_fir_adv_g5.vhd(244);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/244
Implementation;Synthesis||CD638||@W:Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1073||enum_fir_adv_g5.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/245
Implementation;Synthesis||CD638||@W:Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1074||enum_fir_adv_g5.vhd(247);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/247
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.||envelope.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1075||enum_fir_adv_g5.vhd(471);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/471
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitcounts.rtl.||envelope.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1076||enum_kit.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/297
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||envelope.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1080||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitedge.rtl.||envelope.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1084||enum_kit.vhd(386);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/386
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||envelope.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1088||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||envelope.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1095||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1096||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1097||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CL252||@W:Bit 0 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1100||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 1 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1101||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 2 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1102||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 3 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1103||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 4 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1104||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 5 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1105||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 6 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1106||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 7 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1107||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 8 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1108||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 9 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1109||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 10 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1110||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 11 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1111||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 12 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1112||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 13 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1113||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 14 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1114||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 15 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1115||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 16 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1116||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 17 of signal dout is floating -- simulation mismatch possible.||envelope.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1117||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||envelope.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1119||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1120||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1121||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||envelope.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1122||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||envelope.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1129||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1130||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1131||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||envelope.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1132||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||envelope.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1139||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1140||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||envelope.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1141||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||envelope.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1145||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||envelope.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1149||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||envelope.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1153||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1154||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||envelope.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1155||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_3 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1156||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_3 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1157||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1158||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1159||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1160||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1161||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1162||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1163||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1164||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||envelope.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1170||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||envelope.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1171||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1177||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1178||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1179||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1180||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1181||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1182||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1183||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1184||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1185||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1186||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1187||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1188||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1189||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1190||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1191||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1192||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1193||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1194||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1195||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1196||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1197||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1198||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1199||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1200||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1201||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1202||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1203||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1204||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1205||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1206||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1207||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1208||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1209||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1210||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1211||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1212||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1214||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1215||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1216||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1217||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1218||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1219||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1220||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1226||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1227||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1228||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1229||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1230||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1231||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1232||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1233||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1234||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1235||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1236||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1237||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1238||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1239||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1240||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1241||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1242||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1243||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1244||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1245||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1246||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1247||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1248||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1249||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1250||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1251||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1252||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1253||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1254||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1255||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1256||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1257||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1258||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1259||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1260||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1261||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1263||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1264||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1265||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1266||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1267||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1268||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1269||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1275||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1276||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1277||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1278||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1279||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1280||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1281||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1282||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1283||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1284||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1285||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1286||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1287||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1288||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1289||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1290||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1291||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1292||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1293||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1294||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1295||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1296||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1297||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1298||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1299||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1300||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1301||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||envelope.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1302||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||envelope.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1306||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||envelope.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1307||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1313||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 1 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1314||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 2 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1315||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 3 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1316||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 4 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1317||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 5 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1318||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 6 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1319||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 7 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1320||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 8 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1321||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 9 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1322||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 10 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1323||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 11 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1324||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 12 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1325||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 13 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1326||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 14 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1327||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 15 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1328||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 16 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1329||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 17 of signal data_w_3 is floating -- simulation mismatch possible.||envelope.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1330||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 0 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1331||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 1 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1332||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 2 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1333||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 3 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1334||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 4 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1335||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 5 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1336||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 6 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1337||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 7 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1338||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 8 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1339||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 9 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1340||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 10 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1341||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 11 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1342||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 12 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1343||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 13 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1344||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 14 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1345||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 15 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1346||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 16 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1347||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 17 of signal coef_w_3 is floating -- simulation mismatch possible.||envelope.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1348||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 0 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1355||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 1 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1356||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 2 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1357||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 3 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1358||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 4 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1359||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 5 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1360||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 6 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1361||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 7 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1362||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 8 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1363||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 9 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1364||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 10 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1365||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 11 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1366||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 12 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1367||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 13 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1368||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 14 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1369||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 15 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1370||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 16 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1371||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 17 of signal row_datao is floating -- simulation mismatch possible.||envelope.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1372||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||envelope.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1374||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1375||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||envelope.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1376||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1377||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||envelope.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1378||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1379||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1380||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1381||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1382||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1383||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1384||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1385||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1386||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1390||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1391||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1392||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1393||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1394||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1395||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1396||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1403||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1404||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1405||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1406||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1407||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1408||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1409||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1416||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1417||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1418||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1419||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1420||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1421||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1422||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||envelope.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1429||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||envelope.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1430||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1436||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 1 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1437||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 2 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1438||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 3 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1439||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 4 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1440||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 5 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1441||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 6 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1442||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 7 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1443||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 8 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1444||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 9 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1445||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 10 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1446||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 11 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1447||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 12 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1448||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 13 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1449||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 14 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1450||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 15 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1451||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 16 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1452||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 17 of signal data_w_6 is floating -- simulation mismatch possible.||envelope.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1453||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 0 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1454||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 1 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1455||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 2 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1456||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 3 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1457||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 4 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1458||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 5 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1459||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 6 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1460||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 7 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1461||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 8 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1462||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 9 of signal coef_w_6 is floating -- simulation mismatch possible.||envelope.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1463||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||envelope.srr(1473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1473||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1474||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||envelope.srr(1475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1475||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1476||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||envelope.srr(1477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1477||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1478||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1479||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1480||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1481||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1482||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1483||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1484||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1485||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1486||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1493||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1494||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1495||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1496||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1497||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1498||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1499||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||envelope.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1506||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1507||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1508||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1509||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1510||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||envelope.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1511||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||envelope.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1512||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_pad_g5.rtl.||envelope.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1528||enum_pad_g5.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||envelope.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1529||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||envelope.srr(1533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1533||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||envelope.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1537||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.||envelope.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1543||enum_pad_g5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/73
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||envelope.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1545||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.||envelope.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1557||COREFIR.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/86
Implementation;Synthesis||CL240||@W:Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.||envelope.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1558||COREFIR.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/83
Implementation;Synthesis||CL240||@W:Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.||envelope.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1559||COREFIR.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.||envelope.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1560||COREFIR.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/74
Implementation;Synthesis||CL240||@W:Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.||envelope.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1561||COREFIR.vhd(71);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/71
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 7 words and data bit width of 18.||envelope.srr(1571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1571||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 7 words and data bit width of 4.||envelope.srr(1574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1574||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1577||enum_pad_g5.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1578||enum_pad_g5.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1581||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1584||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1585||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1586||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1587||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1590||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1593||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1594||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1595||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1596||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1599||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1602||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1603||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1604||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1605||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||envelope.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1610||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||envelope.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1613||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1618||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1621||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1622||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1623||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1624||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1627||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1630||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1631||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1632||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1633||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1636||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1639||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1640||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1641||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1642||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1645||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1646||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1647||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1648||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||envelope.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1653||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||envelope.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1656||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1661||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1664||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1665||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1666||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1667||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1670||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1673||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1674||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1675||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1676||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||envelope.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1683||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||envelope.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1686||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||envelope.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1687||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||envelope.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1688||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||envelope.srr(1689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1689||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||envelope.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1694||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||envelope.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1703||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 10 words and data bit width of 18.||envelope.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1706||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 13 words and data bit width of 18.||envelope.srr(1711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1711||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||envelope.srr(1716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1716||adv_dly_line.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/42
Implementation;Synthesis||CL159||@N: Input rst is unused.||envelope.srr(1717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1717||adv_dly_line.vhd(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/43
Implementation;Synthesis||CL159||@N: Input clk is unused.||envelope.srr(1718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1718||adv_dly_line.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/44
Implementation;Synthesis||CL159||@N: Input din_valid is unused.||envelope.srr(1719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1719||adv_dly_line.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input din is unused.||envelope.srr(1720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1720||adv_dly_line.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input COEF_REF is unused.||envelope.srr(1737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1737||COREFIR.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input RCLK is unused.||envelope.srr(1738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1738||COREFIR.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input AXI4_S_DATAI_TVALID is unused.||envelope.srr(1739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1739||COREFIR.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input AXI4_S_TDATAI is unused.||envelope.srr(1740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1740||COREFIR.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input AXI4_M_DATAO_TREADY is unused.||envelope.srr(1741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1741||COREFIR.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI_TVALID is unused.||envelope.srr(1742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1742||COREFIR.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI is unused.||envelope.srr(1743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1743||COREFIR.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI_TVALID is unused.||envelope.srr(1744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1744||COREFIR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI is unused.||envelope.srr(1745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1745||COREFIR.vhd(84);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI4_M_CONFIGO_TREADY is unused.||envelope.srr(1746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1746||COREFIR.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/87
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||envelope.srr(1787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1787||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||envelope.srr(1788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1788||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1789||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1790||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1791||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1792||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1793||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1794||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1795||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1796||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||envelope.srr(1797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1797||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||envelope.srr(1798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1798||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1799||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1800||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1801||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1802||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1803||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1804||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1805||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_48 of instance debug_init_0 ||envelope.srr(1806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1806||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_48 of instance debug_init_0 ||envelope.srr(1807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1807||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1808||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1809||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||envelope.srr(1810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1810||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||envelope.srr(1811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1811||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||envelope.srr(1905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1905||null;null
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_7layer1(rtl)) because it does not drive other instances.||envelope.srr(1923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1923||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_9layer1(rtl)) because it does not drive other instances.||envelope.srr(1924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1924||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||envelope.srr(1925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1925||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_8layer1(rtl)) because it does not drive other instances.||envelope.srr(1926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1926||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||envelope.srr(1927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1927||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||envelope.srr(1928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1928||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_3layer1(rtl)) because it does not drive other instances.||envelope.srr(1929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1929||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_5layer1(rtl)) because it does not drive other instances.||envelope.srr(1930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1930||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_4layer1(rtl)) because it does not drive other instances.||envelope.srr(1931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1931||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_6layer1(rtl)) because it does not drive other instances.||envelope.srr(1932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1932||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||envelope.srr(1933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1933||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||envelope.srr(1934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1934||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1935||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||envelope.srr(1936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1936||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1937||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1938||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. ||envelope.srr(1940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1940||cordic_kit.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/467
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. ||envelope.srr(1941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1941||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. ||envelope.srr(1942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1942||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||envelope.srr(1943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1943||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||envelope.srr(1944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1944||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. ||envelope.srr(1945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1945||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. ||envelope.srr(1946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1946||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. ||envelope.srr(1947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1947||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. ||envelope.srr(1948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1948||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||envelope.srr(1949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1949||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.2.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||envelope.srr(1950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1950||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. ||envelope.srr(1951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1951||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. ||envelope.srr(1952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1952||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_1_1[0] is reduced to a combinational gate by constant propagation.||envelope.srr(1962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1962||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_1_1[1] is reduced to a combinational gate by constant propagation.||envelope.srr(1963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1963||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_1_1[2] is reduced to a combinational gate by constant propagation.||envelope.srr(1964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1964||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_1_1[3] is reduced to a combinational gate by constant propagation.||envelope.srr(1965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1965||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_2_2[0] is reduced to a combinational gate by constant propagation.||envelope.srr(1966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1966||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_2_2[1] is reduced to a combinational gate by constant propagation.||envelope.srr(1967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1967||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_2_2[2] is reduced to a combinational gate by constant propagation.||envelope.srr(1968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1968||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_2_2[3] is reduced to a combinational gate by constant propagation.||envelope.srr(1969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1969||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_3_3[0] is reduced to a combinational gate by constant propagation.||envelope.srr(1970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1970||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_3_3[1] is reduced to a combinational gate by constant propagation.||envelope.srr(1971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1971||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_3_3[2] is reduced to a combinational gate by constant propagation.||envelope.srr(1972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1972||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_3_3[3] is reduced to a combinational gate by constant propagation.||envelope.srr(1973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1973||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_4_4[0] is reduced to a combinational gate by constant propagation.||envelope.srr(1974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1974||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_4_4[1] is reduced to a combinational gate by constant propagation.||envelope.srr(1975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1975||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_4_4[2] is reduced to a combinational gate by constant propagation.||envelope.srr(1976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1976||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_4_4[3] is reduced to a combinational gate by constant propagation.||envelope.srr(1977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1977||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_5_5[0] is reduced to a combinational gate by constant propagation.||envelope.srr(1978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1978||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_5_5[1] is reduced to a combinational gate by constant propagation.||envelope.srr(1979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1979||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_5_5[2] is reduced to a combinational gate by constant propagation.||envelope.srr(1980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1980||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_5_5[3] is reduced to a combinational gate by constant propagation.||envelope.srr(1981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1981||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_6_6[0] is reduced to a combinational gate by constant propagation.||envelope.srr(1982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1982||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_6_6[1] is reduced to a combinational gate by constant propagation.||envelope.srr(1983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1983||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_6_6[2] is reduced to a combinational gate by constant propagation.||envelope.srr(1984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1984||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO129||@W:Sequential instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine_6_6[3] is reduced to a combinational gate by constant propagation.||envelope.srr(1985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1985||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN115||@N: Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_0_18_0_18(rtl)) because it does not drive other instances.||envelope.srr(1986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1986||enum_pad_g5.vhd(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||envelope.srr(1987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1987||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1988||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1989||enum_row_g5.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/357
Implementation;Synthesis||BN115||@N: Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1990||enum_row_g5.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/455
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||envelope.srr(1991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1991||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||envelope.srr(1992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1992||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1993||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||envelope.srr(1994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1994||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1995||enum_fir_adv_g5.vhd(404);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1996||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.2\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||envelope.srr(1997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1997||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.||envelope.srr(1998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1998||cordic_kit.v(525);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/525
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.||envelope.srr(1999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/1999||cordic_kit.v(530);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/530
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.||envelope.srr(2000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2000||cordic_kit.v(535);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/535
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2001||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2002||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2003||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2004||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2005||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2006||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2007||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2008||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2009||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2010||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2011||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2012||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2013||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2014||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2015||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||envelope.srr(2016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2016||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) has its enable tied to GND.||envelope.srr(2017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2017||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||BN115||@N: Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) because it does not drive other instances.||envelope.srr(2018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2018||cordic_kit.v(383);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/383
Implementation;Synthesis||BN115||@N: Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_1s(verilog)) because it does not drive other instances.||envelope.srr(2019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2019||cordic_kit.v(383);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/383
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) has its enable tied to GND.||envelope.srr(2020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2020||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||BN115||@N: Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) because it does not drive other instances.||envelope.srr(2021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2021||cordic_kit.v(383);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/383
Implementation;Synthesis||BN115||@N: Removing instance post_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||envelope.srr(2022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2022||cordic_par.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/198
Implementation;Synthesis||BN115||@N: Removing instance hold_coarse_flag_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||envelope.srr(2023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2023||cordic_par.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/145
Implementation;Synthesis||BN115||@N: Removing instance roundy_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||envelope.srr(2024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2024||cordic_par.v(186);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/186
Implementation;Synthesis||BN115||@N: Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||envelope.srr(2025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2025||cordic_par.v(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/191
Implementation;Synthesis||BN115||@N: Removing instance pre_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||envelope.srr(2026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2026||cordic_par.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/136
Implementation;Synthesis||BN115||@N: Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||envelope.srr(2027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2027||cordic_par.v(154);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/154
Implementation;Synthesis||BN362||@N: Removing sequential instance yn[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2028||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2029||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_14s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2030||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_13s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2031||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_12s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2032||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_11s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2033||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_10s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2034||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_9s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2035||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2036||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_7s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2037||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_6s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2038||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_5s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2039||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2040||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2041||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2042||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2043||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||envelope.srr(2044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2044||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||FP130||@N: Promoting Net reset_arst on CLKINT  I_1 ||envelope.srr(2054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2054||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CLK on CLKINT  I_2 ||envelope.srr(2055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2055||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=84 on top level netlist envelope ||envelope.srr(2056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2056||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock envelope|CLK which controls 1980 sequential elements including CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.counter_0.Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||envelope.srr(2086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2086||cordic_kit.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/128
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||envelope.srr(2088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2088||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) ||envelope.srr(2152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2152||cordic_par.v(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/33
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.envelope(verilog) because ||envelope.srr(2161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2161||envelope.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/envelope/envelope.v'/linenumber/9
Implementation;Synthesis||MF135||@N: RAM delay_line_signext_0.shift_reg_seqshift[47:0] is 8 words by 48 bits.||envelope.srr(2174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2174||delay.v(32);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay.v'/linenumber/32
Implementation;Synthesis||MF135||@N: RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.||envelope.srr(2175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2175||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MF135||@N: RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.||envelope.srr(2176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2176||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MF135||@N: RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] is 8 words by 18 bits.||envelope.srr(2177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2177||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM delay_line_signext_0.shift_reg_seqshift[46:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||envelope.srr(2178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2178||delay.v(32);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay.v'/linenumber/32
Implementation;Synthesis||FX107||@W:RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||envelope.srr(2179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2179||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||envelope.srr(2180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2180||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||envelope.srr(2181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2181||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_15_3_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] ||envelope.srr(2182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2182||enum_kit.vhd(314);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/314
Implementation;Synthesis||BN132||@W:Removing instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||envelope.srr(2186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2186||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||envelope.srr(2187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2187||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||envelope.srr(2188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2188||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||envelope.srr(2189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2189||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||BN132||@W:Removing instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||envelope.srr(2190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2190||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||MF106||@N: Mapping Compile point view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) because ||envelope.srr(2236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2236||cordic_par.v(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/33
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||envelope.srr(2332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2332||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock envelope|CLK with period 10.00ns. Please declare a user-defined clock on port CLK.||envelope.srr(2342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/envelope.srr'/linenumber/2342||null;null
Implementation;Place and Route;RootName:envelope
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||envelope_layout_log.log;liberoaction://open_report/file/envelope_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:envelope
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||envelope_generateBitstream.log;liberoaction://open_report/file/envelope_generateBitstream.log||(null);(null)
