set NETLIST_CACHE(Dec_3x8,cells) {{icon nand3 {generate nand2 nand3 -ninputs 3} has_schematic} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Dec_3x8,version) MMI_SUE4.4.0
set NETLIST_CACHE(Dec_3x8) {{module Dec_3x8 (a, out2D);} {	input	[2:0]	a;} {	output	[7:0]	out2D;} { } {	wire		net_11;} {	wire		net_1;} {	wire		net_2;} {	wire		net_3;} {	wire		net_4;} {	wire		net_5;} {	wire		net_6;} {	wire		net_7;} {	wire		net_8;} {	wire		net_10;} {	wire		net_9;} { } {	not #0 inv(net_2, a[0]);} {	not #0 inv_1(net_1, a[1]);} {	not #0 inv_2(net_3, a[2]);} {	assign #0 net_7 = !(net_2 && net_1 && a[2]);} {	not #0 inv_3(out2D[1], net_7);} {	assign #0 net_6 = !(net_2 && a[1] && net_3);} {	not #0 inv_4(out2D[2], net_6);} {	assign #0 net_4 = !(net_2 && a[1] && a[2]);} {	not #0 inv_5(out2D[3], net_4);} {	assign #0 net_11 = !(a[0] && net_1 && net_3);} {	not #0 inv_6(out2D[4], net_11);} {	assign #0 net_10 = !(a[0] && net_1 && a[2]);} {	not #0 inv_7(out2D[5], net_10);} {	assign #0 net_8 = !(a[0] && a[1] && net_3);} {	not #0 inv_8(out2D[6], net_8);} {	assign #0 net_5 = !(a[0] && a[1] && a[2]);} {	not #0 inv_9(out2D[7], net_5);} {	assign #0 net_9 = !(net_2 && net_1 && net_3);} {	not #0 inv_10(out2D[0], net_9);} {} {endmodule		// Dec_3x8} {}}
set NETLIST_CACHE(Dec_3x8,names) {{-530 -70 {0 net_2}} {440 890 {0 a[1]}} {440 740 {0 a[0]}} {440 1020 {0 a[1]}} {560 890 {0 inv_8}} {440 510 {0 a[1]}} {-100 100 {1 a[2]}} {440 0 {0 net_2}} {560 510 {0 inv_5}} {440 270 {0 a[2]}} {530 890 {0 net_8} {1 net_8}} {610 380 {0 out2D[2]} {2 out2D[2]}} {440 910 {0 net_3}} {440 20 {0 net_1}} {530 1020 {0 net_5} {1 net_5}} {-580 -70 {0 inv}} {530 510 {0 net_4} {1 net_4}} {610 630 {0 out2D[4]} {2 out2D[4]}} {440 360 {0 net_2}} {530 20 {0 net_9} {1 net_9}} {440 760 {0 net_1}} {440 1040 {0 a[2]}} {440 610 {0 a[0]}} {560 760 {0 inv_7}} {440 530 {0 a[2]}} {440 40 {0 net_3}} {-330 20 {0 a[1]}} {530 760 {0 net_10} {1 net_10}} {560 1020 {0 inv_9}} {610 250 {0 out2D[1]} {2 out2D[1]}} {-610 -70 {0 a[0]}} {610 1020 {0 out2D[7]} {2 out2D[7]}} {-400 20 {1 a[1]}} {440 380 {0 a[1]}} {440 230 {0 net_2}} {560 380 {0 inv_4}} {440 780 {0 a[2]}} {-700 -70 {1 a[0]}} {610 890 {0 out2D[6]} {2 out2D[6]}} {440 630 {0 net_1}} {530 380 {0 net_6} {1 net_6}} {560 630 {0 inv_6}} {440 400 {0 net_3}} {610 510 {0 out2D[3]} {2 out2D[3]}} {50 100 {0 net_3}} {440 870 {0 a[0]}} {0 100 {0 inv_2}} {530 630 {0 net_11} {1 net_11}} {440 1000 {0 a[0]}} {560 20 {0 inv_10}} {-250 20 {0 net_1}} {440 250 {0 net_1}} {610 20 {0 out2D[0]} {2 out2D[0]}} {-30 100 {0 a[2]}} {560 250 {0 inv_3}} {-300 20 {0 inv_1}} {440 650 {0 net_3}} {610 760 {0 out2D[5]} {2 out2D[5]}} {440 490 {0 net_2}} {530 250 {0 net_7} {1 net_7}}}
set NETLIST_CACHE(Dec_3x8,wires) {{-400 20 -330 20 a[1]} {170 40 170 100 net_3} {-100 100 -30 100 a[2]} {170 -70 170 0 net_2} {-700 -70 -610 -70 a[0]} {170 0 440 0 net_2} {170 40 440 40 net_3} {-530 -70 -510 -70 net_2} {-510 -70 170 -70 net_2} {-510 -70 -510 230 net_2} {-510 230 440 230 net_2} {-510 360 440 360 net_2} {-510 230 -510 360 net_2} {-510 490 440 490 net_2} {-510 360 -510 490 net_2} {-700 1000 440 1000 a[0]} {-700 870 440 870 a[0]} {-700 870 -700 1000 a[0]} {-700 740 440 740 a[0]} {-700 740 -700 870 a[0]} {-700 610 440 610 a[0]} {-700 610 -700 740 a[0]} {-700 -70 -700 610 a[0]} {-230 760 440 760 net_1} {-250 20 -230 20 net_1} {-230 20 440 20 net_1} {-230 250 440 250 net_1} {-230 20 -230 250 net_1} {-230 630 440 630 net_1} {-230 250 -230 630 net_1} {-230 630 -230 760 net_1} {-400 1020 440 1020 a[1]} {-400 890 440 890 a[1]} {-400 890 -400 1020 a[1]} {-400 510 440 510 a[1]} {-400 510 -400 890 a[1]} {-400 380 440 380 a[1]} {-400 380 -400 510 a[1]} {-400 20 -400 380 a[1]} {80 910 440 910 net_3} {50 100 80 100 net_3} {80 100 170 100 net_3} {80 650 440 650 net_3} {80 650 80 910 net_3} {80 400 440 400 net_3} {80 400 80 650 net_3} {80 100 80 400 net_3} {-100 1040 440 1040 a[2]} {-100 780 440 780 a[2]} {-100 780 -100 1040 a[2]} {-100 530 440 530 a[2]} {-100 530 -100 780 a[2]} {-100 270 440 270 a[2]} {-100 270 -100 530 a[2]} {-100 100 -100 270 a[2]}}
