 ** Message System Log
 ** Database: 
 ** Date:   Thu Oct 03 23:37:26 2013


****************
Macro Parameters
****************

Name                            : rom
Family                          : PA3LCLP
Output Format                   : VHDL
Type                            : UFROM
MEMFILE                         : rom.mem
ACT_PROGFILE                    : rom.ufc

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      8  Total:   3072   (0.26%)
    IO (W/ clocks)             Used:      0  Total:     84   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      1  Total:      1   (100.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to C:/Users/Aaron/Desktop/fpga2/FPGA/smartgen\rom\rom.vhd.

 ** Log Ended:   Thu Oct 03 23:37:27 2013

