
library work;
use work.Gates.all;

library ieee;
use ieee.std_logic_1164.all;

entity FourbitFourxOne is
  port (A0,A1,A2,A3,B0,B1,B2,B3,C0,C1,C2,C3,D0,D1,D2,D3,S1,S0: in std_logic; Y0,Y1,Y2,Y3: out std_logic);
end entity FourbitFourxOne;

architecture Struct of FourbitFourxOne is

	component FourxOne is
		port (I1,I2,I3,I4,S1,S2: in std_logic; Y: out std_logic);
	end component FourxOne;
	
begin
  -- component instances
  m1: FourxOne port map(I1 => A0, I2 => B0, I3 => C0, I4 => D0, S1 => S0, S2 => S1, Y => Y0);
  m2: FourxOne port map(I1 => A1, I2 => B1, I3 => C1, I4 => D1, S1 => S0, S2 => S1, Y => Y1);
  m3: FourxOne port map(I1 => A2, I2 => B2, I3 => C2, I4 => D2, S1 => S0, S2 => S1, Y => Y2);
  m4: FourxOne port map(I1 => A3, I2 => B3, I3 => C3, I4 => D3, S1 => S0, S2 => S1, Y => Y3);
  
end Struct;
