Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FullAdder.v" in library work
Compiling verilog file "Adder.v" in library work
Module <FullAdder> compiled
Compiling verilog file "font_rom.v" in library work
Module <Adder> compiled
Compiling verilog file "Counter.v" in library work
Module <font_rom> compiled
Compiling verilog file "Sync.v" in library work
Module <Counter> compiled
Compiling verilog file "Sha.v" in library work
Module <Sync> compiled
Compiling verilog file "scores.v" in library work
Module <Sha> compiled
Compiling verilog file "IsInIntRect.v" in library work
Module <scores> compiled
Compiling verilog file "IsInIntCircle.v" in library work
Module <IsInIntRect> compiled
Compiling verilog file "FontPrint.v" in library work
Module <IsInIntCircle> compiled
Compiling verilog file "barra.v" in library work
Module <FontPrint> compiled
Compiling verilog file "ball.v" in library work
Module <barra> compiled
Compiling verilog file "pong.v" in library work
Module <ball> compiled
Module <pong> compiled
No errors in compilation
Analysis of file <"pong.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pong> in library <work> with parameters.
	bitsDimension = "00000000000000000000000000001010"
	bitsPosicion = "00000000000000000000000000001010"

Analyzing hierarchy for module <Sha> in library <work> with parameters.
	bitsCount = "00000000000000000000000000010011"
	every = "00000000000001111010000100100000"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Sync> in library <work> with parameters.
	BP_h = "00000000000000000000000010010000"
	BP_v = "00000000000000000000000000100001"
	FP_h = "00000000000000000000001100010000"
	FP_v = "00000000000000000000001000000001"
	h_px = "00000000000000000000001100100000"
	v_ln = "00000000000000000000001000001100"

Analyzing hierarchy for module <barra> in library <work> with parameters.
	delta = "00000000000000000000000000000011"
	max = "00000000000000000000000101001001"
	min = "00000000000000000000000000011110"

Analyzing hierarchy for module <ball> in library <work> with parameters.
	Vh = "00000000000000000000000000000001"
	Vv = "00000000000000000000000000000001"
	bar_1_x = "00000000000000000000000000010100"
	bar_2_x = "00000000000000000000001001011000"

Analyzing hierarchy for module <scores> in library <work>.

Analyzing hierarchy for module <IsInIntRect> in library <work> with parameters.
	dimBits = "00000000000000000000000000001010"
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <IsInIntCircle> in library <work> with parameters.
	dimBits = "00000000000000000000000000001010"
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <FontPrint> in library <work> with parameters.
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000010011"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <font_rom> in library <work>.

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000010011"

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pong>.
	bitsDimension = 32'sb00000000000000000000000000001010
	bitsPosicion = 32'sb00000000000000000000000000001010
Module <pong> is correct for synthesis.
 
Analyzing module <Sha> in library <work>.
	bitsCount = 32'sb00000000000000000000000000010011
	every = 32'sb00000000000001111010000100100000
Module <Sha> is correct for synthesis.
 
Analyzing module <Counter.2> in library <work>.
	bits = 32'sb00000000000000000000000000010011
Module <Counter.2> is correct for synthesis.
 
Analyzing module <Adder.2> in library <work>.
	bits = 32'sb00000000000000000000000000010011
Module <Adder.2> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 
Analyzing module <Counter.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Counter.1> is correct for synthesis.
 
Analyzing module <Adder.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Adder.1> is correct for synthesis.
 
Analyzing module <Sync> in library <work>.
	BP_h = 32'sb00000000000000000000000010010000
	BP_v = 32'sb00000000000000000000000000100001
	FP_h = 32'sb00000000000000000000001100010000
	FP_v = 32'sb00000000000000000000001000000001
	h_px = 32'sb00000000000000000000001100100000
	v_ln = 32'sb00000000000000000000001000001100
Module <Sync> is correct for synthesis.
 
Analyzing module <barra> in library <work>.
	delta = 32'sb00000000000000000000000000000011
	max = 32'sb00000000000000000000000101001001
	min = 32'sb00000000000000000000000000011110
Module <barra> is correct for synthesis.
 
Analyzing module <ball> in library <work>.
	Vh = 32'sb00000000000000000000000000000001
	Vv = 32'sb00000000000000000000000000000001
	bar_1_x = 32'sb00000000000000000000000000010100
	bar_2_x = 32'sb00000000000000000000001001011000
Module <ball> is correct for synthesis.
 
Analyzing module <scores> in library <work>.
Module <scores> is correct for synthesis.
 
Analyzing module <IsInIntRect> in library <work>.
	dimBits = 32'sb00000000000000000000000000001010
	posBits = 32'sb00000000000000000000000000001010
Module <IsInIntRect> is correct for synthesis.
 
Analyzing module <IsInIntCircle> in library <work>.
	dimBits = 32'sb00000000000000000000000000001010
	posBits = 32'sb00000000000000000000000000001010
Module <IsInIntCircle> is correct for synthesis.
 
Analyzing module <FontPrint> in library <work>.
	posBits = 32'sb00000000000000000000000000001010
Module <FontPrint> is correct for synthesis.
 
Analyzing module <font_rom> in library <work>.
Module <font_rom> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <mov_y> in unit <ball> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Sync>.
    Related source file is "Sync.v".
    Found 10-bit up counter for signal <h>.
    Found 10-bit up counter for signal <v>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 82.
    Found 11-bit comparator greatequal for signal <v$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 108.
    Found 10-bit up counter for signal <vc>.
    Found 1-bit register for signal <venable>.
    Found 10-bit comparator greater for signal <von$cmp_gt0000> created at line 136.
    Found 10-bit comparator greater for signal <von$cmp_gt0001> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0000> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0001> created at line 136.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 121.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <Sync> synthesized.


Synthesizing Unit <barra>.
    Related source file is "barra.v".
    Found 10-bit register for signal <y>.
    Found 10-bit adder carry out for signal <y$addsub0001> created at line 45.
    Found 10-bit comparator greater for signal <y$cmp_gt0000> created at line 46.
    Found 12-bit comparator greater for signal <y$cmp_gt0001> created at line 48.
    Found 10-bit comparator less for signal <y$cmp_lt0000> created at line 43.
    Found 11-bit comparator less for signal <y$cmp_lt0001> created at line 45.
    Found 10-bit addsub for signal <y$share0000>.
    Found 12-bit subtractor for signal <y$sub0000> created at line 48.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <barra> synthesized.


Synthesizing Unit <ball>.
    Related source file is "ball.v".
WARNING:Xst:1780 - Signal <mov_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <point_1>.
    Found 1-bit register for signal <point_2>.
    Found 11-bit register for signal <x>.
    Found 10-bit register for signal <y>.
    Found 13-bit subtractor for signal <$sub0000> created at line 65.
    Found 12-bit subtractor for signal <$sub0001> created at line 65.
    Found 12-bit subtractor for signal <$sub0002> created at line 65.
    Found 12-bit subtractor for signal <$sub0003> created at line 73.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 65.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 65.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 73.
    Found 11-bit comparator greater for signal <point_1$cmp_gt0000> created at line 82.
    Found 11-bit comparator greatequal for signal <point_2$cmp_ge0000> created at line 84.
    Found 1-bit register for signal <Vx>.
    Found 11-bit adder carry out for signal <Vx$addsub0000> created at line 65.
    Found 12-bit comparator greatequal for signal <Vx$cmp_ge0000> created at line 65.
    Found 12-bit comparator greatequal for signal <Vx$cmp_ge0001> created at line 65.
    Found 12-bit comparator greatequal for signal <Vx$cmp_ge0002> created at line 73.
    Found 12-bit comparator greatequal for signal <Vx$cmp_ge0003> created at line 73.
    Found 12-bit comparator lessequal for signal <Vx$cmp_le0000> created at line 65.
    Found 12-bit comparator lessequal for signal <Vx$cmp_le0001> created at line 73.
    Found 13-bit comparator less for signal <Vx$cmp_lt0000> created at line 65.
    Found 13-bit comparator less for signal <Vx$cmp_lt0001> created at line 73.
    Found 1-bit register for signal <Vy>.
    Found 10-bit comparator less for signal <Vy$cmp_lt0000> created at line 93.
    Found 11-bit addsub for signal <x_new>.
    Found 10-bit comparator greater for signal <y$cmp_gt0000> created at line 90.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <scores>.
    Related source file is "scores.v".
    Found 1-bit register for signal <playing>.
    Found 3-bit up counter for signal <score1>.
    Found 3-bit up counter for signal <score2>.
    Found 1-bit register for signal <winner>.
    Found 3-bit comparator less for signal <playing$cmp_lt0000> created at line 49.
    Found 3-bit comparator less for signal <playing$cmp_lt0001> created at line 49.
    Found 3-bit comparator greatequal for signal <score1$cmp_ge0000> created at line 49.
    Found 3-bit comparator greatequal for signal <score1$cmp_ge0001> created at line 49.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <scores> synthesized.


Synthesizing Unit <IsInIntRect>.
    Related source file is "IsInIntRect.v".
WARNING:Xst:646 - Signal <startY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <startX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <endY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <endX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0000> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0001> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0002> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0003> created at line 43.
    Found 11-bit subtractor for signal <old_endX_17$addsub0000> created at line 40.
    Found 11-bit subtractor for signal <old_endY_19$addsub0000> created at line 41.
    Found 11-bit subtractor for signal <old_startX_16$addsub0000> created at line 37.
    Found 10-bit comparator lessequal for signal <old_startX_16$cmp_le0000> created at line 37.
    Found 11-bit subtractor for signal <old_startY_18$addsub0000> created at line 38.
    Found 10-bit comparator lessequal for signal <old_startY_18$cmp_le0000> created at line 38.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <IsInIntRect> synthesized.


Synthesizing Unit <IsInIntCircle>.
    Related source file is "IsInIntCircle.v".
WARNING:Xst:646 - Signal <relativY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <relativX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20-bit comparator lessequal for signal <collision>.
    Found 20-bit adder for signal <collision$addsub0000> created at line 39.
    Found 10x10-bit multiplier for signal <collision$mult0000> created at line 39.
    Found 10x10-bit multiplier for signal <collision$mult0001> created at line 39.
    Found 10-bit comparator greater for signal <old_relativX_20$cmp_gt0000> created at line 33.
    Found 10-bit comparator greater for signal <old_relativY_21$cmp_gt0000> created at line 36.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   3 Comparator(s).
Unit <IsInIntCircle> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
    Found 1-bit xor2 for signal <y>.
    Found 1-bit xor2 for signal <t0>.
Unit <FullAdder> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "font_rom.v".
    Found 2048x8-bit ROM for signal <data>.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <FontPrint>.
    Related source file is "FontPrint.v".
    Found 12-bit subtractor for signal <$sub0000> created at line 43.
    Found 12-bit subtractor for signal <$sub0001> created at line 46.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0000> created at line 43.
    Found 12-bit comparator less for signal <address$cmp_lt0000> created at line 43.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0000> created at line 46.
    Found 12-bit comparator less for signal <collision$cmp_lt0000> created at line 46.
    Found 3-bit subtractor for signal <subsX>.
    Found 4-bit subtractor for signal <subsY>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <FontPrint> synthesized.


Synthesizing Unit <Adder_2>.
    Related source file is "Adder.v".
Unit <Adder_2> synthesized.


Synthesizing Unit <Adder_1>.
    Related source file is "Adder.v".
Unit <Adder_1> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 1-bit register for signal <count<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 19-bit register for signal <count>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <Sha>.
    Related source file is "Sha.v".
    Found 1-bit register for signal <reset>.
    Found 20-bit comparator greatequal for signal <reset$cmp_ge0000> created at line 47.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Sha> synthesized.


Synthesizing Unit <pong>.
    Related source file is "pong.v".
WARNING:Xst:646 - Signal <winner> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <refresh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <playing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <halverCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <OutBlue<2:1>>.
    Found 3-bit register for signal <OutGreen>.
    Found 3-bit register for signal <OutRed>.
    Found 10-bit adder for signal <g_bar_1_y>.
    Found 10-bit adder for signal <g_bar_2_y>.
    Found 6-bit adder for signal <g_score1$add0000> created at line 109.
    Found 6-bit adder for signal <g_score2$add0000> created at line 110.
    Found 10-bit adder for signal <g_x_ball>.
    Found 10-bit adder for signal <g_y_ball>.
    Found 10-bit adder for signal <y_pixel>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
Unit <pong> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 2048x8-bit ROM                                        : 2
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 2
# Adders/Subtractors                                   : 69
 10-bit adder                                          : 5
 10-bit adder carry out                                : 5
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 12
 11-bit adder carry out                                : 1
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 24
 12-bit subtractor                                     : 9
 13-bit subtractor                                     : 1
 20-bit adder                                          : 1
 3-bit subtractor                                      : 2
 4-bit subtractor                                      : 2
 6-bit adder                                           : 2
# Counters                                             : 6
 10-bit up counter                                     : 4
 3-bit up counter                                      : 2
# Registers                                            : 21
 1-bit register                                        : 12
 10-bit register                                       : 3
 11-bit register                                       : 3
 19-bit register                                       : 1
 3-bit register                                        : 2
# Comparators                                          : 80
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 13
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 24
 12-bit comparator greatequal                          : 4
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 4
 12-bit comparator lessequal                           : 2
 13-bit comparator less                                : 2
 20-bit comparator greatequal                          : 1
 20-bit comparator lessequal                           : 1
 3-bit comparator greatequal                           : 2
 3-bit comparator less                                 : 2
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <addr_reg_10> (without init value) has a constant value of 0 in block <Data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_10> (without init value) has a constant value of 0 in block <Data>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ball>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
Unit <ball> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2048x8-bit single-port block RAM                      : 2
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 2
# Adders/Subtractors                                   : 69
 10-bit adder                                          : 5
 10-bit adder carry out                                : 5
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 12
 11-bit adder carry out                                : 1
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 24
 12-bit subtractor                                     : 9
 13-bit subtractor                                     : 1
 20-bit adder                                          : 1
 3-bit subtractor                                      : 2
 4-bit subtractor                                      : 2
 6-bit adder                                           : 2
# Counters                                             : 7
 10-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 3-bit up counter                                      : 2
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 80
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 13
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 24
 12-bit comparator greatequal                          : 4
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 4
 12-bit comparator lessequal                           : 2
 13-bit comparator less                                : 2
 20-bit comparator greatequal                          : 1
 20-bit comparator lessequal                           : 1
 3-bit comparator greatequal                           : 2
 3-bit comparator less                                 : 2
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <y_3> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_9> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pong> ...

Optimizing unit <Sync> ...

Optimizing unit <barra> ...

Optimizing unit <ball> ...
WARNING:Xst:1710 - FF/Latch <y_5> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_7> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_8> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_0> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_1> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_2> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_4> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_6> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_0> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_1> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_6> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_7> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_8> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_2> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_4> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_5> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_2> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_5> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_7> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_8> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_0> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_1> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_4> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_6> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_0> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_1> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_2> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_4> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_5> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_7> (without init value) has a constant value of 1 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_8> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_6> (without init value) has a constant value of 0 in block <ball>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <scores> ...

Optimizing unit <IsInIntCircle> ...

Optimizing unit <FontPrint> ...

Optimizing unit <Adder_2> ...

Optimizing unit <Counter_2> ...
WARNING:Xst:2677 - Node <Scores/winner> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <Scores/playing> of sequential type is unconnected in block <pong>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong, actual ratio is 54.
FlipFlop Ball/Vx has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong.ngr
Top Level Output File Name         : pong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 1853
#      GND                         : 1
#      INV                         : 252
#      LUT1                        : 232
#      LUT2                        : 133
#      LUT2_L                      : 2
#      LUT3                        : 81
#      LUT3_D                      : 7
#      LUT4                        : 138
#      LUT4_D                      : 4
#      LUT4_L                      : 5
#      MUXCY                       : 647
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 335
# FlipFlops/Latches                : 113
#      FDR                         : 47
#      FDRE                        : 51
#      FDS                         : 5
#      FDSE                        : 10
# RAMS                             : 2
#      RAMB16_S9                   : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 32
#      IBUF                        : 13
#      OBUF                        : 19
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      472  out of    960    49%  
 Number of Slice Flip Flops:            113  out of   1920     5%  
 Number of 4 input LUTs:                854  out of   1920    44%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of     83    38%  
 Number of BRAMs:                         2  out of      4    50%  
 Number of MULT18X18SIOs:                 2  out of      4    50%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | IBUF+BUFG              | 33    |
clockHalver/overflow1              | BUFG                   | 41    |
Led_0_OBUF1(logicTimer/outClk1:O)  | BUFG(*)(Barra2/y_9)    | 41    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.722ns (Maximum Frequency: 102.857MHz)
   Minimum input arrival time before clock: 6.479ns
   Maximum output required time after clock: 6.399ns
   Maximum combinational path delay: 5.716ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 8.380ns (frequency: 119.338MHz)
  Total number of paths / destination ports: 380 / 52
-------------------------------------------------------------------------
Delay:               8.380ns (Levels of Logic = 8)
  Source:            logicTimer/clkCounter/count_3 (FF)
  Destination:       logicTimer/clkCounter/overflow (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: logicTimer/clkCounter/count_3 to logicTimer/clkCounter/overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  logicTimer/clkCounter/count_3 (logicTimer/clkCounter/count_3)
     LUT4_D:I0->LO         1   0.612   0.130  logicTimer/clkCounter/counter/adders[4]/Mxor_y_Result11 (N39)
     LUT3:I2->O            3   0.612   0.481  logicTimer/clkCounter/counter/adders[6]/Mxor_y_Result11 (logicTimer/clkCounter/counter/N9)
     LUT3_D:I2->O          2   0.612   0.383  logicTimer/clkCounter/counter/adders[8]/Mxor_y_Result11 (logicTimer/clkCounter/counter/N7)
     LUT4_D:I3->LO         1   0.612   0.169  logicTimer/clkCounter/counter/adders[11]/Mxor_y_Result11 (N41)
     LUT2:I1->O            2   0.612   0.383  logicTimer/clkCounter/counter/adders[12]/Mxor_y_Result11 (logicTimer/clkCounter/counter/N3)
     LUT4_D:I3->LO         1   0.612   0.169  logicTimer/clkCounter/counter/adders[15]/Mxor_y_Result11 (N40)
     LUT2:I1->O            2   0.612   0.383  logicTimer/clkCounter/counter/adders[15]/t21 (logicTimer/clkCounter/counter/adders[15]/t2)
     LUT4:I3->O            1   0.612   0.000  logicTimer/clkCounter/counter/adders[18]/t21 (logicTimer/clkCounter/nextOverflow)
     FDR:D                     0.268          logicTimer/clkCounter/overflow
    ----------------------------------------
    Total                      8.380ns (5.678ns logic, 2.702ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockHalver/overflow1'
  Clock period: 5.689ns (frequency: 175.776MHz)
  Total number of paths / destination ports: 1000 / 111
-------------------------------------------------------------------------
Delay:               5.689ns (Levels of Logic = 4)
  Source:            vgaDriver/vc_7 (FF)
  Destination:       vgaDriver/v_9 (FF)
  Source Clock:      clockHalver/overflow1 rising
  Destination Clock: clockHalver/overflow1 rising

  Data Path: vgaDriver/vc_7 to vgaDriver/v_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.603  vgaDriver/vc_7 (vgaDriver/vc_7)
     LUT3_D:I0->LO         1   0.612   0.252  vgaDriver/vc_and000012 (N36)
     LUT3:I0->O            1   0.612   0.387  vgaDriver/von_cmp_lt000126 (vgaDriver/von_cmp_lt000126)
     LUT3_D:I2->LO         1   0.612   0.252  vgaDriver/von_cmp_lt0001232 (N37)
     LUT4:I0->O           10   0.612   0.750  vgaDriver/v_not00011 (vgaDriver/v_not0001)
     FDRE:CE                   0.483          vgaDriver/v_0
    ----------------------------------------
    Total                      5.689ns (3.445ns logic, 2.244ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Led_0_OBUF1'
  Clock period: 9.722ns (frequency: 102.857MHz)
  Total number of paths / destination ports: 14839 / 82
-------------------------------------------------------------------------
Delay:               9.722ns (Levels of Logic = 19)
  Source:            Ball/Vx_1 (FF)
  Destination:       Ball/Vx (FF)
  Source Clock:      Led_0_OBUF1 rising
  Destination Clock: Led_0_OBUF1 rising

  Data Path: Ball/Vx_1 to Ball/Vx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             9   0.514   0.766  Ball/Vx_1 (Ball/Vx_1)
     LUT2:I1->O            1   0.612   0.000  Ball/Maddsub_x_new_lut<0> (Ball/Maddsub_x_new_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Ball/Maddsub_x_new_cy<0> (Ball/Maddsub_x_new_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Maddsub_x_new_cy<1> (Ball/Maddsub_x_new_cy<1>)
     XORCY:CI->O           3   0.699   0.603  Ball/Maddsub_x_new_xor<2> (Ball/x_new<2>)
     LUT1:I0->O            1   0.612   0.000  Ball/Msub__sub0000_cy<2>_rt (Ball/Msub__sub0000_cy<2>_rt)
     MUXCY:S->O            1   0.404   0.000  Ball/Msub__sub0000_cy<2> (Ball/Msub__sub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<3> (Ball/Msub__sub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<4> (Ball/Msub__sub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<5> (Ball/Msub__sub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<6> (Ball/Msub__sub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<7> (Ball/Msub__sub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<8> (Ball/Msub__sub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<9> (Ball/Msub__sub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Ball/Msub__sub0000_cy<10> (Ball/Msub__sub0000_cy<10>)
     MUXCY:CI->O           0   0.051   0.000  Ball/Msub__sub0000_cy<11> (Ball/Msub__sub0000_cy<11>)
     XORCY:CI->O           2   0.699   0.383  Ball/Msub__sub0000_xor<12> (Ball/_sub0000<12>)
     LUT4:I3->O            1   0.612   0.000  Ball/Mcompar_Vx_cmp_lt0000_lut<4> (Ball/Mcompar_Vx_cmp_lt0000_lut<4>)
     MUXCY:S->O            1   0.752   0.360  Ball/Mcompar_Vx_cmp_lt0000_cy<4> (Ball/Mcompar_Vx_cmp_lt0000_cy<4>)
     LUT4:I3->O            2   0.612   0.380  Ball/Vx_or000011 (Ball/Vx_or0000)
     FDSE:S                    0.795          Ball/Vx
    ----------------------------------------
    Total                      9.722ns (7.230ns logic, 2.492ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.210ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       OutBlue_1 (FF)
  Destination Clock: mclk rising

  Data Path: sw<0> to OutBlue_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.106   1.224  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O            1   0.612   0.000  OutBlue_1_mux00001 (OutBlue_1_mux0000)
     FDR:D                     0.268          OutBlue_1
    ----------------------------------------
    Total                      3.210ns (1.986ns logic, 1.224ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Led_0_OBUF1'
  Total number of paths / destination ports: 401 / 81
-------------------------------------------------------------------------
Offset:              6.479ns (Levels of Logic = 14)
  Source:            btn<0> (PAD)
  Destination:       Barra2/y_9 (FF)
  Destination Clock: Led_0_OBUF1 rising

  Data Path: btn<0> to Barra2/y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  btn_0_IBUF (btn_0_IBUF)
     LUT3_D:I0->O         11   0.612   0.796  Barra2/y_not0001178 (Barra2/y_not0001178)
     LUT4:I3->O            1   0.612   0.000  Barra2/Maddsub_y_share0000_lut<0> (Barra2/Maddsub_y_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Barra2/Maddsub_y_share0000_cy<0> (Barra2/Maddsub_y_share0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Barra2/Maddsub_y_share0000_cy<1> (Barra2/Maddsub_y_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Barra2/Maddsub_y_share0000_cy<2> (Barra2/Maddsub_y_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Barra2/Maddsub_y_share0000_cy<3> (Barra2/Maddsub_y_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Barra2/Maddsub_y_share0000_cy<4> (Barra2/Maddsub_y_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Barra2/Maddsub_y_share0000_cy<5> (Barra2/Maddsub_y_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Barra2/Maddsub_y_share0000_cy<6> (Barra2/Maddsub_y_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Barra2/Maddsub_y_share0000_cy<7> (Barra2/Maddsub_y_share0000_cy<7>)
     MUXCY:CI->O           0   0.052   0.000  Barra2/Maddsub_y_share0000_cy<8> (Barra2/Maddsub_y_share0000_cy<8>)
     XORCY:CI->O           1   0.699   0.426  Barra2/Maddsub_y_share0000_xor<9> (Barra2/y_share0000<9>)
     LUT4:I1->O            1   0.612   0.000  Barra2/y_mux0000<0>1 (Barra2/y_mux0000<0>)
     FDRE:D                    0.268          Barra2/y_9
    ----------------------------------------
    Total                      6.479ns (4.725ns logic, 1.754ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockHalver/overflow1'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              6.399ns (Levels of Logic = 3)
  Source:            vgaDriver/vc_7 (FF)
  Destination:       VSYNC (PAD)
  Source Clock:      clockHalver/overflow1 rising

  Data Path: vgaDriver/vc_7 to VSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.603  vgaDriver/vc_7 (vgaDriver/vc_7)
     LUT3_D:I0->O          2   0.612   0.532  vgaDriver/vc_and000012 (vgaDriver/N2)
     LUT4:I0->O            1   0.612   0.357  vgaDriver/vsync (VSYNC_OBUF)
     OBUF:I->O                 3.169          VSYNC_OBUF (VSYNC)
    ----------------------------------------
    Total                      6.399ns (4.907ns logic, 1.492ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.816ns (Levels of Logic = 2)
  Source:            logicTimer/reset (FF)
  Destination:       Led<0> (PAD)
  Source Clock:      mclk rising

  Data Path: logicTimer/reset to Led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.514   1.141  logicTimer/reset (logicTimer/reset)
     LUT2:I0->O            2   0.612   0.380  logicTimer/outClk1 (Led_0_OBUF1)
     OBUF:I->O                 3.169          Led_0_OBUF (Led<0>)
    ----------------------------------------
    Total                      5.816ns (4.295ns logic, 1.521ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.716ns (Levels of Logic = 3)
  Source:            mclk (PAD)
  Destination:       Led<0> (PAD)

  Data Path: mclk to Led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  mclk_IBUF (mclk_IBUF1)
     LUT2:I1->O            2   0.612   0.380  logicTimer/outClk1 (Led_0_OBUF1)
     OBUF:I->O                 3.169          Led_0_OBUF (Led<0>)
    ----------------------------------------
    Total                      5.716ns (4.887ns logic, 0.829ns route)
                                       (85.5% logic, 14.5% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.06 secs
 
--> 

Total memory usage is 283656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    4 (   0 filtered)

