WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2509609 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5017938 heartbeat IPC: 3.987 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6269291 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6269291 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 16370583 heartbeat IPC: 0.8809 cumulative IPC: 0.495 (Simulation time: 00 hr 01 min 35 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 35607685 heartbeat IPC: 0.5198 cumulative IPC: 0.5113 (Simulation time: 00 hr 02 min 49 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 55837445 heartbeat IPC: 0.4943 cumulative IPC: 0.5044 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 75007225 heartbeat IPC: 0.5217 cumulative IPC: 0.5092 (Simulation time: 00 hr 05 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 94195050 heartbeat IPC: 0.5212 cumulative IPC: 0.5118 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 114540663 heartbeat IPC: 0.4915 cumulative IPC: 0.508 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 133717678 heartbeat IPC: 0.5215 cumulative IPC: 0.51 (Simulation time: 00 hr 09 min 00 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 152968373 heartbeat IPC: 0.5195 cumulative IPC: 0.5113 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 172793855 heartbeat IPC: 0.5044 cumulative IPC: 0.5104 (Simulation time: 00 hr 11 min 28 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 192343873 heartbeat IPC: 0.5115 cumulative IPC: 0.5105 (Simulation time: 00 hr 12 min 42 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 194968940 cumulative IPC: 0.5129 (Simulation time: 00 hr 13 min 17 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 194968940 cumulative IPC: 0.5129 (Simulation time: 00 hr 13 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_52.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5129 instructions: 100000003 cycles: 194968940
CPU 0 Branch Prediction Accuracy: 68.66% MPKI: 54.7 Average ROB Occupancy at Mispredict: 5.129
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.43
BRANCH_INDIRECT: 36.9
BRANCH_CONDITIONAL: 8.5
BRANCH_DIRECT_CALL: 2.69
BRANCH_INDIRECT_CALL: 3.29
BRANCH_RETURN: 1.93

L1D TOTAL        ACCESS:   32671356 HIT:   28909653 MISS:    3761703
L1D LOAD         ACCESS:   20772473 HIT:   18703652 MISS:    2068821
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   11790252 HIT:   10202763 MISS:    1587489
L1D TRANSLATION  ACCESS:     108631 HIT:       3238 MISS:     105393
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 26.66 cycles
L1I TOTAL        ACCESS:   12301702 HIT:    6775386 MISS:    5526316
L1I LOAD         ACCESS:   12301702 HIT:    6775386 MISS:    5526316
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 12.49 cycles
L2C TOTAL        ACCESS:    8053403 HIT:    5911279 MISS:    2142124
L2C LOAD         ACCESS:    6245092 HIT:    4636874 MISS:    1608218
L2C RFO          ACCESS:     622583 HIT:     338000 MISS:     284583
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1081376 HIT:     922449 MISS:     158927
L2C TRANSLATION  ACCESS:     104352 HIT:      13956 MISS:      90396
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 48.61 cycles
LLC TOTAL        ACCESS:    2463998 HIT:    2215009 MISS:     248989
LLC LOAD         ACCESS:    1608218 HIT:    1490290 MISS:     117928
LLC RFO          ACCESS:     284583 HIT:     215994 MISS:      68589
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     480801 HIT:     458966 MISS:      21835
LLC TRANSLATION  ACCESS:      90396 HIT:      49759 MISS:      40637
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 258 cycles
cpu0_DTLB TOTAL        ACCESS:   25883461 HIT:   24822728 MISS:    1060733
cpu0_DTLB LOAD         ACCESS:   25883461 HIT:   24822728 MISS:    1060733
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14 cycles
cpu0_ITLB TOTAL        ACCESS:   10952555 HIT:    9487697 MISS:    1464858
cpu0_ITLB LOAD         ACCESS:   10952555 HIT:    9487697 MISS:    1464858
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.687 cycles
cpu0_STLB TOTAL        ACCESS:    1613381 HIT:    1540789 MISS:      72592
cpu0_STLB LOAD         ACCESS:    1613381 HIT:    1540789 MISS:      72592
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 148.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      62493
  ROW_BUFFER_MISS:     164660
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      15696
  FULL:      89497
