/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Fri May 12 16:54:39 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheD_stb;
  MOD_Reg<tUWide> INST_cache_cacheD_working;
  MOD_Reg<tUWide> INST_cache_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheI_stb;
  MOD_Reg<tUWide> INST_cache_cacheI_working;
  MOD_Reg<tUWide> INST_cache_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheI_working_v;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_cache_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_cache_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheL2_stb;
  MOD_Reg<tUWide> INST_cache_cacheL2_working;
  MOD_Reg<tUWide> INST_cache_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_cache_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_cache_order_req;
  MOD_Fifo<tUInt32> INST_cache_respD;
  MOD_Fifo<tUInt32> INST_cache_respI;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache_order_req_first____d1612;
  tUInt8 DEF_cache_cacheI_stb_first__134_BITS_67_TO_36_135__ETC___d1137;
  tUInt8 DEF_cache_cacheI_stb_notEmpty____d1130;
  tUInt8 DEF_NOT_IF_cache_cacheI_bram1_serverAdapter_outDat_ETC___d1154;
  tUInt8 DEF_NOT_cache_cacheI_stb_notEmpty__130___d1131;
  tUInt8 DEF_x__h62286;
  tUInt8 DEF_cache_cacheI_stb_notEmpty__130_AND_cache_cache_ETC___d1138;
  tUInt8 DEF_cache_cacheL2_stb_first__32_BITS_537_TO_512_33_ETC___d935;
  tUInt8 DEF_NOT_IF_cache_cacheL2_bram_serverAdapter_outDat_ETC___d952;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty____d928;
  tUInt8 DEF_NOT_cache_cacheL2_stb_notEmpty__28___d929;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty__28_AND_cache_cache_ETC___d936;
  tUInt8 DEF_x__h45830;
  tUInt8 DEF_cache_cacheD_stb_first__18_BITS_67_TO_36_19_EQ_ETC___d421;
  tUInt8 DEF_cache_cacheD_stb_notEmpty____d414;
  tUInt8 DEF_NOT_IF_cache_cacheD_bram1_serverAdapter_outDat_ETC___d438;
  tUInt8 DEF_NOT_cache_cacheD_stb_notEmpty__14___d415;
  tUInt8 DEF_x__h29960;
  tUInt8 DEF_cache_cacheD_stb_notEmpty__14_AND_cache_cacheD_ETC___d422;
  tUWide DEF_cache_cacheL2_working___d925;
  tUWide DEF_cache_cacheL2_stb_first____d932;
  tUWide DEF_cache_cacheL2_working_line___d985;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_enqw__ETC___d881;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_ff_fi_ETC___d939;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port0__read____d1602;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port1__read____d304;
  tUWide DEF_cache_cacheI_working___d1127;
  tUWide DEF_cache_cacheD_working___d411;
  tUWide DEF_cache_cacheI_stb_first____d1134;
  tUWide DEF_cache_cacheD_stb_first____d418;
  tUInt32 DEF_cache_cacheI_working_line___d1318;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_enqw__ETC___d1033;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_fi_ETC___d1141;
  tUInt32 DEF_cache_cacheD_working_line___d602;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_enqw__ETC___d317;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_fi_ETC___d425;
  tUInt8 DEF_b__h52855;
  tUInt8 DEF_b__h47671;
  tUInt8 DEF_b__h44215;
  tUInt8 DEF_b__h20522;
  tUInt8 DEF_b__h15337;
  tUInt8 DEF_b__h3742;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1___d1107;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1___d1059;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1___d907;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1___d391;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1___d343;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1___d133;
  tUInt8 DEF_bram_serverAdapterB_s1___d84;
  tUInt8 DEF_bram_serverAdapterA_s1___d35;
  tUInt8 DEF_cache_cacheI_memRespQ_notEmpty____d1394;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_3_whas____d1086;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_2_whas____d1084;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_1_whas____d1083;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_outData_ff_i__ETC___d1078;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_3_whas____d1038;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_2_whas____d1036;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_1_whas____d1035;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_i__ETC___d1030;
  tUInt8 DEF_cache_cacheL2_memRespQ_notEmpty____d1010;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_3_whas____d886;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_2_whas____d884;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_1_whas____d883;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_outData_ff_i__ETC___d878;
  tUInt8 DEF_cache_cacheD_memRespQ_notEmpty____d678;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_3_whas____d370;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_2_whas____d368;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_1_whas____d367;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_outData_ff_i__ETC___d362;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_3_whas____d322;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_2_whas____d320;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_1_whas____d319;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_i__ETC___d314;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_3_whas____d112;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_2_whas____d110;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_1_whas____d109;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_outData_ff_i__ETC___d103;
  tUInt8 DEF_bram_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_bram_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_bram_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_bram_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_bram_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_bram_serverAdapterA_cnt_1_whas____d10;
  tUInt32 DEF__read_memReq_addr__h62242;
  tUInt32 DEF__read_memReq_addr__h29914;
  tUInt32 DEF__read_memReq_addr__h45787;
  tUInt32 DEF_y__h62282;
  tUInt32 DEF_x__h62312;
  tUInt32 DEF_y__h29956;
  tUInt32 DEF_x__h29986;
  tUInt32 DEF_x__h64710;
  tUInt32 DEF_x__h32387;
  tUInt32 DEF__read_tag__h64739;
  tUInt32 DEF_x_wget_tag__h47229;
  tUInt32 DEF_x_first_tag__h58165;
  tUInt32 DEF__read_tag__h32416;
  tUInt32 DEF_x_first_tag__h25837;
  tUInt32 DEF_x_wget_tag__h14895;
  tUInt32 DEF_y__h45826;
  tUInt32 DEF_x__h46011;
  tUInt32 DEF__read_tag__h46040;
  tUInt32 DEF_x_first_tag__h45666;
  tUInt32 DEF_x_wget_tag__h43747;
  tUInt8 DEF_x__h62302;
  tUInt8 DEF_x__h29976;
  tUInt8 DEF_x__h46283;
  tUInt8 DEF_x_first_valid__h45665;
  tUInt8 DEF_x_wget_valid__h43746;
  tUInt8 DEF_x__h66991;
  tUInt8 DEF_x_wget_valid__h47228;
  tUInt8 DEF_x_first_valid__h58164;
  tUInt8 DEF_x__h34668;
  tUInt8 DEF_x_first_valid__h25836;
  tUInt8 DEF_x_wget_valid__h14894;
  tUInt8 DEF_cache_cacheL2_working_25_BIT_538___d926;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1_107_BIT_0___d1108;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1_059_BIT_0___d1060;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1_07_BIT_0___d908;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1_91_BIT_0___d392;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1_43_BIT_0___d344;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1_33_BIT_0___d134;
  tUInt8 DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
  tUInt32 DEF_x__h62281;
  tUInt32 DEF_x__h29955;
  tUInt32 DEF_x__h45825;
  tUInt8 DEF_cache_cacheI_working_127_BITS_71_TO_68_128_EQ_0___d1129;
  tUInt8 DEF_cache_cacheD_working_11_BITS_71_TO_68_12_EQ_0___d413;
  tUInt8 DEF_cache_cacheI_stb_first__134_BITS_67_TO_49_317__ETC___d1320;
  tUInt8 DEF_cache_cacheI_working_127_BITS_67_TO_49_160_EQ__ETC___d1161;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1147;
  tUInt8 DEF_cache_cacheD_stb_first__18_BITS_67_TO_49_01_EQ_ETC___d604;
  tUInt8 DEF_cache_cacheD_working_11_BITS_67_TO_49_44_EQ_IF_ETC___d445;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d431;
  tUInt8 DEF_cache_cacheL2_stb_first__32_BITS_537_TO_520_84_ETC___d987;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d945;
  tUInt8 DEF_cache_cacheI_working_line_318_BITS_20_TO_19_35_ETC___d1358;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1153;
  tUInt8 DEF_cache_cacheL2_working_line_85_BITS_531_TO_530__ETC___d999;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d951;
  tUInt8 DEF_cache_cacheD_working_line_02_BITS_20_TO_19_41__ETC___d642;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d437;
  tUInt8 DEF_NOT_cache_cacheI_stb_first__134_BITS_67_TO_49__ETC___d1321;
  tUInt8 DEF_NOT_cache_cacheL2_stb_first__32_BITS_537_TO_52_ETC___d988;
  tUInt8 DEF_NOT_cache_cacheD_stb_first__18_BITS_67_TO_49_0_ETC___d605;
  tUInt8 DEF_NOT_cache_cacheI_working_127_BITS_71_TO_68_128_ETC___d1187;
  tUInt8 DEF_NOT_cache_cacheL2_working_25_BIT_538_26___d968;
  tUInt8 DEF_NOT_cache_cacheD_working_11_BITS_71_TO_68_12_E_ETC___d471;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h62237;
  tUInt8 DEF__read_offset__h29909;
  tUWide DEF_rv_core_getMMIOReq___d1706;
  tUWide DEF_rv_core_getDReq___d1685;
  tUWide DEF_rv_core_getIReq___d1663;
  tUWide DEF_cache_cacheI_memReqQ_first____d1632;
  tUWide DEF_cache_cacheL2_memReqQ_first____d1596;
  tUWide DEF_cache_cacheD_memReqQ_first____d1640;
  tUWide DEF_cache_cacheL2_bram_memory_read____d914;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port1__read____d151;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port1__read____d160;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port0__read____d149;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port1__read____d168;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port0__read____d158;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port1__read____d176;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port0__read____d166;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port1__read____d184;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port0__read____d174;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port1__read____d192;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port0__read____d182;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port1__read____d200;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port0__read____d190;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port1__read____d208;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port0__read____d198;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port1__read____d216;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port0__read____d206;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port1__read____d224;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port0__read____d214;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port1__read____d232;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port0__read____d222;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port1__read____d240;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port0__read____d230;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port1__read____d248;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port0__read____d238;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port1__read____d256;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port0__read____d246;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port1__read____d264;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port0__read____d254;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port1__read____d272;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port0__read____d262;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port1__read____d280;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port0__read____d270;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port1__read____d288;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port0__read____d278;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port1__read____d296;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port0__read____d286;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port0__read____d294;
  tUWide DEF_cache_cacheI_memRespQ_first____d1407;
  tUWide DEF_cache_cacheI_working_data__h67861;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_enqw__ETC___d1081;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_ff_fi_ETC___d1180;
  tUWide DEF_cache_cacheI_bram2_memory_read____d1114;
  tUWide DEF_data__h46441;
  tUWide DEF_v__h76004;
  tUWide DEF_cache_cacheD_memRespQ_first____d691;
  tUWide DEF_cache_cacheD_working_data__h35540;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_enqw__ETC___d365;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_ff_fi_ETC___d464;
  tUWide DEF_cache_cacheD_bram2_memory_read____d398;
  tUWide DEF_x_wget__h3249;
  tUWide DEF_x_first__h3134;
  tUWide DEF_v__h4312;
  tUWide DEF_mmioreq_first____d1723;
  tUWide DEF_dreq___d1699;
  tUWide DEF_ireq___d1674;
  tUWide DEF_cache_cacheL2_working_25_BITS_538_TO_0___d983;
  tUWide DEF_cache_cacheL2_working_25_BITS_537_TO_0___d967;
  tUWide DEF_din_datain_data__h46659;
  tUWide DEF_x3__h75766;
  tUWide DEF_x__h45865;
  tUWide DEF_x_data__h46320;
  tUWide DEF_x_first_data__h45667;
  tUWide DEF_x_wget_data__h43748;
  tUWide DEF_x__h75945;
  tUWide DEF_x__h14189;
  tUWide DEF_x__h13931;
  tUWide DEF_x__h13673;
  tUWide DEF_x__h13415;
  tUWide DEF_x__h13157;
  tUWide DEF_x__h12899;
  tUWide DEF_x__h12641;
  tUWide DEF_x__h12383;
  tUWide DEF_x__h12125;
  tUWide DEF_x__h11867;
  tUWide DEF_x__h11609;
  tUWide DEF_x__h11351;
  tUWide DEF_x__h11093;
  tUWide DEF_x__h10835;
  tUWide DEF_x__h10577;
  tUWide DEF_x__h10319;
  tUWide DEF_x__h10061;
  tUWide DEF_x__h9803;
  tUWide DEF_x__h9545;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_511_TO_480___d1430;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_479_TO_448___d1429;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_447_TO_416___d1427;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_415_TO_384___d1426;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_383_TO_352___d1424;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_351_TO_320___d1423;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_319_TO_288___d1421;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_287_TO_256___d1420;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_255_TO_224___d1418;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_223_TO_192___d1417;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_191_TO_160___d1415;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_159_TO_128___d1414;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_127_TO_96___d1412;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_95_TO_64___d1411;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_63_TO_32___d1409;
  tUInt32 DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0___d1408;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_511_TO_480___d714;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_479_TO_448___d713;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_447_TO_416___d711;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_415_TO_384___d710;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_383_TO_352___d708;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_351_TO_320___d707;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_319_TO_288___d705;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_287_TO_256___d704;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_255_TO_224___d702;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_223_TO_192___d701;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_191_TO_160___d699;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_159_TO_128___d698;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_127_TO_96___d696;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_95_TO_64___d695;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_63_TO_32___d693;
  tUInt32 DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0___d692;
  tUInt32 DEF_x__h62369;
  tUInt32 DEF_x__h30043;
  tUInt32 DEF_x__h70422;
  tUInt32 DEF_x__h38101;
  tUInt8 DEF__read_idx__h45781;
  tUInt8 DEF__read_idx__h62235;
  tUInt8 DEF__read_idx__h29907;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d966;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d965;
  tUWide DEF_v__h75812;
  tUWide DEF_IF_cache_cacheI_working_127_BIT_71_438_THEN_IF_ETC___d1590;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1546;
  tUWide DEF_IF_cache_cacheI_working_127_BIT_70_440_THEN_IF_ETC___d1589;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1570;
  tUWide DEF_IF_cache_cacheI_working_127_BIT_69_441_THEN_IF_ETC___d1588;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1578;
  tUWide DEF_IF_cache_cacheI_working_127_BIT_68_442_THEN_IF_ETC___d1587;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1586;
  tUWide DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0__ETC___d1431;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_ff_ETC___d1182;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_en_ETC___d1181;
  tUWide DEF_IF_cache_cacheL2_stb_notEmpty__28_AND_cache_ca_ETC___d978;
  tUWide DEF_x__h45880;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d976;
  tUWide DEF_IF_cache_cacheD_working_11_BIT_71_22_THEN_IF_c_ETC___d874;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d830;
  tUWide DEF_IF_cache_cacheD_working_11_BIT_70_24_THEN_IF_c_ETC___d873;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d854;
  tUWide DEF_IF_cache_cacheD_working_11_BIT_69_25_THEN_IF_c_ETC___d872;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d862;
  tUWide DEF_IF_cache_cacheD_working_11_BIT_68_26_THEN_IF_c_ETC___d871;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d870;
  tUWide DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0_9_ETC___d715;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_ff_ETC___d466;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_en_ETC___d465;
  tUWide DEF_IF_cache_mainMem_bram_serverAdapter_outData_ff_ETC___d309;
  tUWide DEF_x__h3347;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_0___d1310;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_1___d1308;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_2___d1305;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_3___d1303;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_4___d1300;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_5___d1298;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_6___d1295;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_7___d1293;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_8___d1290;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_9___d1288;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_10___d1285;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_11___d1283;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_12___d1280;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_13___d1278;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_14___d1275;
  tUInt8 DEF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_15___d1272;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_0___d594;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1___d592;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_2___d589;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_3___d587;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_4___d584;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_5___d582;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_6___d579;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_7___d577;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_8___d574;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_9___d572;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_10___d569;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_11___d567;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_12___d564;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_13___d562;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_14___d559;
  tUInt8 DEF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_15___d556;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUInt64 DEF__0_CONCAT_cache_cacheI_working_127_BITS_71_TO_6_ETC___d1269;
  tUInt64 DEF__0_CONCAT_cache_cacheD_working_11_BITS_71_TO_68_12___d553;
  tUWide DEF_cache_cacheI_memReqQ_first__632_BITS_537_TO_51_ETC___d1635;
  tUWide DEF_cache_cacheD_memReqQ_first__640_BITS_537_TO_51_ETC___d1643;
  tUWide DEF__1_CONCAT_cache_cacheL2_stb_first__32___d997;
  tUWide DEF__1_CONCAT_cache_cacheI_working_line_318_BITS_18_ETC___d1390;
  tUWide DEF_x_data__h67028;
  tUWide DEF__1_CONCAT_cache_cacheD_working_line_02_BITS_18__ETC___d674;
  tUWide DEF_x_data__h34707;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_line_85_BITS_52_ETC___d1007;
  tUWide DEF__0_CONCAT_cache_cacheI_working_127_CONCAT_DONTCARE___d1393;
  tUWide DEF__0_CONCAT_cache_cacheD_working_11_CONCAT_DONTCARE___d677;
  tUWide DEF__2_CONCAT_cache_cacheL2_stb_first__32_BITS_537__ETC___d996;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_25_BITS_564_TO__ETC___d1022;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_25_BITS_564_TO__ETC___d1026;
  tUWide DEF__1_CONCAT_IF_cache_mainMem_bram_serverAdapter_o_ETC___d310;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_0_rv_port0__read___ETC___d301;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_1_rv_port0__read___ETC___d293;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_2_rv_port0__read___ETC___d285;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_3_rv_port0__read___ETC___d277;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_4_rv_port0__read___ETC___d269;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_5_rv_port0__read___ETC___d261;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_6_rv_port0__read___ETC___d253;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_7_rv_port0__read___ETC___d245;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_8_rv_port0__read___ETC___d237;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_9_rv_port0__read___ETC___d229;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_10_rv_port0__read__ETC___d221;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_11_rv_port0__read__ETC___d213;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_12_rv_port0__read__ETC___d205;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_13_rv_port0__read__ETC___d197;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_14_rv_port0__read__ETC___d189;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_15_rv_port0__read__ETC___d181;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_16_rv_port0__read__ETC___d173;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_18_rv_port0__read__ETC___d157;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_17_rv_port0__read__ETC___d165;
  tUWide DEF__0_CONCAT_DONTCARE___d155;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1585;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1577;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1567;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1535;
  tUWide DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0__ETC___d1428;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1352;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1349;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1312;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1307;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d869;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d861;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d851;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d819;
  tUWide DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0_9_ETC___d712;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d596;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d591;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d636;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d633;
  tUWide DEF_cache_cacheD_working_data_49_BITS_127_TO_96_54_ETC___d672;
  tUWide DEF_cache_cacheI_working_data_365_BITS_127_TO_96_3_ETC___d1388;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1584;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1576;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1564;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1524;
  tUWide DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0__ETC___d1425;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1346;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1302;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d868;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d860;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d848;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d808;
  tUWide DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0_9_ETC___d709;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d586;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d630;
  tUWide DEF_cache_cacheD_working_data_49_BITS_255_TO_224_5_ETC___d671;
  tUWide DEF_cache_cacheI_working_data_365_BITS_255_TO_224__ETC___d1387;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1583;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1575;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1561;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1513;
  tUWide DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0__ETC___d1422;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1343;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1297;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d867;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d859;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d845;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d797;
  tUWide DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0_9_ETC___d706;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d581;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d627;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1582;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1574;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1558;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1502;
  tUWide DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0__ETC___d1419;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1340;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1292;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d866;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d858;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d842;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d786;
  tUWide DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0_9_ETC___d703;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d576;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d624;
  tUWide DEF_cache_cacheD_working_data_49_BITS_383_TO_352_6_ETC___d670;
  tUWide DEF_cache_cacheI_working_data_365_BITS_383_TO_352__ETC___d1386;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1581;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1573;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1555;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1491;
  tUWide DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0__ETC___d1416;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1337;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1287;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d865;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d857;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d839;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d775;
  tUWide DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0_9_ETC___d700;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d571;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d621;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1580;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1572;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1552;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1480;
  tUWide DEF_cache_cacheI_memRespQ_first__407_BITS_31_TO_0__ETC___d1413;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1334;
  tUWide DEF_IF_cache_cacheI_working_127_BITS_3_TO_0_264_EQ_ETC___d1282;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d864;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d856;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d836;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d764;
  tUWide DEF_cache_cacheD_memRespQ_first__91_BITS_31_TO_0_9_ETC___d697;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d566;
  tUWide DEF_IF_cache_cacheD_working_11_BITS_3_TO_0_48_EQ_1_ETC___d618;
  tUWide DEF_rv_core_getIReq_663_BITS_63_TO_38_665_CONCAT_r_ETC___d1668;
  tUWide DEF_rv_core_getDReq_685_BITS_63_TO_38_687_CONCAT_r_ETC___d1690;
  tUWide DEF_cache_cacheD_working_11_BITS_67_TO_4_51_CONCAT_ETC___d552;
  tUWide DEF_cache_cacheI_working_127_BITS_67_TO_4_267_CONC_ETC___d1268;
  tUWide DEF_ireq_674_BITS_67_TO_32_675_CONCAT_cache_respI__ETC___d1677;
  tUWide DEF_dreq_699_BITS_67_TO_32_700_CONCAT_cache_respD__ETC___d1702;
 
 /* Rules */
 public:
  void RL_bram_serverAdapterA_outData_enqueue();
  void RL_bram_serverAdapterA_outData_dequeue();
  void RL_bram_serverAdapterA_cnt_finalAdd();
  void RL_bram_serverAdapterA_s1__dreg_update();
  void RL_bram_serverAdapterA_stageReadResponseAlways();
  void RL_bram_serverAdapterA_moveToOutFIFO();
  void RL_bram_serverAdapterA_overRun();
  void RL_bram_serverAdapterB_outData_enqueue();
  void RL_bram_serverAdapterB_outData_dequeue();
  void RL_bram_serverAdapterB_cnt_finalAdd();
  void RL_bram_serverAdapterB_s1__dreg_update();
  void RL_bram_serverAdapterB_stageReadResponseAlways();
  void RL_bram_serverAdapterB_moveToOutFIFO();
  void RL_bram_serverAdapterB_overRun();
  void RL_cache_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_cache_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_cache_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_cache_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_mainMem_bram_serverAdapter_overRun();
  void RL_cache_mainMem_dl_try_move();
  void RL_cache_mainMem_dl_try_move_1();
  void RL_cache_mainMem_dl_try_move_2();
  void RL_cache_mainMem_dl_try_move_3();
  void RL_cache_mainMem_dl_try_move_4();
  void RL_cache_mainMem_dl_try_move_5();
  void RL_cache_mainMem_dl_try_move_6();
  void RL_cache_mainMem_dl_try_move_7();
  void RL_cache_mainMem_dl_try_move_8();
  void RL_cache_mainMem_dl_try_move_9();
  void RL_cache_mainMem_dl_try_move_10();
  void RL_cache_mainMem_dl_try_move_11();
  void RL_cache_mainMem_dl_try_move_12();
  void RL_cache_mainMem_dl_try_move_13();
  void RL_cache_mainMem_dl_try_move_14();
  void RL_cache_mainMem_dl_try_move_15();
  void RL_cache_mainMem_dl_try_move_16();
  void RL_cache_mainMem_dl_try_move_17();
  void RL_cache_mainMem_dl_try_move_18();
  void RL_cache_mainMem_deq();
  void RL_cache_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram1_serverAdapter_overRun();
  void RL_cache_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram2_serverAdapter_overRun();
  void RL_cache_cacheD_req_process();
  void RL_cache_cacheD_mvStbToL1();
  void RL_cache_cacheD_startMiss();
  void RL_cache_cacheD_sendFillReq();
  void RL_cache_cacheD_waitFillResp_Ld();
  void RL_cache_cacheD_waitFillResp_St();
  void RL_cache_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_cache_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_cache_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_cache_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheL2_bram_serverAdapter_overRun();
  void RL_cache_cacheL2_req_process();
  void RL_cache_cacheL2_mvStbToL1();
  void RL_cache_cacheL2_startMiss();
  void RL_cache_cacheL2_sendFillReq();
  void RL_cache_cacheL2_waitFillResp_Ld();
  void RL_cache_cacheL2_waitFillResp_St();
  void RL_cache_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram1_serverAdapter_overRun();
  void RL_cache_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram2_serverAdapter_overRun();
  void RL_cache_cacheI_req_process();
  void RL_cache_cacheI_mvStbToL1();
  void RL_cache_cacheI_startMiss();
  void RL_cache_cacheI_sendFillReq();
  void RL_cache_cacheI_waitFillResp_Ld();
  void RL_cache_cacheI_waitFillResp_St();
  void RL_cache_connectCacheDram();
  void RL_cache_connectDramCache();
  void RL_cache_connectL2L1Cache();
  void RL_cache_connectCacheL1L2Instr();
  void RL_cache_connectCacheL1L2Data();
  void RL_cache_respsI();
  void RL_cache_respsD();
  void RL_tic();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
