--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml topMultiplexer.twx topMultiplexer.ncd -o
topMultiplexer.twr topMultiplexer.pcf -ucf topMultiplexer.ucf

Design file:              topMultiplexer.ncd
Physical constraint file: topMultiplexer.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1391 paths analyzed, 116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.565ns.
--------------------------------------------------------------------------------

Paths for end point divider/counter_10 (SLICE_X9Y32.D2), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_20 (FF)
  Destination:          divider/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_20 to divider/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   divider/counter<21>
                                                       divider/counter_20
    SLICE_X10Y33.C1      net (fanout=2)        0.936   divider/counter<20>
    SLICE_X10Y33.C       Tilo                  0.235   divider/clock_out
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_SW0
    SLICE_X10Y30.B1      net (fanout=3)        0.977   N01
    SLICE_X10Y30.B       Tilo                  0.235   divider/counter<2>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y32.D2       net (fanout=15)       1.335   divider/GND_3_o_GND_3_o_equal_2_o
    SLICE_X9Y32.CLK      Tas                   0.373   divider/counter<10>
                                                       divider/counter_10_rstpot
                                                       divider/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.273ns logic, 3.248ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_22 (FF)
  Destination:          divider/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_22 to divider/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   divider/counter<25>
                                                       divider/counter_22
    SLICE_X10Y33.C4      net (fanout=2)        0.800   divider/counter<22>
    SLICE_X10Y33.C       Tilo                  0.235   divider/clock_out
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_SW0
    SLICE_X10Y30.B1      net (fanout=3)        0.977   N01
    SLICE_X10Y30.B       Tilo                  0.235   divider/counter<2>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y32.D2       net (fanout=15)       1.335   divider/GND_3_o_GND_3_o_equal_2_o
    SLICE_X9Y32.CLK      Tas                   0.373   divider/counter<10>
                                                       divider/counter_10_rstpot
                                                       divider/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.273ns logic, 3.112ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_21 (FF)
  Destination:          divider/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_21 to divider/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.430   divider/counter<21>
                                                       divider/counter_21
    SLICE_X10Y33.C2      net (fanout=2)        0.742   divider/counter<21>
    SLICE_X10Y33.C       Tilo                  0.235   divider/clock_out
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_SW0
    SLICE_X10Y30.B1      net (fanout=3)        0.977   N01
    SLICE_X10Y30.B       Tilo                  0.235   divider/counter<2>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y32.D2       net (fanout=15)       1.335   divider/GND_3_o_GND_3_o_equal_2_o
    SLICE_X9Y32.CLK      Tas                   0.373   divider/counter<10>
                                                       divider/counter_10_rstpot
                                                       divider/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (1.273ns logic, 3.054ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point divider/counter_8 (SLICE_X9Y32.B1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_20 (FF)
  Destination:          divider/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_20 to divider/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   divider/counter<21>
                                                       divider/counter_20
    SLICE_X10Y33.C1      net (fanout=2)        0.936   divider/counter<20>
    SLICE_X10Y33.C       Tilo                  0.235   divider/clock_out
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_SW0
    SLICE_X10Y30.B1      net (fanout=3)        0.977   N01
    SLICE_X10Y30.B       Tilo                  0.235   divider/counter<2>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y32.B1       net (fanout=15)       1.123   divider/GND_3_o_GND_3_o_equal_2_o
    SLICE_X9Y32.CLK      Tas                   0.373   divider/counter<10>
                                                       divider/counter_8_rstpot
                                                       divider/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (1.273ns logic, 3.036ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_22 (FF)
  Destination:          divider/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_22 to divider/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   divider/counter<25>
                                                       divider/counter_22
    SLICE_X10Y33.C4      net (fanout=2)        0.800   divider/counter<22>
    SLICE_X10Y33.C       Tilo                  0.235   divider/clock_out
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_SW0
    SLICE_X10Y30.B1      net (fanout=3)        0.977   N01
    SLICE_X10Y30.B       Tilo                  0.235   divider/counter<2>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y32.B1       net (fanout=15)       1.123   divider/GND_3_o_GND_3_o_equal_2_o
    SLICE_X9Y32.CLK      Tas                   0.373   divider/counter<10>
                                                       divider/counter_8_rstpot
                                                       divider/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.273ns logic, 2.900ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_21 (FF)
  Destination:          divider/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_21 to divider/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.430   divider/counter<21>
                                                       divider/counter_21
    SLICE_X10Y33.C2      net (fanout=2)        0.742   divider/counter<21>
    SLICE_X10Y33.C       Tilo                  0.235   divider/clock_out
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_SW0
    SLICE_X10Y30.B1      net (fanout=3)        0.977   N01
    SLICE_X10Y30.B       Tilo                  0.235   divider/counter<2>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y32.B1       net (fanout=15)       1.123   divider/GND_3_o_GND_3_o_equal_2_o
    SLICE_X9Y32.CLK      Tas                   0.373   divider/counter<10>
                                                       divider/counter_8_rstpot
                                                       divider/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.273ns logic, 2.842ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point divider/counter_26 (SLICE_X9Y36.B4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_15 (FF)
  Destination:          divider/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_15 to divider/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.476   divider/counter<17>
                                                       divider/counter_15
    SLICE_X10Y31.D1      net (fanout=2)        0.996   divider/counter<15>
    SLICE_X10Y31.D       Tilo                  0.235   divider/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X10Y34.A1      net (fanout=3)        0.967   divider/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X10Y34.A       Tilo                  0.235   divider/counter<17>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_1
    SLICE_X9Y36.B4       net (fanout=13)       0.856   divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y36.CLK      Tas                   0.373   divider/counter<27>
                                                       divider/counter_26_rstpot
                                                       divider/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.319ns logic, 2.819ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_16 (FF)
  Destination:          divider/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_16 to divider/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   divider/counter<17>
                                                       divider/counter_16
    SLICE_X10Y31.D2      net (fanout=2)        0.994   divider/counter<16>
    SLICE_X10Y31.D       Tilo                  0.235   divider/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X10Y34.A1      net (fanout=3)        0.967   divider/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X10Y34.A       Tilo                  0.235   divider/counter<17>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_1
    SLICE_X9Y36.B4       net (fanout=13)       0.856   divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y36.CLK      Tas                   0.373   divider/counter<27>
                                                       divider/counter_26_rstpot
                                                       divider/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.319ns logic, 2.817ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/counter_13 (FF)
  Destination:          divider/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/counter_13 to divider/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   divider/counter<14>
                                                       divider/counter_13
    SLICE_X10Y31.D5      net (fanout=2)        0.704   divider/counter<13>
    SLICE_X10Y31.D       Tilo                  0.235   divider/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X10Y34.A1      net (fanout=3)        0.967   divider/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X10Y34.A       Tilo                  0.235   divider/counter<17>
                                                       divider/GND_3_o_GND_3_o_equal_2_o<27>7_1
    SLICE_X9Y36.B4       net (fanout=13)       0.856   divider/GND_3_o_GND_3_o_equal_2_o<27>7
    SLICE_X9Y36.CLK      Tas                   0.373   divider/counter<27>
                                                       divider/counter_26_rstpot
                                                       divider/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (1.273ns logic, 2.527ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divider/clock_out (SLICE_X10Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/clock_out (FF)
  Destination:          divider/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/clock_out to divider/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.200   divider/clock_out
                                                       divider/clock_out
    SLICE_X10Y33.A6      net (fanout=3)        0.030   divider/clock_out
    SLICE_X10Y33.CLK     Tah         (-Th)    -0.190   divider/clock_out
                                                       divider/clock_out_rstpot
                                                       divider/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point cnt/count_1 (SLICE_X8Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt/count_1 (FF)
  Destination:          cnt/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt/count_1 to cnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.BQ       Tcko                  0.234   cnt/count<3>
                                                       cnt/count_1
    SLICE_X8Y55.B5       net (fanout=1)        0.059   cnt/count<1>
    SLICE_X8Y55.CLK      Tah         (-Th)    -0.237   cnt/count<3>
                                                       cnt/count<1>_rt
                                                       cnt/Mcount_count_cy<3>
                                                       cnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point cnt/count_5 (SLICE_X8Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt/count_5 (FF)
  Destination:          cnt/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt/count_5 to cnt/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.234   cnt/count<7>
                                                       cnt/count_5
    SLICE_X8Y56.B5       net (fanout=1)        0.059   cnt/count<5>
    SLICE_X8Y56.CLK      Tah         (-Th)    -0.237   cnt/count<7>
                                                       cnt/count<5>_rt
                                                       cnt/Mcount_count_cy<7>
                                                       cnt/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cnt/count<3>/CLK
  Logical resource: cnt/count_0/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cnt/count<3>/CLK
  Logical resource: cnt/count_1/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.565|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1391 paths, 0 nets, and 175 connections

Design statistics:
   Minimum period:   4.565ns{1}   (Maximum frequency: 219.058MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 04 20:53:11 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



