// Seed: 557793849
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    output wire id_9,
    input wand id_10,
    input supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    output wand id_14,
    output wor id_15,
    output tri0 id_16,
    input wand id_17,
    output tri id_18,
    input tri0 id_19,
    input wire id_20
);
  wire id_22;
  module_0(
      id_3, id_10, id_1
  );
  assign id_15 = 1;
endmodule
