-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "10/10/2017 12:50:56"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Lab2_2 IS
    PORT (
	Overflow : OUT std_logic;
	Change : IN std_logic;
	clk : IN std_logic;
	InputA : IN std_logic_vector(31 DOWNTO 0);
	InputB : IN std_logic_vector(31 DOWNTO 0);
	\OUT\ : OUT std_logic_vector(31 DOWNTO 0)
	);
END Lab2_2;

-- Design Ports Information
-- Overflow	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[31]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[30]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[29]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[28]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[27]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[26]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[25]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[24]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[23]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[22]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[21]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[20]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[19]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[18]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[17]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[16]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[15]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[14]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[13]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[12]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[11]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[10]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[7]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[5]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUT[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[26]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[25]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[24]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[23]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[30]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[29]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[28]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[27]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[17]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[11]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[4]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[1]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[0]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[10]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[9]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[8]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[7]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[6]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[22]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[21]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[20]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[19]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[18]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[16]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[15]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[14]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[13]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[12]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[26]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[25]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[24]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[23]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[30]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[29]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[28]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[27]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[10]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[9]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[6]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[22]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[21]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[20]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[19]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[18]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[17]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[16]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[15]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[14]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[13]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[11]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputB[31]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Change	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- InputA[31]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Lab2_2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Overflow : std_logic;
SIGNAL ww_Change : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_InputA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_InputB : std_logic_vector(31 DOWNTO 0);
SIGNAL \ww_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \InputB[21]~input_o\ : std_logic;
SIGNAL \InputB[19]~input_o\ : std_logic;
SIGNAL \InputB[22]~input_o\ : std_logic;
SIGNAL \InputB[18]~input_o\ : std_logic;
SIGNAL \InputB[20]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\ : std_logic;
SIGNAL \InputB[3]~input_o\ : std_logic;
SIGNAL \InputB[1]~input_o\ : std_logic;
SIGNAL \InputB[0]~input_o\ : std_logic;
SIGNAL \InputB[2]~input_o\ : std_logic;
SIGNAL \InputB[4]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\ : std_logic;
SIGNAL \InputB[11]~input_o\ : std_logic;
SIGNAL \InputB[9]~input_o\ : std_logic;
SIGNAL \InputB[6]~input_o\ : std_logic;
SIGNAL \InputB[8]~input_o\ : std_logic;
SIGNAL \InputB[10]~input_o\ : std_logic;
SIGNAL \InputB[5]~input_o\ : std_logic;
SIGNAL \InputB[7]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\ : std_logic;
SIGNAL \InputB[12]~input_o\ : std_logic;
SIGNAL \InputB[13]~input_o\ : std_logic;
SIGNAL \InputB[16]~input_o\ : std_logic;
SIGNAL \InputB[15]~input_o\ : std_logic;
SIGNAL \InputB[14]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ : std_logic;
SIGNAL \InputB[17]~input_o\ : std_logic;
SIGNAL \InputB[30]~input_o\ : std_logic;
SIGNAL \InputB[28]~input_o\ : std_logic;
SIGNAL \InputB[27]~input_o\ : std_logic;
SIGNAL \InputB[29]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\ : std_logic;
SIGNAL \InputB[25]~input_o\ : std_logic;
SIGNAL \InputB[24]~input_o\ : std_logic;
SIGNAL \InputB[23]~input_o\ : std_logic;
SIGNAL \InputB[26]~input_o\ : std_logic;
SIGNAL \InputA[23]~input_o\ : std_logic;
SIGNAL \InputA[24]~input_o\ : std_logic;
SIGNAL \InputA[27]~input_o\ : std_logic;
SIGNAL \InputA[30]~input_o\ : std_logic;
SIGNAL \InputA[28]~input_o\ : std_logic;
SIGNAL \InputA[29]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\ : std_logic;
SIGNAL \InputA[25]~input_o\ : std_logic;
SIGNAL \InputA[26]~input_o\ : std_logic;
SIGNAL \InputA[5]~input_o\ : std_logic;
SIGNAL \InputA[9]~input_o\ : std_logic;
SIGNAL \InputA[7]~input_o\ : std_logic;
SIGNAL \InputA[8]~input_o\ : std_logic;
SIGNAL \InputA[6]~input_o\ : std_logic;
SIGNAL \InputA[10]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ : std_logic;
SIGNAL \InputA[14]~input_o\ : std_logic;
SIGNAL \InputA[13]~input_o\ : std_logic;
SIGNAL \InputA[15]~input_o\ : std_logic;
SIGNAL \InputA[16]~input_o\ : std_logic;
SIGNAL \InputA[11]~input_o\ : std_logic;
SIGNAL \InputA[12]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ : std_logic;
SIGNAL \InputA[19]~input_o\ : std_logic;
SIGNAL \InputA[21]~input_o\ : std_logic;
SIGNAL \InputA[18]~input_o\ : std_logic;
SIGNAL \InputA[20]~input_o\ : std_logic;
SIGNAL \InputA[17]~input_o\ : std_logic;
SIGNAL \InputA[22]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\ : std_logic;
SIGNAL \InputA[2]~input_o\ : std_logic;
SIGNAL \InputA[0]~input_o\ : std_logic;
SIGNAL \InputA[1]~input_o\ : std_logic;
SIGNAL \InputA[4]~input_o\ : std_logic;
SIGNAL \InputA[3]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1_wi~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~q\ : std_logic;
SIGNAL \InputB[31]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1~q\ : std_logic;
SIGNAL \InputA[31]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\ : std_logic;
SIGNAL \Change~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w267w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~38_cout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~30\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~34\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~22\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~18\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~26\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~6\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~10\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~14\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~34_cout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~26\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~30\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~18\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~14\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~22\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~2\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~6\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w248w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[24]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[23]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[19]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[16]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[15]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~2_cout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[13]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[12]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[11]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[5]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[4]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[2]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~26_cout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~18\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~22\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~6\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~10\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~14\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|borrow_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~6_cout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~6_cout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~2_cout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[3]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[4]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[2]~22_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[5]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[7]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[8]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[9]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[6]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[16]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[17]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[14]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[13]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[12]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[15]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[22]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[21]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[20]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[19]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[18]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[23]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[24]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[10]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[11]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[1]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[1]~23_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[0]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~10\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~11\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[7]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[6]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[6]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[6]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[5]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[4]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[3]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[3]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[2]~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~6\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~7\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~2\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~3\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~34\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~35\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~30\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~31\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~26\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~27\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~22\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~23\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~18\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~19\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[6]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[5]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[4]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[3]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[2]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[1]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[0]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[2]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[0]~24_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[14]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[13]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[12]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[11]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[10]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[2]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_w~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|round_bit_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~54\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~50\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~46\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~42\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~38\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~34\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~30\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~26\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~22\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~18\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~14\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~10\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~6\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~22_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~23_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[15]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~42\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~38\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~34\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~30\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~26\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~22\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~22\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~26\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~30\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~2\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~6\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~10\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~14\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rounded_res_infinity_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1_wi~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2_wi~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe13_wi~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|need_complement_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_w2~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2_wi~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31_wi~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1_wi~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~feeder_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5_wi~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe31~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3_wi~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[24]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[22]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[23]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[21]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[20]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[19]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[18]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[17]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[16]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[15]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[14]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[13]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[12]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5_wi\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\ : std_logic_vector(25 DOWNTO 2);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[17]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[23]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[24]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_infinite_dffe4~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_InputA[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_Change~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputA[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_InputB[26]~input_o\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|ALT_INV_q[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|ALT_INV_zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[2]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[2]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|ALT_INV_zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|ALT_INV_zero~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|ALT_INV_zero~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_borrow_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[2]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[2]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[0]~22_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[1]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[4]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[2]~20_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[5]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[3]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[6]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[7]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[8]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[9]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[8]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[9]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[10]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[11]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[3]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[16]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[17]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_rbarrel_shift_data[25]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w267w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w248w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[22]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe2\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_sign_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_sign_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_both_inputs_are_infinite_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_zero_man_sign_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe1~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe8~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe9~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe10~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe11~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe12~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe5~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe13~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe7~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe6~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_need_complement_dffe2~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe14~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_adj_dffe21\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[25]~22_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[25]~21_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[2]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_zero_man_sign_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\ : std_logic_vector(25 DOWNTO 1);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_sign_dffe21~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_round_bit_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[16]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[17]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[18]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[19]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[20]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[21]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[22]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[22]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[23]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[23]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[16]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[24]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[24]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_output_sign_dffe3~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sign_res_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_output_sign_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_force_infinity_w~combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rounded_res_infinity_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_res_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_nan_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinity_magnitude_sub_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_infinite_dffe4~q\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_data_exp_dffe1\ : std_logic_vector(6 DOWNTO 3);

BEGIN

Overflow <= ww_Overflow;
ww_Change <= Change;
ww_clk <= clk;
ww_InputA <= InputA;
ww_InputB <= InputB;
\OUT\ <= \ww_OUT\;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(15) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15);
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~37_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~29_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~25_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~21_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~17_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~13_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~9_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~5_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~1_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(8);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(9);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(10);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(11);
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[17]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[10]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[8]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[23]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[23]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[24]~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[24]~DUPLICATE_q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_infinite_dffe4~DUPLICATE_q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~DUPLICATE_q\;
\ALT_INV_InputA[31]~input_o\ <= NOT \InputA[31]~input_o\;
\ALT_INV_Change~input_o\ <= NOT \Change~input_o\;
\ALT_INV_InputB[31]~input_o\ <= NOT \InputB[31]~input_o\;
\ALT_INV_InputA[11]~input_o\ <= NOT \InputA[11]~input_o\;
\ALT_INV_InputA[12]~input_o\ <= NOT \InputA[12]~input_o\;
\ALT_INV_InputA[13]~input_o\ <= NOT \InputA[13]~input_o\;
\ALT_INV_InputA[14]~input_o\ <= NOT \InputA[14]~input_o\;
\ALT_INV_InputA[15]~input_o\ <= NOT \InputA[15]~input_o\;
\ALT_INV_InputA[16]~input_o\ <= NOT \InputA[16]~input_o\;
\ALT_INV_InputA[17]~input_o\ <= NOT \InputA[17]~input_o\;
\ALT_INV_InputA[18]~input_o\ <= NOT \InputA[18]~input_o\;
\ALT_INV_InputA[19]~input_o\ <= NOT \InputA[19]~input_o\;
\ALT_INV_InputA[20]~input_o\ <= NOT \InputA[20]~input_o\;
\ALT_INV_InputA[21]~input_o\ <= NOT \InputA[21]~input_o\;
\ALT_INV_InputA[22]~input_o\ <= NOT \InputA[22]~input_o\;
\ALT_INV_InputA[5]~input_o\ <= NOT \InputA[5]~input_o\;
\ALT_INV_InputA[6]~input_o\ <= NOT \InputA[6]~input_o\;
\ALT_INV_InputA[7]~input_o\ <= NOT \InputA[7]~input_o\;
\ALT_INV_InputA[8]~input_o\ <= NOT \InputA[8]~input_o\;
\ALT_INV_InputA[9]~input_o\ <= NOT \InputA[9]~input_o\;
\ALT_INV_InputA[10]~input_o\ <= NOT \InputA[10]~input_o\;
\ALT_INV_InputA[0]~input_o\ <= NOT \InputA[0]~input_o\;
\ALT_INV_InputA[1]~input_o\ <= NOT \InputA[1]~input_o\;
\ALT_INV_InputA[2]~input_o\ <= NOT \InputA[2]~input_o\;
\ALT_INV_InputA[3]~input_o\ <= NOT \InputA[3]~input_o\;
\ALT_INV_InputA[4]~input_o\ <= NOT \InputA[4]~input_o\;
\ALT_INV_InputA[27]~input_o\ <= NOT \InputA[27]~input_o\;
\ALT_INV_InputA[28]~input_o\ <= NOT \InputA[28]~input_o\;
\ALT_INV_InputA[29]~input_o\ <= NOT \InputA[29]~input_o\;
\ALT_INV_InputA[30]~input_o\ <= NOT \InputA[30]~input_o\;
\ALT_INV_InputA[23]~input_o\ <= NOT \InputA[23]~input_o\;
\ALT_INV_InputA[24]~input_o\ <= NOT \InputA[24]~input_o\;
\ALT_INV_InputA[25]~input_o\ <= NOT \InputA[25]~input_o\;
\ALT_INV_InputA[26]~input_o\ <= NOT \InputA[26]~input_o\;
\ALT_INV_InputB[12]~input_o\ <= NOT \InputB[12]~input_o\;
\ALT_INV_InputB[13]~input_o\ <= NOT \InputB[13]~input_o\;
\ALT_INV_InputB[14]~input_o\ <= NOT \InputB[14]~input_o\;
\ALT_INV_InputB[15]~input_o\ <= NOT \InputB[15]~input_o\;
\ALT_INV_InputB[16]~input_o\ <= NOT \InputB[16]~input_o\;
\ALT_INV_InputB[18]~input_o\ <= NOT \InputB[18]~input_o\;
\ALT_INV_InputB[19]~input_o\ <= NOT \InputB[19]~input_o\;
\ALT_INV_InputB[20]~input_o\ <= NOT \InputB[20]~input_o\;
\ALT_INV_InputB[21]~input_o\ <= NOT \InputB[21]~input_o\;
\ALT_INV_InputB[22]~input_o\ <= NOT \InputB[22]~input_o\;
\ALT_INV_InputB[5]~input_o\ <= NOT \InputB[5]~input_o\;
\ALT_INV_InputB[6]~input_o\ <= NOT \InputB[6]~input_o\;
\ALT_INV_InputB[7]~input_o\ <= NOT \InputB[7]~input_o\;
\ALT_INV_InputB[8]~input_o\ <= NOT \InputB[8]~input_o\;
\ALT_INV_InputB[9]~input_o\ <= NOT \InputB[9]~input_o\;
\ALT_INV_InputB[10]~input_o\ <= NOT \InputB[10]~input_o\;
\ALT_INV_InputB[0]~input_o\ <= NOT \InputB[0]~input_o\;
\ALT_INV_InputB[1]~input_o\ <= NOT \InputB[1]~input_o\;
\ALT_INV_InputB[2]~input_o\ <= NOT \InputB[2]~input_o\;
\ALT_INV_InputB[3]~input_o\ <= NOT \InputB[3]~input_o\;
\ALT_INV_InputB[4]~input_o\ <= NOT \InputB[4]~input_o\;
\ALT_INV_InputB[11]~input_o\ <= NOT \InputB[11]~input_o\;
\ALT_INV_InputB[17]~input_o\ <= NOT \InputB[17]~input_o\;
\ALT_INV_InputB[27]~input_o\ <= NOT \InputB[27]~input_o\;
\ALT_INV_InputB[28]~input_o\ <= NOT \InputB[28]~input_o\;
\ALT_INV_InputB[29]~input_o\ <= NOT \InputB[29]~input_o\;
\ALT_INV_InputB[30]~input_o\ <= NOT \InputB[30]~input_o\;
\ALT_INV_InputB[23]~input_o\ <= NOT \InputB[23]~input_o\;
\ALT_INV_InputB[24]~input_o\ <= NOT \InputB[24]~input_o\;
\ALT_INV_InputB[25]~input_o\ <= NOT \InputB[25]~input_o\;
\ALT_INV_InputB[26]~input_o\ <= NOT \InputB[26]~input_o\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~12_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~14_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~14_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~13_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~12_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|ALT_INV_q[1]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~10_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~8_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|ALT_INV_zero~combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[2]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[2]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|ALT_INV_zero~combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|ALT_INV_zero~combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|ALT_INV_zero~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_borrow_w~combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|borrow_w~combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~21_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~20_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~20_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~19_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[2]~17_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~17_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[2]~16_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~16_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[0]~22_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~14_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~14_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~13_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~13_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[1]~21_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[4]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[2]~20_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[5]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[3]~19_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[6]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[7]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(5);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[8]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[9]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[8]~14_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[9]~13_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[10]~12_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[11]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[3]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[16]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[17]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17);
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[1]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_rbarrel_shift_data[25]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w267w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w267w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w248w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w248w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[22]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe2\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_sign_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_sign_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_both_inputs_are_infinite_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_zero_man_sign_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe5~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe5~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe6~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe6~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe7~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe7~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe7~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe8~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe8~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe8~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe9~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe9~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe10~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe10~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe10~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe11~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe11~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe11~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe11~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe12~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe12~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe13~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe13~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe14~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe14~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe14~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe14~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe1~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe1~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe8~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe8~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe8~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe8~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe8~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe8~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe8~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe8~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe9~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe9~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe9~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe9~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe9~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe9~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe9~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe9~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe10~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe10~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe10~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe10~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe10~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe10~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe10~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe10~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe11~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe11~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe11~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe11~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe11~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe11~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe11~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe11~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe12~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe12~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe12~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe12~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe12~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe12~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe12~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe5~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe5~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe5~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe5~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe5~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe5~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe5~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe5~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe13~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe13~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe13~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe13~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe13~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe13~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe13~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe7~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe7~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe7~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe7~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe7~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe7~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe7~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe7~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe6~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe6~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe6~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe6~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe6~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe6~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe6~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe6~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_need_complement_dffe2~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|need_complement_dffe2~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe14~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe14~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe14~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe14~q\;
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_adj_dffe21\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(2);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[25]~22_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~22_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[25]~21_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(25) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(25);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[2]~10_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~8_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_zero_man_sign_dffe21~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(10);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(11);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(13);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(20);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(23) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(23);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(24) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(25) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25);
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(18);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_sign_dffe21~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_dffe21~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_round_bit_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(2);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(3);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(4);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(5);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(6);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(7);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(8);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(9);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[16]~19_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~19_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[17]~17_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~17_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[18]~15_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~15_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[19]~13_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~13_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[20]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[21]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[22]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[22]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[23]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[23]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[16]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(25) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(25);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[24]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(17) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(17);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(19) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[24]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(21) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(22) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(23) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(24) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(15) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(8);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(3);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(3);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(4);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(5);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(7);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(0);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(1);
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(16);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(17) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(17);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(18);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(19) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(19);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(20);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(21) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(21);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(22) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(22);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(23) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(23);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(24) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(24);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_output_sign_dffe3~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe3~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(12);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(13);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(14);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(15) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(15);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(16);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(17) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(17);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(18);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(19) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(19);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(20);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(21) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(21);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(22) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(22);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(0) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(0);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(1) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(1);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sign_res_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_output_sign_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_force_infinity_w~combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rounded_res_infinity_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|rounded_res_infinity_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_res_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_nan_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinity_magnitude_sub_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_infinite_dffe4~q\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~q\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~21_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~17_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~13_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~25_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~21_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\;
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(2) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(2);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(4) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(4);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(5) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(5);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(6);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(7) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(7);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(8);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(8) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(8);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(9);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(9) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(9);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(10);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(10);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(11);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(11);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(12);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(12);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(13);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(13);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(15) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(15) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(16) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(17) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(17) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(21) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(21) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(22) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(22) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(23) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(23) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(24) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(24) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(25) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(25) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(18) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(20) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(19) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(19) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_data_exp_dffe1\(3) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(3);
\inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_data_exp_dffe1\(6) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(6);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(10) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(10);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(11) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(11);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(12) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(12);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(13) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(13);
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(14) <= NOT \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(14);

-- Location: IOOBUF_X2_Y0_N42
\Overflow~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_dffe5~q\,
	devoe => ww_devoe,
	o => ww_Overflow);

-- Location: IOOBUF_X64_Y0_N19
\OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5~q\,
	devoe => ww_devoe,
	o => \ww_OUT\(31));

-- Location: IOOBUF_X6_Y0_N53
\OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(7),
	devoe => ww_devoe,
	o => \ww_OUT\(30));

-- Location: IOOBUF_X6_Y0_N36
\OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(6),
	devoe => ww_devoe,
	o => \ww_OUT\(29));

-- Location: IOOBUF_X89_Y9_N56
\OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(5),
	devoe => ww_devoe,
	o => \ww_OUT\(28));

-- Location: IOOBUF_X64_Y0_N53
\OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(4),
	devoe => ww_devoe,
	o => \ww_OUT\(27));

-- Location: IOOBUF_X60_Y0_N53
\OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(3),
	devoe => ww_devoe,
	o => \ww_OUT\(26));

-- Location: IOOBUF_X38_Y0_N19
\OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(2),
	devoe => ww_devoe,
	o => \ww_OUT\(25));

-- Location: IOOBUF_X62_Y0_N19
\OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(1),
	devoe => ww_devoe,
	o => \ww_OUT\(24));

-- Location: IOOBUF_X2_Y0_N76
\OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(0),
	devoe => ww_devoe,
	o => \ww_OUT\(23));

-- Location: IOOBUF_X26_Y81_N59
\OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(22),
	devoe => ww_devoe,
	o => \ww_OUT\(22));

-- Location: IOOBUF_X60_Y0_N36
\OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(21),
	devoe => ww_devoe,
	o => \ww_OUT\(21));

-- Location: IOOBUF_X89_Y9_N22
\OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(20),
	devoe => ww_devoe,
	o => \ww_OUT\(20));

-- Location: IOOBUF_X58_Y0_N42
\OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(19),
	devoe => ww_devoe,
	o => \ww_OUT\(19));

-- Location: IOOBUF_X89_Y8_N5
\OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(18),
	devoe => ww_devoe,
	o => \ww_OUT\(18));

-- Location: IOOBUF_X60_Y0_N2
\OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(17),
	devoe => ww_devoe,
	o => \ww_OUT\(17));

-- Location: IOOBUF_X28_Y0_N53
\OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(16),
	devoe => ww_devoe,
	o => \ww_OUT\(16));

-- Location: IOOBUF_X66_Y0_N59
\OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(15),
	devoe => ww_devoe,
	o => \ww_OUT\(15));

-- Location: IOOBUF_X56_Y0_N19
\OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(14),
	devoe => ww_devoe,
	o => \ww_OUT\(14));

-- Location: IOOBUF_X58_Y0_N59
\OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(13),
	devoe => ww_devoe,
	o => \ww_OUT\(13));

-- Location: IOOBUF_X58_Y0_N93
\OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(12),
	devoe => ww_devoe,
	o => \ww_OUT\(12));

-- Location: IOOBUF_X64_Y0_N36
\OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(11),
	devoe => ww_devoe,
	o => \ww_OUT\(11));

-- Location: IOOBUF_X26_Y81_N93
\OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(10),
	devoe => ww_devoe,
	o => \ww_OUT\(10));

-- Location: IOOBUF_X34_Y0_N59
\OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(9),
	devoe => ww_devoe,
	o => \ww_OUT\(9));

-- Location: IOOBUF_X68_Y0_N36
\OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(8),
	devoe => ww_devoe,
	o => \ww_OUT\(8));

-- Location: IOOBUF_X8_Y0_N19
\OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(7),
	devoe => ww_devoe,
	o => \ww_OUT\(7));

-- Location: IOOBUF_X56_Y0_N2
\OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(6),
	devoe => ww_devoe,
	o => \ww_OUT\(6));

-- Location: IOOBUF_X50_Y0_N59
\OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(5),
	devoe => ww_devoe,
	o => \ww_OUT\(5));

-- Location: IOOBUF_X34_Y0_N42
\OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(4),
	devoe => ww_devoe,
	o => \ww_OUT\(4));

-- Location: IOOBUF_X62_Y0_N2
\OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(3),
	devoe => ww_devoe,
	o => \ww_OUT\(3));

-- Location: IOOBUF_X28_Y81_N53
\OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(2),
	devoe => ww_devoe,
	o => \ww_OUT\(2));

-- Location: IOOBUF_X50_Y0_N93
\OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(1),
	devoe => ww_devoe,
	o => \ww_OUT\(1));

-- Location: IOOBUF_X89_Y8_N22
\OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(0),
	devoe => ww_devoe,
	o => \ww_OUT\(0));

-- Location: IOIBUF_X89_Y35_N61
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X50_Y0_N41
\InputB[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(21),
	o => \InputB[21]~input_o\);

-- Location: IOIBUF_X66_Y0_N75
\InputB[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(19),
	o => \InputB[19]~input_o\);

-- Location: IOIBUF_X54_Y0_N18
\InputB[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(22),
	o => \InputB[22]~input_o\);

-- Location: IOIBUF_X6_Y0_N1
\InputB[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(18),
	o => \InputB[18]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\InputB[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(20),
	o => \InputB[20]~input_o\);

-- Location: LABCELL_X22_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\ = ( !\InputB[20]~input_o\ & ( (!\InputB[21]~input_o\ & (!\InputB[19]~input_o\ & (!\InputB[22]~input_o\ & !\InputB[18]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[21]~input_o\,
	datab => \ALT_INV_InputB[19]~input_o\,
	datac => \ALT_INV_InputB[22]~input_o\,
	datad => \ALT_INV_InputB[18]~input_o\,
	dataf => \ALT_INV_InputB[20]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\);

-- Location: IOIBUF_X56_Y0_N35
\InputB[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(3),
	o => \InputB[3]~input_o\);

-- Location: IOIBUF_X26_Y81_N41
\InputB[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(1),
	o => \InputB[1]~input_o\);

-- Location: IOIBUF_X68_Y0_N18
\InputB[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(0),
	o => \InputB[0]~input_o\);

-- Location: IOIBUF_X26_Y81_N75
\InputB[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(2),
	o => \InputB[2]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\InputB[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(4),
	o => \InputB[4]~input_o\);

-- Location: LABCELL_X22_Y5_N9
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\ = ( !\InputB[4]~input_o\ & ( (!\InputB[3]~input_o\ & (!\InputB[1]~input_o\ & (!\InputB[0]~input_o\ & !\InputB[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[3]~input_o\,
	datab => \ALT_INV_InputB[1]~input_o\,
	datac => \ALT_INV_InputB[0]~input_o\,
	datad => \ALT_INV_InputB[2]~input_o\,
	dataf => \ALT_INV_InputB[4]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\);

-- Location: IOIBUF_X40_Y0_N52
\InputB[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(11),
	o => \InputB[11]~input_o\);

-- Location: IOIBUF_X26_Y0_N41
\InputB[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(9),
	o => \InputB[9]~input_o\);

-- Location: IOIBUF_X54_Y0_N1
\InputB[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(6),
	o => \InputB[6]~input_o\);

-- Location: IOIBUF_X26_Y0_N75
\InputB[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(8),
	o => \InputB[8]~input_o\);

-- Location: IOIBUF_X72_Y0_N35
\InputB[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(10),
	o => \InputB[10]~input_o\);

-- Location: IOIBUF_X54_Y0_N35
\InputB[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(5),
	o => \InputB[5]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\InputB[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(7),
	o => \InputB[7]~input_o\);

-- Location: MLABCELL_X21_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\ = ( !\InputB[5]~input_o\ & ( !\InputB[7]~input_o\ & ( (!\InputB[9]~input_o\ & (!\InputB[6]~input_o\ & (!\InputB[8]~input_o\ & !\InputB[10]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[9]~input_o\,
	datab => \ALT_INV_InputB[6]~input_o\,
	datac => \ALT_INV_InputB[8]~input_o\,
	datad => \ALT_INV_InputB[10]~input_o\,
	datae => \ALT_INV_InputB[5]~input_o\,
	dataf => \ALT_INV_InputB[7]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\);

-- Location: IOIBUF_X58_Y0_N75
\InputB[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(12),
	o => \InputB[12]~input_o\);

-- Location: IOIBUF_X64_Y0_N1
\InputB[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(13),
	o => \InputB[13]~input_o\);

-- Location: IOIBUF_X89_Y4_N44
\InputB[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(16),
	o => \InputB[16]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\InputB[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(15),
	o => \InputB[15]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\InputB[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(14),
	o => \InputB[14]~input_o\);

-- Location: LABCELL_X22_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ = ( !\InputB[14]~input_o\ & ( (!\InputB[12]~input_o\ & (!\InputB[13]~input_o\ & (!\InputB[16]~input_o\ & !\InputB[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[12]~input_o\,
	datab => \ALT_INV_InputB[13]~input_o\,
	datac => \ALT_INV_InputB[16]~input_o\,
	datad => \ALT_INV_InputB[15]~input_o\,
	dataf => \ALT_INV_InputB[14]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\);

-- Location: IOIBUF_X4_Y0_N52
\InputB[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(17),
	o => \InputB[17]~input_o\);

-- Location: LABCELL_X22_Y5_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ & ( \InputB[17]~input_o\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ & ( \InputB[17]~input_o\ ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ & ( !\InputB[17]~input_o\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~2_combout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~0_combout\) # 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~1_combout\) # (\InputB[11]~input_o\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w[0]~3_combout\ & ( !\InputB[17]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~2_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~0_combout\,
	datac => \ALT_INV_InputB[11]~input_o\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~1_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w[0]~3_combout\,
	dataf => \ALT_INV_InputB[17]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0));

-- Location: IOIBUF_X40_Y0_N35
\InputB[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(30),
	o => \InputB[30]~input_o\);

-- Location: IOIBUF_X2_Y0_N92
\InputB[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(28),
	o => \InputB[28]~input_o\);

-- Location: IOIBUF_X68_Y0_N52
\InputB[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(27),
	o => \InputB[27]~input_o\);

-- Location: IOIBUF_X26_Y0_N58
\InputB[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(29),
	o => \InputB[29]~input_o\);

-- Location: MLABCELL_X25_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\ = ( \InputB[29]~input_o\ & ( (\InputB[30]~input_o\ & (\InputB[28]~input_o\ & \InputB[27]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[30]~input_o\,
	datab => \ALT_INV_InputB[28]~input_o\,
	datac => \ALT_INV_InputB[27]~input_o\,
	dataf => \ALT_INV_InputB[29]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\);

-- Location: IOIBUF_X30_Y0_N52
\InputB[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(25),
	o => \InputB[25]~input_o\);

-- Location: IOIBUF_X30_Y0_N1
\InputB[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(24),
	o => \InputB[24]~input_o\);

-- Location: IOIBUF_X28_Y0_N18
\InputB[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(23),
	o => \InputB[23]~input_o\);

-- Location: IOIBUF_X32_Y0_N35
\InputB[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(26),
	o => \InputB[26]~input_o\);

-- Location: MLABCELL_X25_Y4_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0) = ( \InputB[26]~input_o\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w[0]~0_combout\ & (\InputB[25]~input_o\ & (\InputB[24]~input_o\ & 
-- \InputB[23]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w[0]~0_combout\,
	datab => \ALT_INV_InputB[25]~input_o\,
	datac => \ALT_INV_InputB[24]~input_o\,
	datad => \ALT_INV_InputB[23]~input_o\,
	dataf => \ALT_INV_InputB[26]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0));

-- Location: IOIBUF_X30_Y0_N35
\InputA[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(23),
	o => \InputA[23]~input_o\);

-- Location: IOIBUF_X30_Y0_N18
\InputA[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(24),
	o => \InputA[24]~input_o\);

-- Location: IOIBUF_X26_Y0_N92
\InputA[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(27),
	o => \InputA[27]~input_o\);

-- Location: IOIBUF_X34_Y0_N92
\InputA[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(30),
	o => \InputA[30]~input_o\);

-- Location: IOIBUF_X34_Y0_N75
\InputA[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(28),
	o => \InputA[28]~input_o\);

-- Location: IOIBUF_X28_Y0_N35
\InputA[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(29),
	o => \InputA[29]~input_o\);

-- Location: MLABCELL_X25_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\ = ( \InputA[29]~input_o\ & ( (\InputA[27]~input_o\ & (\InputA[30]~input_o\ & \InputA[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputA[27]~input_o\,
	datac => \ALT_INV_InputA[30]~input_o\,
	datad => \ALT_INV_InputA[28]~input_o\,
	dataf => \ALT_INV_InputA[29]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\);

-- Location: IOIBUF_X72_Y0_N1
\InputA[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(25),
	o => \InputA[25]~input_o\);

-- Location: IOIBUF_X28_Y0_N1
\InputA[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(26),
	o => \InputA[26]~input_o\);

-- Location: MLABCELL_X25_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0) = ( \InputA[25]~input_o\ & ( \InputA[26]~input_o\ & ( (\InputA[23]~input_o\ & (\InputA[24]~input_o\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputA[23]~input_o\,
	datab => \ALT_INV_InputA[24]~input_o\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w[0]~0_combout\,
	datae => \ALT_INV_InputA[25]~input_o\,
	dataf => \ALT_INV_InputA[26]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0));

-- Location: IOIBUF_X54_Y0_N52
\InputA[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(5),
	o => \InputA[5]~input_o\);

-- Location: IOIBUF_X36_Y0_N35
\InputA[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(9),
	o => \InputA[9]~input_o\);

-- Location: IOIBUF_X32_Y0_N52
\InputA[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(7),
	o => \InputA[7]~input_o\);

-- Location: IOIBUF_X38_Y0_N1
\InputA[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(8),
	o => \InputA[8]~input_o\);

-- Location: IOIBUF_X38_Y0_N35
\InputA[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(6),
	o => \InputA[6]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\InputA[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(10),
	o => \InputA[10]~input_o\);

-- Location: LABCELL_X27_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ = ( !\InputA[6]~input_o\ & ( !\InputA[10]~input_o\ & ( (!\InputA[5]~input_o\ & (!\InputA[9]~input_o\ & (!\InputA[7]~input_o\ & !\InputA[8]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputA[5]~input_o\,
	datab => \ALT_INV_InputA[9]~input_o\,
	datac => \ALT_INV_InputA[7]~input_o\,
	datad => \ALT_INV_InputA[8]~input_o\,
	datae => \ALT_INV_InputA[6]~input_o\,
	dataf => \ALT_INV_InputA[10]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\);

-- Location: IOIBUF_X8_Y0_N1
\InputA[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(14),
	o => \InputA[14]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\InputA[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(13),
	o => \InputA[13]~input_o\);

-- Location: IOIBUF_X6_Y0_N18
\InputA[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(15),
	o => \InputA[15]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\InputA[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(16),
	o => \InputA[16]~input_o\);

-- Location: IOIBUF_X8_Y0_N52
\InputA[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(11),
	o => \InputA[11]~input_o\);

-- Location: IOIBUF_X52_Y0_N52
\InputA[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(12),
	o => \InputA[12]~input_o\);

-- Location: LABCELL_X16_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ = ( !\InputA[11]~input_o\ & ( !\InputA[12]~input_o\ & ( (!\InputA[14]~input_o\ & (!\InputA[13]~input_o\ & (!\InputA[15]~input_o\ & !\InputA[16]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputA[14]~input_o\,
	datab => \ALT_INV_InputA[13]~input_o\,
	datac => \ALT_INV_InputA[15]~input_o\,
	datad => \ALT_INV_InputA[16]~input_o\,
	datae => \ALT_INV_InputA[11]~input_o\,
	dataf => \ALT_INV_InputA[12]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\);

-- Location: IOIBUF_X32_Y0_N1
\InputA[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(19),
	o => \InputA[19]~input_o\);

-- Location: IOIBUF_X38_Y0_N52
\InputA[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(21),
	o => \InputA[21]~input_o\);

-- Location: IOIBUF_X62_Y0_N52
\InputA[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(18),
	o => \InputA[18]~input_o\);

-- Location: IOIBUF_X50_Y0_N75
\InputA[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(20),
	o => \InputA[20]~input_o\);

-- Location: IOIBUF_X56_Y0_N52
\InputA[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(17),
	o => \InputA[17]~input_o\);

-- Location: IOIBUF_X36_Y0_N52
\InputA[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(22),
	o => \InputA[22]~input_o\);

-- Location: LABCELL_X27_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\ = ( !\InputA[17]~input_o\ & ( !\InputA[22]~input_o\ & ( (!\InputA[19]~input_o\ & (!\InputA[21]~input_o\ & (!\InputA[18]~input_o\ & !\InputA[20]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputA[19]~input_o\,
	datab => \ALT_INV_InputA[21]~input_o\,
	datac => \ALT_INV_InputA[18]~input_o\,
	datad => \ALT_INV_InputA[20]~input_o\,
	datae => \ALT_INV_InputA[17]~input_o\,
	dataf => \ALT_INV_InputA[22]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\);

-- Location: IOIBUF_X52_Y0_N35
\InputA[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(2),
	o => \InputA[2]~input_o\);

-- Location: IOIBUF_X66_Y0_N41
\InputA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(0),
	o => \InputA[0]~input_o\);

-- Location: IOIBUF_X62_Y0_N35
\InputA[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(1),
	o => \InputA[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\InputA[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(4),
	o => \InputA[4]~input_o\);

-- Location: IOIBUF_X32_Y0_N18
\InputA[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(3),
	o => \InputA[3]~input_o\);

-- Location: LABCELL_X27_Y4_N39
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\ = ( !\InputA[3]~input_o\ & ( (!\InputA[2]~input_o\ & (!\InputA[0]~input_o\ & (!\InputA[1]~input_o\ & !\InputA[4]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputA[2]~input_o\,
	datab => \ALT_INV_InputA[0]~input_o\,
	datac => \ALT_INV_InputA[1]~input_o\,
	datad => \ALT_INV_InputA[4]~input_o\,
	dataf => \ALT_INV_InputA[3]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\);

-- Location: LABCELL_X27_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0));

-- Location: LABCELL_X22_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1_wi~combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0)))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0) & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101111001000100010111100100010001011110010001000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1_wi~combout\);

-- Location: FF_X22_Y4_N49
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1~q\);

-- Location: FF_X17_Y4_N56
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe2~q\);

-- Location: FF_X17_Y4_N52
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe21~q\);

-- Location: FF_X17_Y4_N44
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe21~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe31~q\);

-- Location: FF_X17_Y4_N41
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe3~q\);

-- Location: FF_X21_Y7_N23
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~q\);

-- Location: IOIBUF_X52_Y0_N1
\InputB[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputB(31),
	o => \InputB[31]~input_o\);

-- Location: FF_X18_Y5_N50
\inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \InputB[31]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1~q\);

-- Location: IOIBUF_X52_Y0_N18
\InputA[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_InputA(31),
	o => \InputA[31]~input_o\);

-- Location: FF_X18_Y5_N56
\inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \InputA[31]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\);

-- Location: IOIBUF_X66_Y0_N92
\Change~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Change,
	o => \Change~input_o\);

-- Location: FF_X18_Y5_N53
\inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Change~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1~q\);

-- Location: LABCELL_X18_Y5_N54
\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1~q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1~q\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1~q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1~q\ $ 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_sign_dffe1~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_sign_dffe1~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_dffe1~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\);

-- Location: MLABCELL_X25_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\ = ( !\InputB[29]~input_o\ & ( (!\InputB[27]~input_o\ & (!\InputB[28]~input_o\ & !\InputB[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[27]~input_o\,
	datac => \ALT_INV_InputB[28]~input_o\,
	datad => \ALT_INV_InputB[30]~input_o\,
	dataf => \ALT_INV_InputB[29]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\);

-- Location: MLABCELL_X25_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) = ( \InputB[24]~input_o\ ) # ( !\InputB[24]~input_o\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w[0]~0_combout\) # (((\InputB[23]~input_o\) # 
-- (\InputB[26]~input_o\)) # (\InputB[25]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w[0]~0_combout\,
	datab => \ALT_INV_InputB[25]~input_o\,
	datac => \ALT_INV_InputB[26]~input_o\,
	datad => \ALT_INV_InputB[23]~input_o\,
	dataf => \ALT_INV_InputB[24]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0));

-- Location: LABCELL_X22_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|wire_w267w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w267w[0]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0) & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w267w[0]~0_combout\);

-- Location: LABCELL_X27_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ = ( !\InputA[24]~input_o\ & ( !\InputA[23]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputA[23]~input_o\,
	dataf => \ALT_INV_InputA[24]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\);

-- Location: MLABCELL_X25_Y4_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\ = ( !\InputA[25]~input_o\ & ( !\InputA[29]~input_o\ & ( (!\InputA[30]~input_o\ & (!\InputA[26]~input_o\ & (!\InputA[27]~input_o\ & !\InputA[28]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputA[30]~input_o\,
	datab => \ALT_INV_InputA[26]~input_o\,
	datac => \ALT_INV_InputA[27]~input_o\,
	datad => \ALT_INV_InputA[28]~input_o\,
	datae => \ALT_INV_InputA[25]~input_o\,
	dataf => \ALT_INV_InputA[29]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\);

-- Location: LABCELL_X27_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~0_combout\) # 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~2_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~3_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w[0]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~3_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w[0]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\);

-- Location: LABCELL_X24_Y3_N0
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~38_cout\);

-- Location: LABCELL_X24_Y3_N3
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\ = SUM(( (!\InputB[23]~input_o\) # ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[23]~input_o\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~38_cout\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~30\ = CARRY(( (!\InputB[23]~input_o\) # ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[23]~input_o\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \ALT_INV_InputB[23]~input_o\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	dataf => \ALT_INV_InputA[23]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~38_cout\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~30\);

-- Location: LABCELL_X24_Y3_N6
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\ = SUM(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[24]~input_o\) ) + ( (!\InputB[24]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~30\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~34\ = CARRY(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[24]~input_o\) ) + ( (!\InputB[24]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[24]~input_o\,
	dataf => \ALT_INV_InputB[24]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~30\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~34\);

-- Location: LABCELL_X24_Y3_N9
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ = SUM(( (!\InputB[25]~input_o\) # ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[25]~input_o\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~34\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~22\ = CARRY(( (!\InputB[25]~input_o\) # ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[25]~input_o\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputB[25]~input_o\,
	dataf => \ALT_INV_InputA[25]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~34\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~22\);

-- Location: LABCELL_X24_Y3_N12
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\ = SUM(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[26]~input_o\) ) + ( (!\InputB[26]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~18\ = CARRY(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[26]~input_o\) ) + ( (!\InputB[26]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[26]~input_o\,
	dataf => \ALT_INV_InputB[26]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~22\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~18\);

-- Location: LABCELL_X24_Y3_N15
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~25_sumout\ = SUM(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[27]~input_o\) ) + ( (!\InputB[27]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~18\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~26\ = CARRY(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[27]~input_o\) ) + ( (!\InputB[27]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[27]~input_o\,
	dataf => \ALT_INV_InputB[27]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~18\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~25_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~26\);

-- Location: LABCELL_X24_Y3_N18
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\ = SUM(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[28]~input_o\) ) + ( (!\InputB[28]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~26\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~6\ = CARRY(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[28]~input_o\) ) + ( (!\InputB[28]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[28]~input_o\,
	dataf => \ALT_INV_InputB[28]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~26\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~6\);

-- Location: LABCELL_X24_Y3_N21
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9_sumout\ = SUM(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[29]~input_o\) ) + ( (!\InputB[29]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~6\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~10\ = CARRY(( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[29]~input_o\) ) + ( (!\InputB[29]~input_o\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100111100000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[29]~input_o\,
	dataf => \ALT_INV_InputB[29]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~6\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~10\);

-- Location: LABCELL_X24_Y3_N24
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13_sumout\ = SUM(( (!\InputB[30]~input_o\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0))) ) + ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[30]~input_o\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~10\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~14\ = CARRY(( (!\InputB[30]~input_o\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0))) ) + ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[30]~input_o\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000001111111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datad => \ALT_INV_InputB[30]~input_o\,
	dataf => \ALT_INV_InputA[30]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~10\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~14\);

-- Location: LABCELL_X24_Y3_N27
\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~14\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\);

-- Location: LABCELL_X23_Y3_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9_sumout\ & !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~9_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~13_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~5_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\);

-- Location: LABCELL_X24_Y3_N30
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~34_cout\);

-- Location: LABCELL_X24_Y3_N33
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\ = SUM(( (\InputB[23]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( (!\InputA[23]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~34_cout\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~26\ = CARRY(( (\InputB[23]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( (!\InputA[23]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datad => \ALT_INV_InputB[23]~input_o\,
	dataf => \ALT_INV_InputA[23]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~34_cout\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~26\);

-- Location: LABCELL_X24_Y3_N36
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\ = SUM(( (!\InputA[24]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[24]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~26\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~30\ = CARRY(( (!\InputA[24]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[24]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011000000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[24]~input_o\,
	dataf => \ALT_INV_InputB[24]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~26\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~30\);

-- Location: LABCELL_X24_Y3_N39
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ = SUM(( (\InputB[25]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( (!\InputA[25]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~30\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~18\ = CARRY(( (\InputB[25]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( (!\InputA[25]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputB[25]~input_o\,
	dataf => \ALT_INV_InputA[25]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~30\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~18\);

-- Location: LABCELL_X24_Y3_N42
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\ = SUM(( (!\InputA[26]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[26]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~18\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~14\ = CARRY(( (!\InputA[26]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[26]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011000000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[26]~input_o\,
	dataf => \ALT_INV_InputB[26]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~18\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~14\);

-- Location: LABCELL_X24_Y3_N45
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~21_sumout\ = SUM(( (!\InputA[27]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[27]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~14\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~22\ = CARRY(( (!\InputA[27]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[27]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011000000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[27]~input_o\,
	dataf => \ALT_INV_InputB[27]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~14\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~21_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~22\);

-- Location: LABCELL_X24_Y3_N48
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1_sumout\ = SUM(( (!\InputA[28]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[28]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~2\ = CARRY(( (!\InputA[28]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[28]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011000000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[28]~input_o\,
	dataf => \ALT_INV_InputB[28]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~22\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~2\);

-- Location: LABCELL_X24_Y3_N51
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\ = SUM(( (!\InputA[29]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[29]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~2\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~6\ = CARRY(( (!\InputA[29]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( (\InputB[29]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011000000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputA[29]~input_o\,
	dataf => \ALT_INV_InputB[29]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~2\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~6\);

-- Location: LABCELL_X24_Y3_N54
\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9_sumout\ = SUM(( (\InputB[30]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)))) ) + ( (!\InputA[30]~input_o\) # (\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datad => \ALT_INV_InputB[30]~input_o\,
	dataf => \ALT_INV_InputA[30]~input_o\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~6\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9_sumout\);

-- Location: LABCELL_X23_Y3_N36
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9_sumout\ & !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~9_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~5_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\);

-- Location: LABCELL_X23_Y3_N51
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~21_sumout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~25_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~21_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~25_sumout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111110001010110111111000101011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~21_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4));

-- Location: LABCELL_X23_Y3_N42
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\ 
-- & \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\) # (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~17_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\);

-- Location: LABCELL_X23_Y3_N30
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000111010100000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[3]~2_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~17_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\);

-- Location: LABCELL_X23_Y3_N0
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) 
-- # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~29_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~33_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\);

-- Location: LABCELL_X27_Y4_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_w248w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w248w[0]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\) # (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~1_combout\) # 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_dataa_range77w78w[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_dataa_range77w78w[0]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w248w[0]~0_combout\);

-- Location: LABCELL_X22_Y4_N9
\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w267w[0]~0_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_w248w[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w248w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w267w[0]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\);

-- Location: LABCELL_X23_Y3_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9_sumout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~9_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~5_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\);

-- Location: LABCELL_X23_Y3_N57
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\) 
-- # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~29_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~25_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\);

-- Location: LABCELL_X23_Y3_N39
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9_sumout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~9_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~5_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\);

-- Location: LABCELL_X23_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[1]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_rbarrel_shift_data[25]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\);

-- Location: LABCELL_X22_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ 
-- & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25]~0_combout\);

-- Location: FF_X22_Y4_N8
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w267w[0]~0_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25]~0_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25));

-- Location: FF_X22_Y4_N26
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25]~0_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w248w[0]~0_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25));

-- Location: LABCELL_X22_Y4_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & \InputB[22]~input_o\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( \InputB[22]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputB[22]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22));

-- Location: LABCELL_X22_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[24]~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[24]~feeder_combout\);

-- Location: LABCELL_X27_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22) = ( \InputA[22]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[22]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22));

-- Location: LABCELL_X23_Y4_N21
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22)))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\);

-- Location: LABCELL_X23_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[22]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_rbarrel_shift_data[25]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[1]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\);

-- Location: LABCELL_X22_Y4_N21
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24]~1_combout\);

-- Location: FF_X22_Y4_N38
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[24]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24]~1_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24));

-- Location: FF_X22_Y4_N23
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24]~1_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24));

-- Location: LABCELL_X22_Y4_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21) = (\InputB[21]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputB[21]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21));

-- Location: LABCELL_X22_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[23]~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[23]~feeder_combout\);

-- Location: LABCELL_X23_Y3_N48
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\ & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\ & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110010001000100111001000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~33_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1));

-- Location: LABCELL_X27_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21) = ( \InputA[21]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[21]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21));

-- Location: LABCELL_X22_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\);

-- Location: LABCELL_X23_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\))))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111111010000000111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[22]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\);

-- Location: LABCELL_X23_Y3_N3
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~25_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0));

-- Location: LABCELL_X22_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1))))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & \inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000010000000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_rbarrel_shift_data[25]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~5_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23]~2_combout\);

-- Location: FF_X22_Y4_N59
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[23]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23]~2_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23));

-- Location: FF_X22_Y4_N2
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23]~2_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23));

-- Location: MLABCELL_X21_Y4_N21
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20) = ( \InputB[20]~input_o\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	dataf => \ALT_INV_InputB[20]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20));

-- Location: LABCELL_X22_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20) = ( \InputA[20]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[20]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20));

-- Location: MLABCELL_X21_Y4_N39
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\);

-- Location: LABCELL_X23_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\))))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0))))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[22]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_rbarrel_shift_data[25]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\);

-- Location: MLABCELL_X21_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22]~3_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22]~3_combout\);

-- Location: FF_X21_Y4_N23
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(20),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22]~3_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22));

-- Location: FF_X21_Y4_N38
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22]~3_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(20),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22));

-- Location: LABCELL_X27_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19) = ( \InputA[19]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[19]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19));

-- Location: LABCELL_X22_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( (\InputB[19]~input_o\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( \InputB[19]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputB[19]~input_o\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19));

-- Location: LABCELL_X22_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\);

-- Location: LABCELL_X23_Y4_N27
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\))))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) 
-- & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0))))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[22]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\);

-- Location: LABCELL_X23_Y3_N6
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110101010110011111010101011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~17_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2));

-- Location: LABCELL_X23_Y3_N9
\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~17_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010101111110011001010111111111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~13_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~17_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3));

-- Location: LABCELL_X18_Y3_N24
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(21) = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001110000000000000111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(21));

-- Location: FF_X18_Y3_N26
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(21),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(19),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21));

-- Location: FF_X22_Y4_N14
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(19),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(21),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21));

-- Location: LABCELL_X19_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18) = (\InputB[18]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datad => \ALT_INV_InputB[18]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18));

-- Location: LABCELL_X27_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18) = ( \InputA[18]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[18]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18));

-- Location: LABCELL_X24_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\);

-- Location: LABCELL_X23_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) 
-- # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) 
-- & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0)))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) 
-- & (((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) 
-- & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\);

-- Location: LABCELL_X16_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(20) = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(20));

-- Location: FF_X19_Y4_N17
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(18),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(20),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20));

-- Location: FF_X16_Y4_N20
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(20),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(18),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20));

-- Location: LABCELL_X16_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( \InputB[17]~input_o\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & \InputB[17]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \ALT_INV_InputB[17]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17));

-- Location: LABCELL_X27_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17) = ( \InputA[17]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[17]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17));

-- Location: LABCELL_X18_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\);

-- Location: LABCELL_X24_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\) 
-- ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[17]~2_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\);

-- Location: LABCELL_X23_Y3_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( 
-- ((((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~5_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~9_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~13_sumout\)) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( 
-- ((((\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~1_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~9_sumout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111100111111010111111111111111111111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~5_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~1_sumout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~5_sumout\,
	datag => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~9_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\);

-- Location: LABCELL_X23_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[22]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_rbarrel_shift_data[25]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_rbarrel_shift_data[25]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[1]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[22]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\);

-- Location: LABCELL_X16_Y4_N27
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(19) = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2))))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000001110000000000000111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(19));

-- Location: FF_X16_Y4_N29
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(19),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19));

-- Location: LABCELL_X16_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[19]~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[19]~feeder_combout\);

-- Location: FF_X16_Y4_N26
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[19]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(19),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19));

-- Location: LABCELL_X18_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16) = ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & ( \InputA[16]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputA[16]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16));

-- Location: LABCELL_X19_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16) = (\InputB[16]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datac => \ALT_INV_InputB[16]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16));

-- Location: LABCELL_X19_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\);

-- Location: LABCELL_X24_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0)) ) 
-- ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\) ) 
-- ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[17]~2_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[16]~6_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\);

-- Location: LABCELL_X19_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(18) = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(18));

-- Location: FF_X19_Y4_N56
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(18),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18));

-- Location: FF_X19_Y4_N14
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(18),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18));

-- Location: LABCELL_X18_Y3_N39
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15) = ( \InputB[15]~input_o\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	dataf => \ALT_INV_InputB[15]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15));

-- Location: LABCELL_X17_Y3_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15) = ( \InputA[15]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_InputA[15]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15));

-- Location: LABCELL_X18_Y3_N36
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\);

-- Location: LABCELL_X24_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\) 
-- ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[16]~6_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[17]~2_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\);

-- Location: LABCELL_X18_Y3_N54
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(17) = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) # ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2))))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000101010000010100010000000001010001010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(17));

-- Location: FF_X18_Y3_N56
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(17),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(15),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17));

-- Location: FF_X18_Y3_N41
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(15),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(17),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17));

-- Location: LABCELL_X16_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( \InputB[14]~input_o\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & \InputB[14]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \ALT_INV_InputB[14]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14));

-- Location: LABCELL_X16_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[16]~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[16]~feeder_combout\);

-- Location: LABCELL_X13_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14) = ( \InputA[14]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_InputA[14]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14));

-- Location: LABCELL_X16_Y4_N9
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\);

-- Location: LABCELL_X24_Y4_N27
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\) 
-- ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) ) 
-- ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[17]~2_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[16]~6_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\);

-- Location: LABCELL_X16_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(16) = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ & 
-- ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(16));

-- Location: FF_X16_Y4_N8
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[16]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(16),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16));

-- Location: FF_X16_Y4_N2
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w\(16),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16));

-- Location: LABCELL_X16_Y4_N39
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( \InputB[13]~input_o\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & \InputB[13]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datad => \ALT_INV_InputB[13]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13));

-- Location: LABCELL_X16_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[15]~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[15]~feeder_combout\);

-- Location: LABCELL_X16_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13) = (\InputA[13]~input_o\ & !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputA[13]~input_o\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13));

-- Location: LABCELL_X16_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13) & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\);

-- Location: LABCELL_X24_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\) 
-- ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[16]~6_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\);

-- Location: LABCELL_X16_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15]~4_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15]~4_combout\);

-- Location: FF_X16_Y4_N35
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[15]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15]~4_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15));

-- Location: FF_X16_Y4_N50
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15]~4_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15));

-- Location: LABCELL_X19_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12) = (\InputB[12]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datac => \ALT_INV_InputB[12]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12));

-- Location: LABCELL_X16_Y4_N21
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12) = (\InputA[12]~input_o\ & !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputA[12]~input_o\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12));

-- Location: MLABCELL_X21_Y3_N39
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12) & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\);

-- Location: MLABCELL_X21_Y3_N54
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\);

-- Location: LABCELL_X19_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000010001100000000010001010000000001100111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14]~5_combout\);

-- Location: FF_X19_Y4_N32
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(12),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14]~5_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14));

-- Location: FF_X19_Y4_N2
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14]~5_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(12),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14));

-- Location: LABCELL_X17_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(0) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14)) ) + ( !VCC ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(14),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(14),
	cin => GND,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(0),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LABCELL_X17_Y4_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(1) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(15),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(15),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[0]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(1),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LABCELL_X17_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(2) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(16),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(16),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[1]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(2),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LABCELL_X17_Y4_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(3) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(17),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(17),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[2]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(3),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LABCELL_X17_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(4) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(18),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(18),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[3]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(4),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\);

-- Location: LABCELL_X17_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(5) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(19),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(19),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[4]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(5),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\);

-- Location: LABCELL_X17_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(6) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(20),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(20),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[5]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(6),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\);

-- Location: LABCELL_X17_Y4_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(7) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(21),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(21),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[6]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(7),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LABCELL_X17_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(8) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(22),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(22),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[7]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(8),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LABCELL_X17_Y4_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(9) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(23),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(23),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[8]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(9),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LABCELL_X17_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(10) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(24),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(24),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[9]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(10),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LABCELL_X17_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(11) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(25),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(25),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[10]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(11),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LABCELL_X17_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(12) = SUM(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella[11]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(12));

-- Location: FF_X17_Y4_N37
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe13~q\);

-- Location: LABCELL_X17_Y5_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~2_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~2_cout\);

-- Location: LABCELL_X17_Y5_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(0) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~2_cout\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~2_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(14),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(14),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~2_cout\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(0),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LABCELL_X17_Y5_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(1) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(15),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(15),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[0]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(1),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LABCELL_X17_Y5_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(2) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(16),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(16),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[1]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(2),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LABCELL_X17_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(3) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(17),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(17),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[2]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(3),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LABCELL_X17_Y5_N15
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(4) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(18),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(18),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[3]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(4),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\);

-- Location: LABCELL_X17_Y5_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(5) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(19),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(19),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[4]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(5),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\);

-- Location: LABCELL_X17_Y5_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(6) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(20),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(20),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[5]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(6),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\);

-- Location: LABCELL_X17_Y5_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(7) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(21),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(21),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[6]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(7),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LABCELL_X17_Y5_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(8) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(22),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(22),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[7]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(8),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LABCELL_X17_Y5_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(9) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(23),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(23),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[8]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(9),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LABCELL_X17_Y5_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(10) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(24),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(24),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[9]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(10),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LABCELL_X17_Y5_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(11) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(25),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(25),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[10]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(11),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LABCELL_X17_Y5_N39
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(12) = SUM(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\ = CARRY(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[11]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(12),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\);

-- Location: FF_X17_Y5_N41
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe13~q\);

-- Location: LABCELL_X17_Y5_N42
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(13) = SUM(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella[12]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(13));

-- Location: FF_X17_Y5_N44
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe14~q\);

-- Location: LABCELL_X18_Y3_N9
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11) = (\InputB[11]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \ALT_INV_InputB[11]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11));

-- Location: LABCELL_X17_Y3_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11) = ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & ( \InputA[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputA[11]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11));

-- Location: LABCELL_X17_Y3_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\);

-- Location: MLABCELL_X21_Y3_N12
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[11]~11_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\);

-- Location: LABCELL_X18_Y3_N18
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13]~18_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\)))))) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000000000000010100010001000001010101010100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\,
	datag => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13]~18_combout\);

-- Location: FF_X18_Y3_N20
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13]~18_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(13));

-- Location: LABCELL_X18_Y3_N27
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[13]~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[13]~feeder_combout\);

-- Location: FF_X18_Y3_N29
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[13]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13]~18_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(13));

-- Location: LABCELL_X27_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10) = ( \InputA[10]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[10]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10));

-- Location: LABCELL_X24_Y5_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( \InputB[10]~input_o\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( \InputB[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	dataf => \ALT_INV_InputB[10]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10));

-- Location: LABCELL_X23_Y3_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\);

-- Location: MLABCELL_X21_Y3_N42
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\) 
-- ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[10]~12_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[11]~11_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\);

-- Location: MLABCELL_X21_Y5_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12]~14_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\)))))) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000000000000110110000000001011111000000000001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\,
	datag => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12]~14_combout\);

-- Location: FF_X21_Y5_N2
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12]~14_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(12));

-- Location: LABCELL_X24_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[12]~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[12]~feeder_combout\);

-- Location: FF_X24_Y5_N14
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[12]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12]~14_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(12));

-- Location: MLABCELL_X21_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9) = (\InputB[9]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datac => \ALT_INV_InputB[9]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9));

-- Location: MLABCELL_X21_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[11]~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[11]~feeder_combout\);

-- Location: LABCELL_X27_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9) = ( \InputA[9]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[9]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9));

-- Location: MLABCELL_X21_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\);

-- Location: MLABCELL_X21_Y3_N24
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ 
-- & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[10]~12_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[9]~13_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[11]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\);

-- Location: MLABCELL_X21_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11]~10_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\)))))) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000000111010000000000111111000000000001110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\,
	datag => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11]~10_combout\);

-- Location: FF_X21_Y4_N56
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[11]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11]~10_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(11));

-- Location: FF_X21_Y4_N14
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11]~10_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(11));

-- Location: MLABCELL_X21_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8) = (\InputB[8]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101010001010100010101000101010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[8]~input_o\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8));

-- Location: LABCELL_X27_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8) = (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datad => \ALT_INV_InputA[8]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8));

-- Location: MLABCELL_X21_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\);

-- Location: MLABCELL_X21_Y3_N6
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\ 
-- & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[8]~14_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[9]~13_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[11]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[10]~12_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\);

-- Location: LABCELL_X19_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10]~6_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\)))))) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000000011000100010000001100110011000000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\,
	datag => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10]~6_combout\);

-- Location: FF_X19_Y4_N38
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10]~6_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(10));

-- Location: FF_X21_Y4_N59
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10]~6_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(10));

-- Location: LABCELL_X18_Y3_N6
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7) = ( \InputB[7]~input_o\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	dataf => \ALT_INV_InputB[7]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7));

-- Location: LABCELL_X23_Y3_N18
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[3]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000011101010000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[3]~2_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~17_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\);

-- Location: LABCELL_X27_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7) = ( \InputA[7]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[7]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7));

-- Location: LABCELL_X18_Y3_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7) & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\);

-- Location: MLABCELL_X21_Y3_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\) 
-- ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[9]~13_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[8]~14_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[10]~12_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\);

-- Location: LABCELL_X18_Y3_N30
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\);

-- Location: LABCELL_X18_Y3_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\)) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000011110000000011111111000100010000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[9]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~2_combout\);

-- Location: FF_X18_Y3_N8
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(7),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~2_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(9));

-- Location: FF_X18_Y3_N2
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[9]~2_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(7),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(9));

-- Location: MLABCELL_X21_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(6) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( \InputB[6]~input_o\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & \InputB[6]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \ALT_INV_InputB[6]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(6));

-- Location: LABCELL_X22_Y5_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6) = ( \InputA[6]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[6]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6));

-- Location: MLABCELL_X21_Y5_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(6)))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(6),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\);

-- Location: LABCELL_X22_Y3_N24
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[8]~14_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[9]~13_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\);

-- Location: MLABCELL_X21_Y5_N39
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~3_combout\);

-- Location: MLABCELL_X21_Y5_N18
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~3_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000100000001000000001111111111110001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[8]~3_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~4_combout\);

-- Location: FF_X21_Y5_N14
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(6),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~4_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(8));

-- Location: FF_X21_Y5_N20
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[8]~4_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(6),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(8));

-- Location: MLABCELL_X21_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(5) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0) & \InputB[5]~input_o\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( \InputB[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datac => \ALT_INV_InputB[5]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(5));

-- Location: MLABCELL_X21_Y5_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(5) = (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datad => \ALT_INV_InputA[5]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(5));

-- Location: MLABCELL_X21_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(5)))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(5),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(5),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\);

-- Location: LABCELL_X22_Y3_N18
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[8]~14_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\);

-- Location: MLABCELL_X21_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~5_combout\);

-- Location: MLABCELL_X21_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~6_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[7]~5_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~6_combout\);

-- Location: FF_X21_Y4_N32
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(5),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~6_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(7));

-- Location: FF_X21_Y4_N50
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[7]~6_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(5),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(7));

-- Location: LABCELL_X19_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4) = ( \InputB[4]~input_o\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	dataf => \ALT_INV_InputB[4]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4));

-- Location: LABCELL_X19_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4) = (\InputA[4]~input_o\ & !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputA[4]~input_o\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4));

-- Location: LABCELL_X19_Y4_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4) & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\);

-- Location: LABCELL_X22_Y3_N48
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\);

-- Location: LABCELL_X19_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111111010000110111111101000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~7_combout\);

-- Location: LABCELL_X19_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~7_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000100010000001100001111110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[6]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~8_combout\);

-- Location: FF_X19_Y4_N35
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(4),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~8_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(6));

-- Location: FF_X19_Y4_N20
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[6]~8_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(4),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(6));

-- Location: LABCELL_X22_Y5_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3) = ( \InputB[3]~input_o\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	dataf => \ALT_INV_InputB[3]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3));

-- Location: LABCELL_X27_Y4_N21
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3) = ( \InputA[3]~input_o\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	dataf => \ALT_INV_InputA[3]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3));

-- Location: LABCELL_X22_Y5_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3) & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\);

-- Location: LABCELL_X22_Y3_N30
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[3]~19_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\);

-- Location: LABCELL_X18_Y3_N33
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~9_combout\);

-- Location: LABCELL_X18_Y3_N51
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\);

-- Location: LABCELL_X22_Y5_N36
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~9_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[5]~9_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~10_combout\);

-- Location: FF_X22_Y5_N38
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~10_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(5));

-- Location: LABCELL_X22_Y5_N39
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[5]~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[5]~feeder_combout\);

-- Location: FF_X22_Y5_N41
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[5]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[5]~10_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(5));

-- Location: LABCELL_X22_Y5_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2) = (\InputB[2]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datad => \ALT_INV_InputB[2]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2));

-- Location: LABCELL_X22_Y5_N6
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[4]~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[4]~feeder_combout\);

-- Location: LABCELL_X22_Y5_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2) = ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & ( \InputA[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputA[2]~input_o\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2));

-- Location: LABCELL_X22_Y5_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2) & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\);

-- Location: LABCELL_X22_Y3_N36
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[3]~19_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[2]~20_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\);

-- Location: MLABCELL_X21_Y5_N36
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~11_combout\);

-- Location: MLABCELL_X21_Y5_N9
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\);

-- Location: MLABCELL_X21_Y5_N42
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~12_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~11_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\)))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~11_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110100111101000011010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[4]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~12_combout\);

-- Location: FF_X22_Y5_N8
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[4]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~12_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(4));

-- Location: FF_X21_Y5_N44
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[4]~12_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(4));

-- Location: LABCELL_X22_Y5_N21
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1) = (\InputB[1]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \ALT_INV_InputB[1]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1));

-- Location: LABCELL_X23_Y5_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1) = ( !\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & ( \InputA[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputA[1]~input_o\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1));

-- Location: LABCELL_X22_Y5_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\);

-- Location: LABCELL_X22_Y3_N54
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~13_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[1]~21_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[3]~19_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[2]~20_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~13_combout\);

-- Location: MLABCELL_X21_Y4_N9
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~14_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~13_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~13_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~13_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[7]~17_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[15]~9_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~14_combout\);

-- Location: MLABCELL_X21_Y4_N3
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[23]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[19]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\);

-- Location: LABCELL_X22_Y5_N0
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~15_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~14_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[11]~13_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~14_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~15_combout\);

-- Location: FF_X22_Y5_N23
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1),
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~15_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(3));

-- Location: FF_X22_Y5_N2
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~15_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(3));

-- Location: LABCELL_X22_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0) = (\InputB[0]~input_o\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_datab_range80w81w\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_datab_range80w81w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datad => \ALT_INV_InputB[0]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0));

-- Location: LABCELL_X22_Y5_N18
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[2]~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[2]~feeder_combout\);

-- Location: LABCELL_X19_Y4_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0) = (!\inst|add_sub_altfp_add_sub_q2l_component|input_dataa_denormal_w~combout\ & \InputA[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_dataa_denormal_w~combout\,
	datad => \ALT_INV_InputA[0]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0));

-- Location: LABCELL_X22_Y5_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\);

-- Location: LABCELL_X22_Y3_N12
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~16_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(1) & \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[2]~20_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[1]~21_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[0]~22_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[3]~19_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~16_combout\);

-- Location: LABCELL_X19_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~17_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~16_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\)))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~16_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[14]~10_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[2]~16_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[6]~18_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~17_combout\);

-- Location: LABCELL_X19_Y4_N9
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[18]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[22]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\);

-- Location: LABCELL_X19_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~18_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~17_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~17_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[10]~14_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[2]~17_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~18_combout\);

-- Location: FF_X22_Y5_N20
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[2]~feeder_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~18_combout\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(2));

-- Location: FF_X19_Y4_N26
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[2]~18_combout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0),
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(2));

-- Location: LABCELL_X18_Y3_N48
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\)))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[21]~6_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[17]~7_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\);

-- Location: LABCELL_X23_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & ( ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001100000011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[0]~22_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[2]~20_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[1]~21_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[1]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\);

-- Location: LABCELL_X18_Y3_N42
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[9]~15_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[1]~21_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[5]~19_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[13]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\);

-- Location: MLABCELL_X21_Y5_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~0_combout\);

-- Location: FF_X21_Y5_N26
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(1));

-- Location: MLABCELL_X21_Y5_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101000101010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[17]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[1]~2_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~0_combout\);

-- Location: FF_X21_Y5_N29
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(1));

-- Location: MLABCELL_X21_Y5_N51
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010000001010000010100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[12]~12_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[8]~16_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\);

-- Location: LABCELL_X23_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~20_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\)) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[0]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo[1]~1_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010101010101010101010100001101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[1]~21_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo[1]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~3_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[0]~22_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~20_combout\);

-- Location: MLABCELL_X21_Y5_N30
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~20_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~20_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[3]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[4]~20_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~20_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[3]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\);

-- Location: MLABCELL_X21_Y5_N6
\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\)))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) & (((!\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(2) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000000100101001010100010111100101010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[20]~2_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range837w[16]~8_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\);

-- Location: MLABCELL_X21_Y5_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000001110000111100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~19_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~21_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\(0));

-- Location: FF_X21_Y5_N56
\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_exp_amb_mux_dffe15_wo316w331w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(0));

-- Location: MLABCELL_X21_Y5_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4)) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~21_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|result[0]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~19_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_result[0]~21_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|rbarrel_shift|ALT_INV_wire_rbarrel_shift_w_sbit_w_range881w[16]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\(0));

-- Location: FF_X21_Y5_N59
\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_exp_amb_mux_dffe15_wo323w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(0));

-- Location: LABCELL_X22_Y5_N54
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\);

-- Location: LABCELL_X22_Y3_N42
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\);

-- Location: LABCELL_X18_Y3_N15
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11)))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010110000000110101011000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(10),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(11),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(10),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(11),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\);

-- Location: MLABCELL_X21_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9) & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8))))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101000001010110010100000101011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(9),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(9),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(8),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(8),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\);

-- Location: MLABCELL_X21_Y3_N18
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\) # 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\);

-- Location: LABCELL_X22_Y5_N45
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0) & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000001000111110000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\);

-- Location: LABCELL_X19_Y3_N6
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ = 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\);

-- Location: MLABCELL_X21_Y3_N36
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~0_combout\);

-- Location: LABCELL_X19_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16) & (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011000000111000101100000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(16),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(17),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(17),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(16),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~2_combout\);

-- Location: LABCELL_X23_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\);

-- Location: LABCELL_X19_Y3_N12
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ & \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\)) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~3_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|zero~combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000001100110011001100000001000000010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|ALT_INV_zero~combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|ALT_INV_zero~combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[2]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~4_combout\);

-- Location: LABCELL_X19_Y3_N0
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ & ( ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101011111010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\);

-- Location: LABCELL_X19_Y3_N30
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[7]~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[7]~15_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\);

-- Location: LABCELL_X23_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[21]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[21]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\);

-- Location: MLABCELL_X21_Y3_N30
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\) # (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[13]~9_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[14]~8_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|zero~0_combout\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[15]~7_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100010001000100010001000110011001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|altpriority_encoder25|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[15]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[13]~9_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[14]~8_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\);

-- Location: LABCELL_X19_Y3_N18
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~14_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|q[1]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~12_combout\ & ( 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~2_combout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~2_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~13_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|ALT_INV_zero~combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder22|altpriority_encoder29|ALT_INV_q[1]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~12_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~14_combout\);

-- Location: LABCELL_X16_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14))))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010100000111001001010000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(13),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(13),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(14),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(14),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~9_combout\);

-- Location: MLABCELL_X21_Y3_N48
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[8]~14_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[10]~12_combout\ & ( 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~9_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[12]~10_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[11]~11_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[9]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100111111000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~9_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[9]~13_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[11]~11_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[12]~10_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[8]~14_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[10]~12_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\);

-- Location: LABCELL_X19_Y3_N9
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~5_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[4]~18_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[6]~16_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[5]~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100010001000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[6]~16_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[5]~17_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[4]~18_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~5_combout\);

-- Location: LABCELL_X22_Y3_N3
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[3]~19_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[2]~20_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[1]~21_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[0]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000111100001111000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[1]~21_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[0]~22_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[3]~19_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[2]~20_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\);

-- Location: LABCELL_X23_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22))))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(22),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(21),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w\(22),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w\(21),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~7_combout\);

-- Location: LABCELL_X24_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[19]~4_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[20]~5_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[16]~6_combout\ & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[18]~3_combout\ & !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~7_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_trailing_zeros_cnt_data[17]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011110000101000001111000000000000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[18]~3_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~7_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[16]~6_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[17]~2_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[19]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_trailing_zeros_cnt_data[20]~5_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\);

-- Location: LABCELL_X22_Y3_N6
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~5_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~6_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~8_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~5_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|zero~combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~10_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011101010111010101101010001111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|ALT_INV_zero~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~10_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~5_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~8_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~11_combout\);

-- Location: LABCELL_X19_Y3_N36
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~26_cout\);

-- Location: LABCELL_X19_Y3_N39
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~17_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~11_combout\ ) + ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~26_cout\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~18\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[0]~11_combout\ ) + ( ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~29_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~25_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010000010000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[0]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~29_sumout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~26_cout\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~17_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~18\);

-- Location: LABCELL_X19_Y3_N42
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~21_sumout\ = SUM(( ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\) ) + ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~14_combout\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~18\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~22\ = CARRY(( ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~33_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~29_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\) ) + ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~14_combout\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~33_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~14_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~18\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~21_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~22\);

-- Location: LABCELL_X19_Y3_N45
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\ = SUM(( ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\) ) + ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~4_combout\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~6\ = CARRY(( ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~21_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|op_1~17_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\) ) + ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[2]~4_combout\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_diff_abs_exceed_max_w_range286w288w[0]~4_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub2|auto_generated|ALT_INV_op_1~17_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~21_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[2]~4_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~22\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~6\);

-- Location: LABCELL_X19_Y3_N48
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\ = SUM(( (((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\) # 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~6\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~10\ = CARRY(( (((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\) # 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(3) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|ALT_INV_zero~combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(3),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~6\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~10\);

-- Location: LABCELL_X19_Y3_N51
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~13_sumout\ = SUM(( (((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~10\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~14\ = CARRY(( (((!\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|q[1]~1_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|zero~combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|zero~combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|zero~0_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|rshift_distance_dffe13_wo\(4) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder25|altpriority_encoder28|ALT_INV_zero~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder23|altpriority_encoder26|ALT_INV_zero~combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|altpriority_encoder21|altpriority_encoder24|ALT_INV_zero~combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_cnt|ALT_INV_q[1]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rshift_distance_dffe13_wo\(4),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~10\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~13_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~14\);

-- Location: LABCELL_X19_Y3_N54
\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~14\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\);

-- Location: LABCELL_X19_Y3_N24
\inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_limit_comparator|auto_generated|op_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\ ) 
-- ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~5_sumout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~9_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~1_sumout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~17_sumout\ 
-- & \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~21_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|op_1~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~17_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~13_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~21_sumout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~5_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub3|auto_generated|ALT_INV_op_1~9_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\);

-- Location: FF_X19_Y3_N26
\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|trailing_zeros_limit_comparator|auto_generated|op_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe1~q\);

-- Location: LABCELL_X18_Y5_N51
\inst|add_sub_altfp_add_sub_q2l_component|borrow_w\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|borrow_w~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe1~q\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|datab_sign_dffe1~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\ $ (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub_dffe1~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110101111010111111010111110101111010111111010111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_sign_dffe1~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe1~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_dffe1~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_sign_dffe1~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|borrow_w~combout\);

-- Location: LABCELL_X19_Y5_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~6_cout\ = CARRY(( VCC ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|borrow_w~combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_borrow_w~combout\,
	cin => GND,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~6_cout\);

-- Location: LABCELL_X19_Y5_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(0) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(0)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(0) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~6_cout\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(0)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(0) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(0),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~6_cout\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(0),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LABCELL_X19_Y5_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(1) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(1) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(1)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(1) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(1)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(1),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[0]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(1),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LABCELL_X19_Y5_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(2) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(2)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(2) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(2)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(2) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(2),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[1]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(2),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LABCELL_X19_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(3) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(3)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(3) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(3)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(3) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(3),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[2]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(3),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LABCELL_X19_Y5_N15
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(4) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(4) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(4)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(4) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(4)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(4),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[3]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(4),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\);

-- Location: LABCELL_X19_Y5_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(5) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(5) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(5)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(5) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(5)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(5),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(5),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[4]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(5),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\);

-- Location: LABCELL_X19_Y5_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(6) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(6) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(6)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(6) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(6)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(6),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(6),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[5]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(6),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\);

-- Location: LABCELL_X19_Y5_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(7) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(7)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(7) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(7)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(7) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(7),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(7),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[6]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(7),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LABCELL_X19_Y5_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(8) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(8) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(8)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(8) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(8)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(8),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(8),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[7]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(8),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LABCELL_X19_Y5_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(9) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(9) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(9)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(9) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(9)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(9),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(9),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[8]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(9),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LABCELL_X19_Y5_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(10) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(10)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(10) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(10)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(10) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(10),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(10),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[9]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(10),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LABCELL_X19_Y5_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(11) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(11) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(11)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(11) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(11)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(11),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(11),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[10]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(11),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LABCELL_X19_Y5_N39
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(12) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(12)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(12) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(12)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(12) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(12),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(12),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[11]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(12),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\);

-- Location: LABCELL_X19_Y5_N42
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(13) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(13)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(13) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(13)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(13) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(13),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(13),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[12]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(13),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\);

-- Location: LABCELL_X19_Y5_N45
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~1_sumout\);

-- Location: FF_X19_Y5_N46
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y5_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(0) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14)) ) + ( !VCC ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(14),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(14),
	cin => GND,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(0),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LABCELL_X16_Y5_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(1) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(15),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(15),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[0]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(1),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LABCELL_X16_Y5_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(2) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(16),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(16),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[1]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(2),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LABCELL_X16_Y5_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(3) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(17),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(17),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[2]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(3),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LABCELL_X16_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(4) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(18),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(18),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[3]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(4),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\);

-- Location: LABCELL_X16_Y5_N15
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(5) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(19),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(19),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[4]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(5),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\);

-- Location: LABCELL_X16_Y5_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(6) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(20),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(20),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[5]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(6),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\);

-- Location: LABCELL_X16_Y5_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(7) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(21),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(21),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[6]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(7),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LABCELL_X16_Y5_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(8) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(22),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(22),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[7]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(8),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LABCELL_X16_Y5_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(9) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(23),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(23),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[8]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(9),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LABCELL_X16_Y5_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(10) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(24),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(24),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[9]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(10),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LABCELL_X16_Y5_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(11) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(25),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(25),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[10]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(11),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LABCELL_X16_Y5_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(12) = SUM(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\ = CARRY(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[11]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(12),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\);

-- Location: LABCELL_X16_Y5_N39
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(13) = SUM(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella[12]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(13));

-- Location: FF_X16_Y5_N40
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe14~q\);

-- Location: LABCELL_X18_Y5_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~6_cout\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|borrow_w~combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_borrow_w~combout\,
	cin => GND,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~6_cout\);

-- Location: LABCELL_X18_Y5_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(0) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(0)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(0) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~6_cout\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(0)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(0) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(0),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~6_cout\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(0),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LABCELL_X18_Y5_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(1) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(1) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(1)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(1) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(1)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(1),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[0]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(1),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LABCELL_X18_Y5_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(2) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(2)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(2) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(2)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(2) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(2),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[1]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(2),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LABCELL_X18_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(3) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(3)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(3) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(3)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(3) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(3),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[2]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(3),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LABCELL_X18_Y5_N15
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(4) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(4)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(4) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(4)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(4) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(4),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[3]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(4),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\);

-- Location: LABCELL_X18_Y5_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(5) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(5)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(5) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(5)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(5) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(5),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(5),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[4]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(5),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\);

-- Location: LABCELL_X18_Y5_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(6) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(6)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(6) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(6)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(6) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(6),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(6),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[5]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(6),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\);

-- Location: LABCELL_X18_Y5_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(7) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(7) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(7)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(7) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(7)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(7),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(7),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[6]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(7),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LABCELL_X18_Y5_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(8) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(8)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(8) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(8)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(8) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(8),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(8),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[7]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(8),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LABCELL_X18_Y5_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(9) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(9) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(9)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(9) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(9)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(9),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(9),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[8]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(9),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LABCELL_X18_Y5_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(10) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(10) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(10)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(10) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(10)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(10),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(10),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[9]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(10),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LABCELL_X18_Y5_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(11) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(11)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(11) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(11)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(11) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(11),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(11),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[10]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(11),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LABCELL_X18_Y5_N39
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(12) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(12)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(12) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(12)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(12) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(12),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(12),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[11]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(12),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\);

-- Location: LABCELL_X18_Y5_N42
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(13) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(13) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(13) $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(13) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(13) $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(13),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(13),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[12]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(13),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\);

-- Location: LABCELL_X18_Y5_N45
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~1_sumout\);

-- Location: FF_X18_Y5_N47
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella[13]~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0));

-- Location: LABCELL_X17_Y5_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe14~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe14~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe14~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe14~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\);

-- Location: FF_X16_Y5_N38
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe13~q\);

-- Location: LABCELL_X18_Y4_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~2_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~2_cout\);

-- Location: LABCELL_X18_Y4_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(0) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~2_cout\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(14)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(14) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~2_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(14),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(14),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~2_cout\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(0),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\);

-- Location: LABCELL_X18_Y4_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(1) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(15)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(15) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(15),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(15),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[0]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(1),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\);

-- Location: LABCELL_X18_Y4_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(2) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(16)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(16) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(16),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(16),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[1]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(2),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\);

-- Location: LABCELL_X18_Y4_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(3) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(17) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(17)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(17),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(17),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[2]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(3),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\);

-- Location: LABCELL_X18_Y4_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(4) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(18)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(18) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(18),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(18),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[3]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(4),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\);

-- Location: LABCELL_X18_Y4_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(5) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(19) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(19)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(19),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(19),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[4]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(5),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\);

-- Location: LABCELL_X18_Y4_N39
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(6) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(20) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(20)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(20),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(20),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[5]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(6),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\);

-- Location: LABCELL_X18_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(7) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(21) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(21)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(21),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(21),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[6]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(7),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\);

-- Location: LABCELL_X18_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(8) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(22) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(22)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(22),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(22),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[7]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(8),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\);

-- Location: LABCELL_X18_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(9) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(23)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(23) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(23),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(23),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[8]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(9),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\);

-- Location: LABCELL_X18_Y4_N51
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(10) = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(24)) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(24) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(24),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(24),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[9]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(10),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\);

-- Location: LABCELL_X18_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(11) = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|datab_man_dffe1\(25) ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|dataa_man_dffe1\(25)) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_man_dffe1\(25),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_datab_man_dffe1\(25),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[10]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(11),
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\);

-- Location: LABCELL_X18_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(12) = SUM(( GND ) + ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella[11]~COUT\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(12));

-- Location: FF_X18_Y4_N59
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13~q\);

-- Location: LABCELL_X17_Y5_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe14~q\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe14~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe14~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe14~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\);

-- Location: LABCELL_X17_Y5_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe13~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe13~q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe13~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe13~q\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe13~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe13~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe13~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe13~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe13~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe13~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe13~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\);

-- Location: FF_X17_Y6_N2
\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1));

-- Location: FF_X18_Y5_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4~q\);

-- Location: FF_X18_Y5_N16
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5~q\);

-- Location: FF_X19_Y5_N16
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5~q\);

-- Location: FF_X19_Y5_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\);

-- Location: LABCELL_X19_Y6_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[3]~21_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5~q\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5~q\)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe4~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe5~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe5~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[3]~21_combout\);

-- Location: FF_X19_Y6_N38
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(3));

-- Location: FF_X19_Y5_N19
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6~q\);

-- Location: FF_X18_Y5_N19
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\);

-- Location: LABCELL_X19_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[4]~20_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6~q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5~q\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe5~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe6~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe5~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe5~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe6~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[4]~20_combout\);

-- Location: FF_X19_Y6_N14
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\);

-- Location: FF_X18_Y5_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe3~q\);

-- Location: FF_X19_Y5_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe3~q\);

-- Location: LABCELL_X19_Y5_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe3~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe3~q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe3~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe3~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe3~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\);

-- Location: LABCELL_X19_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[2]~22_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4~q\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe4~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe4~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100111001000100010011101110111001001110111011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe4~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[2]~22_combout\);

-- Location: FF_X19_Y6_N8
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(2));

-- Location: FF_X19_Y5_N22
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe7~q\);

-- Location: FF_X18_Y5_N22
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\);

-- Location: LABCELL_X19_Y6_N54
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[5]~19_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe7~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe7~q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe6~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe7~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe6~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe6~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe7~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[5]~19_combout\);

-- Location: FF_X19_Y6_N56
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(5));

-- Location: FF_X18_Y5_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9~q\);

-- Location: FF_X19_Y5_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9~q\);

-- Location: FF_X19_Y5_N25
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe8~q\);

-- Location: FF_X18_Y5_N25
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\);

-- Location: LABCELL_X19_Y6_N42
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[7]~17_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9~q\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9~q\)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe8~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe8~q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe9~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe9~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe8~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe8~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[7]~17_combout\);

-- Location: FF_X19_Y6_N44
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\);

-- Location: FF_X19_Y5_N31
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe10~q\);

-- Location: FF_X18_Y5_N32
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\);

-- Location: LABCELL_X19_Y6_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[8]~16_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe10~q\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe10~q\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9~q\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe9~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe9~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe9~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe10~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe9~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe10~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[8]~16_combout\);

-- Location: FF_X19_Y6_N2
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\);

-- Location: FF_X19_Y5_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe11~q\);

-- Location: FF_X18_Y5_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe11~q\);

-- Location: MLABCELL_X15_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[9]~15_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe11~q\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe11~q\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe10~q\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe10~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe10~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe11~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe10~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe11~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[9]~15_combout\);

-- Location: FF_X19_Y6_N47
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[9]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9));

-- Location: LABCELL_X19_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[6]~18_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe8~q\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe8~q\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe7~q\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe7~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe8~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe7~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe8~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe7~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[6]~18_combout\);

-- Location: FF_X19_Y6_N20
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[6]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y6_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\ & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\ & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(9),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\);

-- Location: LABCELL_X19_Y6_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(3) & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\ & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(2) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(5),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\);

-- Location: FF_X17_Y4_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe12~q\);

-- Location: FF_X17_Y5_N37
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe12~q\);

-- Location: FF_X18_Y4_N55
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe12~q\);

-- Location: FF_X16_Y5_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12~q\);

-- Location: MLABCELL_X15_Y5_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe12~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe12~q\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe12~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe12~q\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe12~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe12~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe12~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe12~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe12~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe12~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe12~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\);

-- Location: LABCELL_X16_Y6_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2\(25) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2\(25));

-- Location: FF_X17_Y6_N35
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25));

-- Location: FF_X18_Y4_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe3~q\);

-- Location: FF_X17_Y4_N8
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe3~q\);

-- Location: LABCELL_X17_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe3~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe3~q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe3~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe3~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe3~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\);

-- Location: FF_X17_Y4_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe4~q\);

-- Location: FF_X18_Y4_N32
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe4~q\);

-- Location: LABCELL_X17_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe4~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe4~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe4~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\);

-- Location: FF_X16_Y5_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe4~q\);

-- Location: FF_X17_Y5_N14
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe4~q\);

-- Location: LABCELL_X16_Y5_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe4~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe4~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe4~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\);

-- Location: FF_X16_Y5_N8
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe3~q\);

-- Location: FF_X17_Y5_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe3~q\);

-- Location: LABCELL_X16_Y5_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe3~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe3~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe3~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe3~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe3~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\);

-- Location: LABCELL_X16_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[16]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[16]~8_combout\);

-- Location: FF_X17_Y6_N50
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[16]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16));

-- Location: FF_X17_Y5_N16
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe5~q\);

-- Location: FF_X16_Y5_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe5~q\);

-- Location: LABCELL_X16_Y6_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe5~q\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe5~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe5~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe5~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\);

-- Location: FF_X18_Y4_N35
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe5~q\);

-- Location: FF_X17_Y4_N14
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe5~q\);

-- Location: LABCELL_X17_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe5~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe5~q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe5~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe5~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe5~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\);

-- Location: LABCELL_X16_Y6_N57
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[17]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[3]~8_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[3]~7_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[17]~7_combout\);

-- Location: FF_X17_Y6_N32
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[17]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\);

-- Location: FF_X17_Y5_N4
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe1~q\);

-- Location: FF_X16_Y5_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe1~q\);

-- Location: LABCELL_X16_Y6_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe1~q\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe1~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe1~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\);

-- Location: FF_X17_Y4_N5
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe2~q\);

-- Location: FF_X18_Y4_N26
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe2~q\);

-- Location: LABCELL_X17_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe2~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe2~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe2~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe2~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe2~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\);

-- Location: FF_X18_Y4_N23
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe1~q\);

-- Location: FF_X17_Y4_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe1~q\);

-- Location: LABCELL_X18_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe1~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe1~q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe1~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe1~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe1~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\);

-- Location: FF_X16_Y5_N5
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe2~q\);

-- Location: FF_X17_Y5_N7
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe2~q\);

-- Location: LABCELL_X16_Y5_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe2~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe2~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe2~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe2~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe2~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\);

-- Location: LABCELL_X16_Y6_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[14]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[14]~10_combout\);

-- Location: FF_X17_Y6_N53
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[14]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14));

-- Location: FF_X19_Y5_N44
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe14~q\);

-- Location: FF_X18_Y5_N44
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe14~q\);

-- Location: MLABCELL_X15_Y6_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[13]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe14~q\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe14~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[0]~10_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe14~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[0]~11_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe14~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[13]~11_combout\);

-- Location: FF_X18_Y6_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[13]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\);

-- Location: FF_X19_Y5_N40
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13~q\);

-- Location: FF_X18_Y5_N40
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\);

-- Location: MLABCELL_X15_Y6_N45
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[12]~12_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe14~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe14~q\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe14~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe14~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe13~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe14~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe14~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe13~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[12]~12_combout\);

-- Location: FF_X15_Y6_N46
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12));

-- Location: LABCELL_X16_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[15]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[2]~8_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[1]~9_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[1]~10_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[2]~9_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[15]~9_combout\);

-- Location: FF_X17_Y6_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[15]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y6_N36
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16) & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16) & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\) 
-- ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16) 
-- & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\ & \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & 
-- ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000000010000000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(16),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(14),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(12),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~2_combout\);

-- Location: FF_X16_Y5_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe10~q\);

-- Location: FF_X19_Y5_N47
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella[13]~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a\(0));

-- Location: FF_X17_Y5_N31
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe10~q\);

-- Location: LABCELL_X19_Y5_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe10~q\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe10~q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe10~q\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a\(0) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe10~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe10~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe10~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe10~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\);

-- Location: FF_X18_Y4_N47
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe9~q\);

-- Location: FF_X17_Y4_N25
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe9~q\);

-- Location: LABCELL_X18_Y4_N9
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe9~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe9~q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe9~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe9~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe9~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\);

-- Location: FF_X17_Y4_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe10~q\);

-- Location: FF_X18_Y4_N50
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe10~q\);

-- Location: LABCELL_X18_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe10~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe10~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe10~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe10~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe10~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\);

-- Location: FF_X16_Y5_N26
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe9~q\);

-- Location: FF_X17_Y5_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe9~q\);

-- Location: LABCELL_X16_Y5_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe9~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe9~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe9~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe9~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe9~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\);

-- Location: LABCELL_X16_Y6_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[22]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[22]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[22]~4_combout\);

-- Location: FF_X17_Y6_N44
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[22]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\);

-- Location: FF_X16_Y5_N22
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe8~q\);

-- Location: FF_X17_Y5_N25
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe8~q\);

-- Location: LABCELL_X18_Y5_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe8~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe8~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe8~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe8~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe8~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe8~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\);

-- Location: FF_X18_Y4_N43
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe8~q\);

-- Location: FF_X17_Y4_N23
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe8~q\);

-- Location: LABCELL_X16_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe8~q\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe8~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe8~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe8~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\);

-- Location: LABCELL_X16_Y6_N42
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[21]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[21]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[8]~6_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[8]~5_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[21]~5_combout\);

-- Location: FF_X17_Y6_N14
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[21]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\);

-- Location: FF_X17_Y4_N20
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe7~q\);

-- Location: FF_X18_Y4_N40
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe7~q\);

-- Location: LABCELL_X17_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe7~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe7~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe7~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe7~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe7~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\);

-- Location: FF_X16_Y5_N19
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe7~q\);

-- Location: FF_X17_Y5_N22
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe7~q\);

-- Location: LABCELL_X17_Y6_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe7~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe7~q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe7~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe7~q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe7~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe7~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\);

-- Location: LABCELL_X16_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[20]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[20]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[7]~6_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[7]~7_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[20]~6_combout\);

-- Location: FF_X17_Y6_N20
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[20]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(20));

-- Location: FF_X18_Y4_N38
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe6~q\);

-- Location: FF_X17_Y4_N16
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe6~q\);

-- Location: LABCELL_X18_Y4_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe6~q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe6~q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe6~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe6~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe6~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe6~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\);

-- Location: FF_X16_Y5_N17
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe6~q\);

-- Location: FF_X17_Y5_N20
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe6~q\);

-- Location: LABCELL_X16_Y5_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe6~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe6~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe6~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe6~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe6~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe6~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\);

-- Location: LABCELL_X17_Y6_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[19]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[19]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ & ( ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[6]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[6]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[19]~0_combout\);

-- Location: FF_X17_Y6_N26
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[18]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[5]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[4]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[5]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[4]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[18]~1_combout\);

-- Location: FF_X17_Y6_N8
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(18));

-- Location: LABCELL_X17_Y6_N3
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(18) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(18),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\);

-- Location: FF_X16_Y5_N32
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe11~q\);

-- Location: FF_X17_Y5_N35
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe11~q\);

-- Location: LABCELL_X16_Y5_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe11~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe11~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|dffe11~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe15a[0]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|dffe11~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe15a[0]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper0|auto_generated|ALT_INV_dffe11~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_upper1|auto_generated|ALT_INV_dffe11~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\);

-- Location: FF_X17_Y4_N32
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe11~q\);

-- Location: FF_X18_Y4_N53
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|add_sub_cella\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe11~q\);

-- Location: LABCELL_X17_Y4_N51
\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe11~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe11~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|dffe11~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe15a\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|dffe11~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe15a\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper0|auto_generated|ALT_INV_dffe11~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_upper1|auto_generated|ALT_INV_dffe11~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\);

-- Location: LABCELL_X16_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[23]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[9]~5_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[9]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[23]~3_combout\);

-- Location: FF_X17_Y6_N41
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[23]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y6_N45
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~2_combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(20)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(20)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100100011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~2_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(20),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~3_combout\);

-- Location: LABCELL_X19_Y6_N30
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~1_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\ 
-- & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(5)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100000000000000000000000000111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(5),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(9),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~1_combout\);

-- Location: LABCELL_X16_Y6_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[24]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_2comp_res_lower_w_lg_w_lg_w_lg_cout381w382w383w[10]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[10]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[24]~2_combout\);

-- Location: FF_X17_Y6_N29
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[24]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24));

-- Location: LABCELL_X17_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\ & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14) & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(14),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(16),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\);

-- Location: FF_X18_Y5_N38
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12~q\);

-- Location: FF_X19_Y5_N37
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\);

-- Location: MLABCELL_X15_Y6_N54
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[10]~14_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe11~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe11~q\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe11~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe11~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe11~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe12~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe11~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe12~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[10]~14_combout\);

-- Location: FF_X15_Y6_N55
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(10));

-- Location: MLABCELL_X15_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[11]~13_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12~q\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13~q\)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe12~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe13~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe12~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe13~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe12~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe13~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe12~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe13~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[11]~13_combout\);

-- Location: FF_X15_Y6_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(11));

-- Location: LABCELL_X18_Y6_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\ & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(10) & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[13]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(10),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(11),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(12),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\);

-- Location: LABCELL_X17_Y6_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\ & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(24),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(20),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(25),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\);

-- Location: LABCELL_X18_Y6_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\);

-- Location: LABCELL_X18_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( (((!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~1_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~3_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~3_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111111111111111111111111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(25),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~1_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(24),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\);

-- Location: MLABCELL_X25_Y4_N57
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[1]~feeder_combout\ = \InputB[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputB[24]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[1]~feeder_combout\);

-- Location: FF_X25_Y4_N59
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[1]~feeder_combout\,
	asdata => \InputA[24]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(1));

-- Location: FF_X25_Y4_N1
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(1));

-- Location: FF_X24_Y4_N16
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(1));

-- Location: FF_X18_Y6_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[13]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(13));

-- Location: LABCELL_X17_Y6_N21
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\ & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16)) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(13)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12) & 
-- ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(11)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100000000011101110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(13),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[15]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(11),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(16),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(12),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(14),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~11_combout\);

-- Location: LABCELL_X17_Y6_N0
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(20) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(18)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(18),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(20),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12_combout\);

-- Location: LABCELL_X17_Y6_N15
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~12_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ & (((\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~11_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[17]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[19]~DUPLICATE_q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~12_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[21]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~5_combout\);

-- Location: FF_X18_Y5_N7
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe2~q\);

-- Location: FF_X19_Y5_N7
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe2~q\);

-- Location: MLABCELL_X15_Y5_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe2~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe2~q\ ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe2~q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe2~q\ ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe2~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe2~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe2~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\);

-- Location: LABCELL_X19_Y6_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[1]~23_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[1]~23_combout\);

-- Location: FF_X19_Y6_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(1));

-- Location: LABCELL_X19_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~6_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\ & \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(3))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[4]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(5),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[6]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~6_combout\);

-- Location: LABCELL_X19_Y6_N27
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~6_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~6_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110100001101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[8]~DUPLICATE_q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[7]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(9),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~6_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~7_combout\);

-- Location: LABCELL_X18_Y6_N21
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~7_combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110001111100011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~7_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\);

-- Location: FF_X17_Y6_N40
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[23]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(23));

-- Location: LABCELL_X18_Y6_N0
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(23) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(23) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(23) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~8_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(23) & ( ((\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~5_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111111111111111111111111111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~5_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(25),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(24),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~8_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(23),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\);

-- Location: MLABCELL_X25_Y4_N54
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[0]~feeder_combout\ = \InputB[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_InputB[23]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[0]~feeder_combout\);

-- Location: FF_X25_Y4_N55
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[0]~feeder_combout\,
	asdata => \InputA[23]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(0));

-- Location: FF_X25_Y4_N23
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(0));

-- Location: FF_X18_Y6_N22
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(0));

-- Location: LABCELL_X18_Y6_N30
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~9_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) $ (!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\ $ 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(0))) ) + ( !VCC ) + ( !VCC ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~10\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) $ (!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\ $ 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(0))) ) + ( !VCC ) + ( !VCC ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~11\ = SHARE((!\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010101010111100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_adj_dffe21\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~9_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(0),
	cin => GND,
	sharein => GND,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~9_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~10\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~11\);

-- Location: LABCELL_X18_Y6_N33
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~5_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) $ (!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(1))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~11\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~10\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~6\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) $ (!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\ $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(1))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~11\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~10\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~7\ = SHARE((!\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(1))) # (\inst|add_sub_altfp_add_sub_q2l_component|exp_adj_dffe21\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(1)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_adj_dffe21\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(1),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~10\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~11\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~5_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~6\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~7\);

-- Location: FF_X18_Y6_N35
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(1));

-- Location: FF_X18_Y6_N31
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(0));

-- Location: MLABCELL_X25_Y4_N15
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[7]~feeder_combout\ = \InputB[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputB[30]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[7]~feeder_combout\);

-- Location: FF_X25_Y4_N17
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[7]~feeder_combout\,
	asdata => \InputA[30]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(7));

-- Location: FF_X25_Y4_N13
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(7));

-- Location: FF_X19_Y6_N59
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(7));

-- Location: MLABCELL_X25_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[6]~feeder_combout\ = ( \InputB[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_InputB[29]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[6]~feeder_combout\);

-- Location: FF_X25_Y4_N44
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[6]~feeder_combout\,
	asdata => \InputA[29]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(6));

-- Location: MLABCELL_X25_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[6]~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_data_exp_dffe1\(6),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[6]~feeder_combout\);

-- Location: FF_X25_Y4_N47
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(6));

-- Location: LABCELL_X24_Y4_N0
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[6]~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe2\(6),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[6]~feeder_combout\);

-- Location: FF_X24_Y4_N2
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(6));

-- Location: MLABCELL_X25_Y4_N39
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[5]~feeder_combout\ = ( \InputB[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_InputB[28]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[5]~feeder_combout\);

-- Location: FF_X25_Y4_N40
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[5]~feeder_combout\,
	asdata => \InputA[28]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(5));

-- Location: FF_X25_Y4_N29
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(5));

-- Location: FF_X19_Y6_N22
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(5));

-- Location: MLABCELL_X25_Y3_N24
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[4]~feeder_combout\ = \InputB[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputB[27]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[4]~feeder_combout\);

-- Location: FF_X25_Y3_N26
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[4]~feeder_combout\,
	asdata => \InputA[27]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(4));

-- Location: FF_X25_Y3_N34
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(4));

-- Location: FF_X18_Y6_N17
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(4));

-- Location: LABCELL_X17_Y6_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\);

-- Location: MLABCELL_X25_Y4_N6
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[3]~feeder_combout\ = ( \InputB[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_InputB[26]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[3]~feeder_combout\);

-- Location: FF_X25_Y4_N8
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[3]~feeder_combout\,
	asdata => \InputA[26]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(3));

-- Location: MLABCELL_X25_Y4_N9
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[3]~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_data_exp_dffe1\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[3]~feeder_combout\);

-- Location: FF_X25_Y4_N10
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(3));

-- Location: FF_X24_Y6_N40
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(3));

-- Location: MLABCELL_X25_Y4_N48
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[2]~feeder_combout\ = \InputB[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_InputB[25]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[2]~feeder_combout\);

-- Location: FF_X25_Y4_N50
\inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1[2]~feeder_combout\,
	asdata => \InputA[25]~input_o\,
	sload => \inst|add_sub_altfp_add_sub_q2l_component|add_sub1|auto_generated|ALT_INV_op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(2));

-- Location: FF_X19_Y5_N49
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|data_exp_dffe1\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(2));

-- Location: FF_X18_Y5_N1
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe2\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(2));

-- Location: LABCELL_X17_Y6_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25) & (!\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\ & !\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(25),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[23]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(24),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21[22]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\);

-- Location: LABCELL_X18_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\) # 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111011101110111011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~7_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~1_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~4_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\);

-- Location: LABCELL_X18_Y6_N36
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~1_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(2) $ (!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~7\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~6\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~2\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(2) $ (!\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~7\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~6\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~3\ = SHARE((\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(2) & \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[2]~10_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~6\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~7\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~1_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~2\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~3\);

-- Location: LABCELL_X18_Y6_N39
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~33_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(3) $ 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\))))) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~3\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~2\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~34\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(3) $ (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\))))) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~3\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~2\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~35\ = SHARE((\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\) # 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100111000000000000000001100111000110001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(3),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~2\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~3\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~33_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~34\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~35\);

-- Location: LABCELL_X18_Y6_N42
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~29_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(4) $ 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~35\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~34\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~30\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(4) $ (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\) ) 
-- + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~35\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~34\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~31\ = SHARE((\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(4) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~34\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~35\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~29_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~30\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~31\);

-- Location: LABCELL_X18_Y6_N45
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~25_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(5) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~31\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~30\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~26\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(5) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~31\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~30\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~27\ = SHARE(\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(5),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~30\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~31\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~25_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~26\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~27\);

-- Location: LABCELL_X18_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~21_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(6) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~27\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~26\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~22\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(6) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~27\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~26\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~23\ = SHARE(\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(6),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~26\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~27\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~21_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~22\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~23\);

-- Location: LABCELL_X18_Y6_N51
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~17_sumout\ = SUM(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(7) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~23\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~18\ = CARRY(( !\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(7) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~23\ ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~19\ = SHARE(\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe21\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe21\(7),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~22\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~23\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~17_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~18\,
	shareout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~19\);

-- Location: FF_X18_Y6_N53
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(7));

-- Location: LABCELL_X18_Y6_N54
\inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~13_sumout\ = SUM(( VCC ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~19\ ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~18\,
	sharein => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~19\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~13_sumout\);

-- Location: FF_X18_Y6_N55
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8));

-- Location: LABCELL_X19_Y7_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\ = (\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(7) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(7),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\);

-- Location: FF_X18_Y6_N37
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(2));

-- Location: FF_X18_Y6_N46
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(5));

-- Location: FF_X18_Y6_N49
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(6));

-- Location: FF_X18_Y6_N44
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(4));

-- Location: FF_X18_Y6_N40
\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub4|auto_generated|op_1~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(3));

-- Location: LABCELL_X19_Y7_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(3) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(5) & (\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(6) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(5),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(6),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\);

-- Location: LABCELL_X19_Y7_N9
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_max_w_range569w575w[0]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w\(0));

-- Location: FF_X19_Y7_N10
\inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe3~q\);

-- Location: FF_X21_Y7_N29
\inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe4~q\);

-- Location: LABCELL_X19_Y7_N0
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[6]~3_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(6),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[6]~3_combout\);

-- Location: FF_X19_Y7_N1
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(6));

-- Location: LABCELL_X19_Y7_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[5]~2_combout\ = (\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(5) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(5),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[5]~2_combout\);

-- Location: FF_X19_Y7_N16
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(5));

-- Location: LABCELL_X19_Y7_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[4]~1_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(4),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[4]~1_combout\);

-- Location: FF_X19_Y7_N55
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(4));

-- Location: LABCELL_X19_Y7_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[3]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(3) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[3]~0_combout\);

-- Location: FF_X19_Y7_N58
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(3));

-- Location: LABCELL_X19_Y7_N45
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[2]~6_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[2]~6_combout\);

-- Location: FF_X19_Y7_N46
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(2));

-- Location: LABCELL_X19_Y7_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[1]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(1) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(1),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[1]~5_combout\);

-- Location: FF_X19_Y7_N4
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(1));

-- Location: LABCELL_X19_Y7_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[0]~4_combout\ = (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[0]~4_combout\);

-- Location: FF_X19_Y7_N43
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_denormal_result_w572w573w[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(0));

-- Location: MLABCELL_X21_Y6_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[0]~1_combout\ = !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[0]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[0]~9_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[0]~1_combout\);

-- Location: FF_X21_Y6_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0));

-- Location: MLABCELL_X21_Y6_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[1]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[1]~4_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~0_combout\);

-- Location: FF_X21_Y6_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1));

-- Location: FF_X19_Y6_N37
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[3]~DUPLICATE_q\);

-- Location: FF_X21_Y6_N38
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[3]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3));

-- Location: FF_X19_Y6_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(4));

-- Location: FF_X21_Y6_N32
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4));

-- Location: FF_X19_Y6_N19
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[6]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(6));

-- Location: FF_X21_Y6_N50
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6));

-- Location: FF_X21_Y6_N44
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5));

-- Location: MLABCELL_X21_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3))))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) # ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(4),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(6),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(5),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\);

-- Location: LABCELL_X18_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q\(3) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q\(3));

-- Location: FF_X18_Y6_N19
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3));

-- Location: FF_X19_Y6_N43
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(7));

-- Location: FF_X21_Y6_N5
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7));

-- Location: FF_X21_Y6_N59
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9));

-- Location: FF_X21_Y6_N56
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE_q\);

-- Location: FF_X19_Y6_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(8));

-- Location: FF_X22_Y6_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7))))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE_q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7))))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]~DUPLICATE_q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(7),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(9),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[10]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[8]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\);

-- Location: LABCELL_X23_Y6_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[2]~3_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|q[2]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|leading_zeroes_cnt|ALT_INV_q[2]~10_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[2]~3_combout\);

-- Location: FF_X23_Y6_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2));

-- Location: FF_X21_Y6_N29
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1));

-- Location: FF_X19_Y5_N5
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe1~q\);

-- Location: FF_X18_Y5_N4
\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe1~q\);

-- Location: LABCELL_X19_Y5_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe1~q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe1~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|dffe1~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|dffe1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_lower|auto_generated|ALT_INV_dffe1~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_2comp_res_lower|auto_generated|ALT_INV_dffe1~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\);

-- Location: MLABCELL_X15_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[0]~24_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[0]~24_combout\);

-- Location: FF_X15_Y6_N19
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(0));

-- Location: FF_X21_Y6_N8
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0));

-- Location: FF_X19_Y6_N7
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[2]~DUPLICATE_q\);

-- Location: FF_X21_Y6_N26
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[2]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2));

-- Location: MLABCELL_X21_Y6_N3
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101000011110011010100001111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\);

-- Location: FF_X21_Y6_N46
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11));

-- Location: FF_X22_Y6_N58
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14));

-- Location: FF_X21_Y6_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\);

-- Location: FF_X21_Y6_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12));

-- Location: FF_X18_Y6_N2
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13));

-- Location: LABCELL_X22_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(11),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(14),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(12),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(13),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\);

-- Location: LABCELL_X22_Y8_N0
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[14]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[14]~1_combout\);

-- Location: FF_X21_Y6_N53
\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4));

-- Location: FF_X23_Y7_N14
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[14]~1_combout\,
	sclr => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(14));

-- Location: MLABCELL_X21_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\);

-- Location: MLABCELL_X21_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(4),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(5),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\);

-- Location: MLABCELL_X21_Y6_N57
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(7),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[8]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(9),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(6),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\);

-- Location: FF_X21_Y6_N55
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10));

-- Location: LABCELL_X22_Y6_N54
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10) & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(11),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(13),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(10),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(12),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\);

-- Location: LABCELL_X23_Y6_N39
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[13]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[13]~2_combout\);

-- Location: FF_X23_Y7_N52
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[13]~2_combout\,
	sclr => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(13));

-- Location: MLABCELL_X21_Y6_N42
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(4),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\);

-- Location: LABCELL_X22_Y6_N15
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\);

-- Location: MLABCELL_X21_Y6_N24
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ 
-- & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]~DUPLICATE_q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(6),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(5),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(7),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[8]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\);

-- Location: LABCELL_X22_Y6_N3
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(11),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(12),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(10),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(9),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\);

-- Location: LABCELL_X23_Y6_N54
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[12]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[12]~3_combout\);

-- Location: FF_X23_Y7_N44
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[12]~3_combout\,
	sclr => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(12));

-- Location: MLABCELL_X21_Y6_N30
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5)))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5)))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(4) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(6) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(7))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(7),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(5),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(6),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\);

-- Location: FF_X22_Y6_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(8));

-- Location: LABCELL_X22_Y6_N27
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(8))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(10)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(8))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(9) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(11) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(11),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(8),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(10),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(9),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\);

-- Location: MLABCELL_X21_Y6_N39
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(0) & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(2) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(3)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(1) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(3),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\);

-- Location: MLABCELL_X21_Y7_N57
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[11]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[11]~4_combout\);

-- Location: FF_X21_Y7_N58
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[11]~4_combout\,
	sclr => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(11));

-- Location: MLABCELL_X21_Y7_N54
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[10]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[10]~5_combout\);

-- Location: FF_X21_Y7_N55
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[10]~5_combout\,
	sclr => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(10));

-- Location: LABCELL_X23_Y6_N51
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001110111000011000111011100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\);

-- Location: LABCELL_X22_Y7_N54
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(9) = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(9));

-- Location: FF_X22_Y7_N56
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(9));

-- Location: LABCELL_X23_Y6_N30
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\);

-- Location: MLABCELL_X21_Y7_N12
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(8) = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(8));

-- Location: FF_X21_Y7_N13
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(8));

-- Location: LABCELL_X24_Y7_N18
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\);

-- Location: LABCELL_X22_Y7_N48
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(7) = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(7));

-- Location: FF_X22_Y7_N49
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(7));

-- Location: MLABCELL_X21_Y7_N3
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ( (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\);

-- Location: LABCELL_X22_Y7_N45
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(6) = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(6));

-- Location: FF_X22_Y7_N47
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(6));

-- Location: LABCELL_X23_Y6_N3
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ & 
-- ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\);

-- Location: LABCELL_X22_Y7_N42
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(5) = (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(5));

-- Location: FF_X22_Y7_N44
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(5));

-- Location: LABCELL_X22_Y8_N39
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ & 
-- ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011000000110000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\);

-- Location: MLABCELL_X21_Y7_N15
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(4) = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(4));

-- Location: FF_X22_Y7_N40
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(4));

-- Location: LABCELL_X23_Y6_N9
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\);

-- Location: LABCELL_X22_Y7_N57
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & 
-- ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~1_combout\);

-- Location: FF_X22_Y7_N59
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(3));

-- Location: LABCELL_X22_Y7_N51
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[2]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & 
-- ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[2]~2_combout\);

-- Location: FF_X22_Y7_N53
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(2));

-- Location: FF_X15_Y6_N41
\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe2~q\);

-- Location: MLABCELL_X15_Y6_N9
\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_w~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_w~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ & ( 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe2~q\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\ & ( ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100111111000111110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe2~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_w~0_combout\);

-- Location: FF_X15_Y6_N10
\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_w~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe21~q\);

-- Location: FF_X15_Y6_N43
\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe21~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe31~q\);

-- Location: FF_X15_Y6_N1
\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe3~q\);

-- Location: MLABCELL_X15_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|round_bit_w\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|round_bit_w~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[25]~1_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range425w[0]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[0]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[24]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_add_sub_res_mag_dffe27_wo_range427w[1]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|round_bit_w~combout\);

-- Location: FF_X15_Y6_N7
\inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|round_bit_w~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe21~q\);

-- Location: FF_X16_Y6_N25
\inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe21~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe31~q\);

-- Location: FF_X22_Y7_N38
\inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe3~q\);

-- Location: LABCELL_X22_Y7_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~53_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(2) ) + ( (\inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe3~q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe3~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(2)))) ) + ( !VCC ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~54\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(2) ) + ( (\inst|add_sub_altfp_add_sub_q2l_component|round_bit_dffe3~q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|sticky_bit_dffe3~q\) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(2)))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110001111100000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sticky_bit_dffe3~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_round_bit_dffe3~q\,
	cin => GND,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~53_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~54\);

-- Location: LABCELL_X22_Y7_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~49_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(3) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~54\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~50\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(3) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(3),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~54\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~49_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~50\);

-- Location: LABCELL_X22_Y7_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~45_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(4) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~50\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~46\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(4) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(4),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~50\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~45_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~46\);

-- Location: LABCELL_X22_Y7_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~41_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(5) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~46\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~42\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(5) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(5),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~46\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~41_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~42\);

-- Location: LABCELL_X22_Y7_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~37_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(6) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~42\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~38\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(6) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(6),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~42\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~37_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~38\);

-- Location: LABCELL_X22_Y7_N15
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~33_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(7) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~38\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~34\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(7) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(7),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~38\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~33_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~34\);

-- Location: LABCELL_X22_Y7_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~29_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(8) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~34\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~30\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(8) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(8),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~34\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~29_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~30\);

-- Location: LABCELL_X22_Y7_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~25_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(9) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~30\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~26\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(9) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(9),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~30\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~25_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~26\);

-- Location: LABCELL_X22_Y7_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~21_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(10) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~26\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~22\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(10) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(10),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~26\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~21_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~22\);

-- Location: LABCELL_X22_Y7_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~17_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(11) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~18\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(11) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(11),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~22\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~17_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~18\);

-- Location: LABCELL_X22_Y7_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~13_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(12) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~18\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~14\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(12) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(12),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~18\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~13_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~14\);

-- Location: LABCELL_X22_Y7_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~9_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(13) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~14\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~10\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(13) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(13),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~14\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~9_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~10\);

-- Location: LABCELL_X22_Y7_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(14) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~10\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~6\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(14) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(14),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~10\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~6\);

-- Location: LABCELL_X22_Y7_N39
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~6\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\);

-- Location: FF_X17_Y6_N25
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(19));

-- Location: FF_X23_Y6_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19));

-- Location: FF_X17_Y6_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[21]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(21));

-- Location: FF_X23_Y6_N16
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21));

-- Location: FF_X23_Y6_N22
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20));

-- Location: FF_X22_Y6_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18));

-- Location: LABCELL_X24_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20)))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(19),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(21),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(20),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(18),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\);

-- Location: FF_X17_Y6_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[15]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(15));

-- Location: FF_X22_Y6_N41
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15));

-- Location: FF_X17_Y6_N31
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[17]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(17));

-- Location: FF_X22_Y6_N23
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(17));

-- Location: FF_X22_Y6_N52
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16));

-- Location: LABCELL_X22_Y6_N33
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14) & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(17)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(17)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(14),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(15),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(17),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(16),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\);

-- Location: FF_X17_Y6_N43
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_mag_w2[22]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(22));

-- Location: FF_X18_Y6_N58
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22));

-- Location: FF_X18_Y6_N8
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24));

-- Location: FF_X24_Y6_N20
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(25));

-- Location: FF_X18_Y6_N4
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23));

-- Location: LABCELL_X24_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(25) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(25) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22))))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(25) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(25) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(22),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(24),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(25),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(23),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\);

-- Location: LABCELL_X23_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~22_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~21_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[25]~21_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~22_combout\);

-- Location: LABCELL_X24_Y7_N21
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~23_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~22_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[25]~22_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[9]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~23_combout\);

-- Location: FF_X24_Y7_N23
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[25]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(25));

-- Location: FF_X22_Y6_N22
\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y6_N54
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE_q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(19),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[17]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(20),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(18),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\);

-- Location: LABCELL_X22_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13)))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(15),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(14),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(13),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(16),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\);

-- Location: LABCELL_X24_Y6_N0
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(24) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(23),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(22),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(21),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(24),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\);

-- Location: LABCELL_X24_Y6_N36
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~0_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[24]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~1_combout\);

-- Location: LABCELL_X24_Y7_N42
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~1_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range767w[8]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[24]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~2_combout\);

-- Location: FF_X24_Y7_N44
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(24));

-- Location: LABCELL_X22_Y6_N39
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12)))))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12)))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(13) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(14))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(14),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(12),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(15),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(13),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\);

-- Location: LABCELL_X24_Y6_N27
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(23) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22) & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(22),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(21),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(20),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(23),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\);

-- Location: LABCELL_X24_Y6_N42
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31[17]~DUPLICATE_q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(18),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31[17]~DUPLICATE_q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(19),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(16),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\);

-- Location: LABCELL_X24_Y6_N9
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~3_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101100011011000110100100111001001111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[23]~3_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~4_combout\);

-- Location: LABCELL_X24_Y7_N24
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\);

-- Location: LABCELL_X23_Y7_N57
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~4_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[23]~4_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[16]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~5_combout\);

-- Location: FF_X23_Y7_N59
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(23));

-- Location: LABCELL_X22_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(15) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(17)))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(16) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(18))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(18),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(15),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(17),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(16),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\);

-- Location: LABCELL_X24_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20))))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19) & ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22) & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20))))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(19) & ( !\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(22) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(21) & ((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31[1]~DUPLICATE_q\ & (((\inst|add_sub_altfp_add_sub_q2l_component|man_dffe31\(20) & !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31[1]~DUPLICATE_q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(21),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(20),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(19),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_dffe31\(22),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~6_combout\);

-- Location: LABCELL_X24_Y6_N30
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~6_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~6_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[22]~6_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~7_combout\);

-- Location: LABCELL_X23_Y7_N36
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~7_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\)))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~7_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & (!\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[16]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6]~1_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[22]~7_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~8_combout\);

-- Location: FF_X23_Y7_N38
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[22]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(22));

-- Location: LABCELL_X23_Y6_N33
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[21]~19_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~9_combout\);

-- Location: LABCELL_X23_Y6_N24
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~9_combout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[21]~9_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[16]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~10_combout\);

-- Location: FF_X23_Y7_N8
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[21]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(21));

-- Location: LABCELL_X24_Y6_N33
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~11_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[20]~4_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~11_combout\);

-- Location: LABCELL_X23_Y7_N39
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~12_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~11_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & ((!\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\) # 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~11_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\)))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & (!\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]~0_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[16]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4]~3_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[20]~11_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~12_combout\);

-- Location: FF_X23_Y7_N40
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(20));

-- Location: LABCELL_X23_Y6_N18
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~13_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3))))) ) ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\))))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3))))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[19]~9_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~13_combout\);

-- Location: LABCELL_X23_Y7_N42
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~14_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~13_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) # ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~13_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111001101110011011100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[19]~13_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~14_combout\);

-- Location: FF_X23_Y7_N29
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[19]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(19));

-- Location: LABCELL_X22_Y8_N33
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~15_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\))) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000011010000110100110001001100010011110100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[6]~12_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[10]~13_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[14]~10_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~15_combout\);

-- Location: LABCELL_X23_Y7_N45
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~16_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~15_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) # ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~15_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010111001100110111011100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[18]~14_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[2]~11_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[18]~15_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~16_combout\);

-- Location: FF_X23_Y7_N47
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[18]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(18));

-- Location: LABCELL_X23_Y6_N48
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~17_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\))))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100010000001100010001110011110001000111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[9]~17_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[5]~16_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[13]~15_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~17_combout\);

-- Location: LABCELL_X23_Y6_N42
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~18_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~17_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101010000010100010101000011011001110110001101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[17]~17_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[17]~18_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1]~1_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~18_combout\);

-- Location: FF_X23_Y7_N17
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[17]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(17));

-- Location: LABCELL_X23_Y7_N48
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[15]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\)))) ) ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & (((\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2))))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\)))) ) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[3]~6_combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[7]~7_combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[11]~8_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[15]~5_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[15]~0_combout\);

-- Location: FF_X23_Y7_N50
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w765w[15]~0_combout\,
	sclr => \inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15));

-- Location: LABCELL_X23_Y6_N6
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~19_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\)))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3)) # ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\)))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(3) & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(2) & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(2),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(3),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[4]~1_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[8]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[12]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~19_combout\);

-- Location: LABCELL_X23_Y6_N45
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~20_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~19_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4)) # ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~19_combout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_leading_zeros_dffe31\(4) & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001110101011101010111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_leading_zeros_dffe31\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3]~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0]~0_combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w_sbit_w_range723w[16]~2_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_wire_lbarrel_shift_w787w[16]~19_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~20_combout\);

-- Location: FF_X23_Y7_N56
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[16]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(16));

-- Location: LABCELL_X23_Y7_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(16) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15) ) + ( !VCC ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~42\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(16) ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(15),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(16),
	cin => GND,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~42\);

-- Location: LABCELL_X23_Y7_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~37_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(17) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~42\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~38\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(17) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(17),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~42\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~37_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~38\);

-- Location: LABCELL_X23_Y7_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(18) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~38\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~34\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(18) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(18),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~38\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~34\);

-- Location: LABCELL_X23_Y7_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(19) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~34\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~30\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(19) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(19),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~34\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~30\);

-- Location: LABCELL_X23_Y7_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(20) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~30\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~26\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(20) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(20),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~30\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~26\);

-- Location: LABCELL_X23_Y7_N15
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(21) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~26\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~22\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(21) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(21),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~26\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~22\);

-- Location: LABCELL_X23_Y7_N18
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(22) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(22) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(22),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~22\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18\);

-- Location: LABCELL_X23_Y7_N21
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(23) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(23) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(23),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~18\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14\);

-- Location: LABCELL_X23_Y7_N24
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(24) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(24) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(24),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~14\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10\);

-- Location: LABCELL_X23_Y7_N27
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(25) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(25) ) + ( GND ) + ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(25),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~10\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6\);

-- Location: LABCELL_X23_Y7_N30
\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~6\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\);

-- Location: MLABCELL_X21_Y7_N30
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~21_sumout\ = SUM(( (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(0) ) + ( !VCC ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~22\ = CARRY(( (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\) ) + ( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~21_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~22\);

-- Location: MLABCELL_X21_Y7_N33
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~25_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(1) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~22\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~26\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(1) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(1),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~22\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~25_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~26\);

-- Location: MLABCELL_X21_Y7_N36
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~29_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(2) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~26\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~30\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(2) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(2),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~26\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~29_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~30\);

-- Location: MLABCELL_X21_Y7_N39
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~1_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(3) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~30\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~2\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(3) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(3),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~30\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~1_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~2\);

-- Location: MLABCELL_X21_Y7_N42
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~5_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(4) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~2\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~6\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(4) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(4),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~2\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~5_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~6\);

-- Location: MLABCELL_X21_Y7_N45
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~9_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(5) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~6\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~10\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(5) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(5),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~6\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~9_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~10\);

-- Location: MLABCELL_X21_Y7_N48
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~13_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(6) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~10\ ))
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~14\ = CARRY(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(6) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(6),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~10\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~13_sumout\,
	cout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~14\);

-- Location: FF_X19_Y7_N31
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_max_w_range569w575w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(7));

-- Location: MLABCELL_X21_Y7_N51
\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~17_sumout\ = SUM(( \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe3\(7) ) + ( GND ) + ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe3\(7),
	cin => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~14\,
	sumout => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~17_sumout\);

-- Location: MLABCELL_X21_Y7_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~29_sumout\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~21_sumout\ & \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~21_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~25_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~29_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\);

-- Location: MLABCELL_X21_Y7_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~9_sumout\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~13_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~17_sumout\ & \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~5_sumout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~13_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~17_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~5_sumout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|ALT_INV_op_1~9_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_rounded_res_max_w_range634w636w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w\(0));

-- Location: FF_X21_Y7_N19
\inst|add_sub_altfp_add_sub_q2l_component|rounded_res_infinity_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_rounded_res_max_w_range634w636w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|rounded_res_infinity_dffe4~q\);

-- Location: MLABCELL_X21_Y7_N27
\inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|rounded_res_infinity_dffe4~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~q\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|infinite_res_dffe4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_infinite_dffe4~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_res_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_rounded_res_infinity_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\);

-- Location: LABCELL_X22_Y4_N45
\inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1_wi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1_wi~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0) & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1_wi~0_combout\);

-- Location: FF_X22_Y4_N46
\inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1_wi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1~q\);

-- Location: LABCELL_X22_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2_wi~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|both_inputs_are_infinite_dffe1~q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_both_inputs_are_infinite_dffe1~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2_wi~combout\);

-- Location: FF_X22_Y4_N43
\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2~q\);

-- Location: FF_X23_Y4_N40
\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe21~q\);

-- Location: FF_X23_Y4_N34
\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe21~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe31~q\);

-- Location: FF_X23_Y4_N25
\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe3~q\);

-- Location: FF_X22_Y6_N38
\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\);

-- Location: LABCELL_X22_Y4_N39
\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe13_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe13_wi~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0))) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_a_not_zero_w_range215w\(0) & \inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_a_all_one_w_range84w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_a_not_zero_w_range215w\(0),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_a_all_one_w_range84w\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe13_wi~combout\);

-- Location: FF_X22_Y4_N41
\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe13_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe1~q\);

-- Location: FF_X16_Y6_N47
\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe2~q\);

-- Location: FF_X16_Y6_N56
\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe21~q\);

-- Location: FF_X16_Y6_N40
\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe21~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe31~q\);

-- Location: FF_X16_Y6_N23
\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe3~q\);

-- Location: FF_X21_Y7_N11
\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\);

-- Location: FF_X21_Y7_N22
\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y7_N6
\inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_w\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_w~combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|input_is_infinite_dffe4~DUPLICATE_q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\ & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ & !\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_force_infinity_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinity_magnitude_sub_dffe4~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_nan_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_infinite_dffe4~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_w~combout\);

-- Location: FF_X21_Y7_N8
\inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_w~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|overflow_flag_dffe5~q\);

-- Location: FF_X15_Y6_N16
\inst|add_sub_altfp_add_sub_q2l_component|need_complement_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|need_complement_dffe2~q\);

-- Location: MLABCELL_X15_Y6_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_w2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_w2~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|need_complement_dffe2~q\ & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|need_complement_dffe2~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_man_add_sub_lower_w_lg_w_lg_w_lg_cout368w369w370w[13]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_need_complement_dffe2~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_w2~0_combout\);

-- Location: FF_X15_Y6_N35
\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_w2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_dffe21~q\);

-- Location: MLABCELL_X15_Y6_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\) # (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_mag_dffe21\(1)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~5_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_mag_dffe21\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w[0]~3_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0));

-- Location: LABCELL_X18_Y5_N57
\inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2_wi~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub_w2~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|dataa_sign_dffe1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_dataa_sign_dffe1~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_add_sub_w2~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2_wi~combout\);

-- Location: FF_X18_Y5_N58
\inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2~q\);

-- Location: MLABCELL_X15_Y6_N24
\inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~feeder_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe2~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_zero_man_sign_dffe2~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~feeder_combout\);

-- Location: FF_X15_Y6_N25
\inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~q\);

-- Location: MLABCELL_X15_Y6_N30
\inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31_wi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31_wi~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_dffe21~q\) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|zero_man_sign_dffe21~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_add_sub_res_sign_dffe21~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_add_sub_res_sign_dffe21~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_zero_man_sign_dffe21~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31_wi~0_combout\);

-- Location: FF_X15_Y6_N31
\inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31_wi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31~q\);

-- Location: FF_X15_Y6_N52
\inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|sign_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe3~q\);

-- Location: FF_X16_Y6_N17
\inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe4~q\);

-- Location: LABCELL_X24_Y4_N42
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1_wi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1_wi~0_combout\ = ( \Change~input_o\ & ( \InputB[31]~input_o\ & ( ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0))) # (\InputA[31]~input_o\) ) ) ) # ( !\Change~input_o\ & ( \InputB[31]~input_o\ & ( (\InputA[31]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)))) ) ) ) # ( \Change~input_o\ & ( !\InputB[31]~input_o\ & ( (\InputA[31]~input_o\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0)) # (\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0)))) ) ) ) # ( !\Change~input_o\ & ( !\InputB[31]~input_o\ & ( 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|wire_w_exp_b_all_one_w_range86w\(0) & !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_man_b_not_zero_w_range218w\(0))) # (\InputA[31]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101010001010100010101000101010001010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_InputA[31]~input_o\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_exp_b_all_one_w_range86w\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_man_b_not_zero_w_range218w\(0),
	datae => \ALT_INV_Change~input_o\,
	dataf => \ALT_INV_InputB[31]~input_o\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1_wi~0_combout\);

-- Location: FF_X24_Y4_N43
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1_wi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1~q\);

-- Location: FF_X24_Y4_N5
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe2~q\);

-- Location: FF_X24_Y4_N47
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe21~q\);

-- Location: FF_X24_Y4_N25
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe21~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe31~q\);

-- Location: FF_X24_Y4_N35
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe3~q\);

-- Location: LABCELL_X24_Y4_N12
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~feeder_combout\ = \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe3~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_output_sign_dffe3~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~feeder_combout\);

-- Location: FF_X24_Y4_N13
\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~q\);

-- Location: LABCELL_X22_Y6_N12
\inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5_wi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5_wi~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\ & 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|infinite_output_sign_dffe4~q\))) # (\inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|sign_res_dffe4~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_force_infinity_w~combout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_sign_res_dffe4~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_nan_dffe4~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinite_output_sign_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinity_magnitude_sub_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5_wi~0_combout\);

-- Location: FF_X22_Y6_N13
\inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5_wi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|sign_out_dffe5~q\);

-- Location: FF_X15_Y6_N4
\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_man_res_not_zero_w2_range501w503w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe31~q\);

-- Location: FF_X18_Y6_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe3~q\);

-- Location: FF_X19_Y6_N16
\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\);

-- Location: FF_X21_Y7_N52
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(7));

-- Location: MLABCELL_X21_Y7_N9
\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\ & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_force_infinity_w~combout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_nan_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinity_magnitude_sub_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\);

-- Location: LABCELL_X19_Y7_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\ = ( !\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(3) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(4) & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(7) & 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(5) & !\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(4),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(7),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(5),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(6),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(3),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\);

-- Location: LABCELL_X19_Y7_N6
\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3_wi\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3_wi~combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\ & ( 
-- ((!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(1) & (!\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(0) & 
-- !\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(2)))) # (\inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8)) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|pipeline_dffe\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(1),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(0),
	datac => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(8),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|add_sub5|auto_generated|ALT_INV_pipeline_dffe\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_exp_res_not_zero_w_range552w553w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3_wi~combout\);

-- Location: FF_X19_Y7_N8
\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3_wi~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3~q\);

-- Location: FF_X19_Y7_N35
\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\);

-- Location: LABCELL_X18_Y7_N51
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(7) = ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(7)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000110000001111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(7),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(7));

-- Location: FF_X18_Y7_N52
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(7));

-- Location: FF_X21_Y7_N50
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(6));

-- Location: LABCELL_X18_Y7_N54
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(6) = ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(6) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(6),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(6));

-- Location: FF_X18_Y7_N55
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(6));

-- Location: FF_X21_Y7_N46
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(5));

-- Location: LABCELL_X19_Y7_N39
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(5) = ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(5)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000001010000010111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(5),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(5));

-- Location: FF_X19_Y7_N40
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(5));

-- Location: FF_X21_Y7_N44
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(4));

-- Location: LABCELL_X19_Y7_N18
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(4) = ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(4) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101010101010111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(4),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(4));

-- Location: FF_X19_Y7_N19
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(4));

-- Location: FF_X21_Y7_N40
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(3));

-- Location: LABCELL_X19_Y7_N21
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(3) = ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(3) & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101010101010111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(3),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(3));

-- Location: FF_X19_Y7_N22
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(3));

-- Location: FF_X21_Y7_N38
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(2));

-- Location: MLABCELL_X21_Y7_N0
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(2) = ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(2) & \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(2),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(2));

-- Location: FF_X21_Y7_N1
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(2));

-- Location: FF_X21_Y7_N34
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(1));

-- Location: LABCELL_X19_Y7_N51
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(1) = ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(1),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(1));

-- Location: FF_X19_Y7_N52
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(1));

-- Location: FF_X21_Y7_N31
\inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|add_sub6|auto_generated|op_1~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(0));

-- Location: LABCELL_X18_Y7_N12
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(0) = ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) ) # ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( (\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|exp_res_dffe4\(0)) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000110000001111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_exp_res_dffe4\(0),
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(0));

-- Location: FF_X18_Y7_N13
\inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5_wi\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|exp_out_dffe5\(0));

-- Location: FF_X24_Y7_N43
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[24]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y7_N33
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[22]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[24]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5_sumout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[24]~DUPLICATE_q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~5_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~5_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[24]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[22]~0_combout\);

-- Location: FF_X24_Y7_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(22));

-- Location: LABCELL_X22_Y6_N45
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5_wi[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5_wi\(22) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(22) & ( \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(22) & ( \inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ ) ) # ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(22) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ & ( ((!\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|force_infinity_w~combout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\) ) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(22) & ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|infinity_magnitude_sub_dffe4~q\ & ( \inst|add_sub_altfp_add_sub_q2l_component|input_is_nan_dffe4~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_input_is_nan_dffe4~q\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_force_infinity_w~combout\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(22),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_infinity_magnitude_sub_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5_wi\(22));

-- Location: FF_X22_Y6_N46
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5_wi\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(22));

-- Location: LABCELL_X19_Y7_N24
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|denormal_flag_w~0_combout\ & ( !\inst|add_sub_altfp_add_sub_q2l_component|denormal_res_dffe4~q\ & ( 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_is_not_zero_dffe4~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_is_not_zero_dffe4~q\,
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_flag_w~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_denormal_res_dffe4~q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\);

-- Location: FF_X23_Y7_N58
\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|wire_lbarrel_shift_w787w[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[23]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y7_N12
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[21]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[21]~1_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[23]~DUPLICATE_q\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d[23]~DUPLICATE_q\ & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001111111111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~13_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~9_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d[23]~DUPLICATE_q\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[21]~1_combout\);

-- Location: FF_X24_Y7_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(21));

-- Location: MLABCELL_X25_Y7_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(21) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(21),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(21));

-- Location: FF_X25_Y7_N49
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(21));

-- Location: LABCELL_X24_Y7_N45
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[20]~2_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(22) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\)))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(22) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17_sumout\)) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~13_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~17_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~13_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(22),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[20]~2_combout\);

-- Location: FF_X24_Y7_N47
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[20]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(20));

-- Location: MLABCELL_X25_Y7_N54
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(20) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(20),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(20));

-- Location: FF_X25_Y7_N55
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(20));

-- Location: LABCELL_X24_Y7_N36
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[19]~3_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~17_sumout\))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~21_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(21),
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~17_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[19]~3_combout\);

-- Location: FF_X24_Y7_N37
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[19]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(19));

-- Location: LABCELL_X24_Y7_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(19) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(19) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(19),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(19));

-- Location: FF_X24_Y7_N49
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(19));

-- Location: LABCELL_X24_Y7_N39
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[18]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[18]~4_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(20) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21_sumout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(20) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101111110001111110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~21_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~25_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(20),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[18]~4_combout\);

-- Location: FF_X24_Y7_N40
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(18));

-- Location: MLABCELL_X25_Y7_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(18) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(18),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(18));

-- Location: FF_X25_Y7_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(18));

-- Location: LABCELL_X24_Y7_N6
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[17]~5_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~25_sumout\))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~29_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(19),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[17]~5_combout\);

-- Location: FF_X24_Y7_N7
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(17));

-- Location: LABCELL_X24_Y7_N30
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(17) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(17) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(17),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(17));

-- Location: FF_X24_Y7_N31
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(17));

-- Location: LABCELL_X24_Y7_N9
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[16]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[16]~6_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(18) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\) # ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29_sumout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(18) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33_sumout\))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101111110001111110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~29_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~33_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(18),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[16]~6_combout\);

-- Location: FF_X24_Y7_N11
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[16]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(16));

-- Location: LABCELL_X24_Y7_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(16) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(16) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(16),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(16));

-- Location: FF_X24_Y7_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(16));

-- Location: LABCELL_X24_Y7_N54
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[15]~7_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~37_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~33_sumout\))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(17),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~33_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[15]~7_combout\);

-- Location: FF_X24_Y7_N55
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[15]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(15));

-- Location: MLABCELL_X25_Y7_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(15) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(15),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(15));

-- Location: FF_X25_Y7_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(15));

-- Location: LABCELL_X24_Y7_N51
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[14]~8_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(16))) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~37_sumout\))) ) ) # ( 
-- !\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & ( (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & 
-- (\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(16))) # (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(16),
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~41_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[14]~8_combout\);

-- Location: FF_X24_Y7_N53
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(14));

-- Location: MLABCELL_X25_Y7_N39
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(14) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(14),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(14));

-- Location: FF_X25_Y7_N40
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(14));

-- Location: LABCELL_X24_Y7_N0
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[13]~9_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15) & ( 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\) # ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & 
-- \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41_sumout\)) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~41_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101111111111000100011111111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datab => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~41_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(15),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[13]~9_combout\);

-- Location: FF_X24_Y7_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(13));

-- Location: LABCELL_X24_Y7_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(13) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(13) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(13),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(13));

-- Location: FF_X24_Y7_N58
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(13));

-- Location: LABCELL_X24_Y7_N3
\inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[12]~10_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15) & ( 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5_sumout\ & ((!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\) # 
-- (!\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\))) ) ) # ( !\inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|sbit_piper1d\(15) & ( 
-- ((\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ & \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\)) # 
-- (\inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~5_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|lbarrel_shift|ALT_INV_sbit_piper1d\(15),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[12]~10_combout\);

-- Location: FF_X24_Y7_N5
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_rounded_res_w[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(12));

-- Location: LABCELL_X24_Y7_N15
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(12) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(12) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(12),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(12));

-- Location: FF_X24_Y7_N16
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(12));

-- Location: LABCELL_X23_Y7_N54
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~1_sumout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|op_1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_upper1|auto_generated|ALT_INV_op_1~1_sumout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|ALT_INV_op_1~1_sumout\,
	combout => \rtl~0_combout\);

-- Location: FF_X22_Y7_N35
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~9_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~5_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(11));

-- Location: MLABCELL_X28_Y7_N3
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(11) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(11) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(11),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(11));

-- Location: FF_X28_Y7_N4
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(11));

-- Location: FF_X22_Y7_N31
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~13_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~9_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(10));

-- Location: MLABCELL_X25_Y7_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(10) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(10),
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(10));

-- Location: FF_X25_Y7_N43
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(10));

-- Location: FF_X22_Y7_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~17_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~13_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(9));

-- Location: MLABCELL_X28_Y7_N57
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(9) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(9) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(9),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(9));

-- Location: FF_X28_Y7_N58
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(9));

-- Location: FF_X22_Y7_N26
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~21_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~17_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(8));

-- Location: MLABCELL_X28_Y7_N27
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(8) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(8) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(8),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(8));

-- Location: FF_X28_Y7_N28
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(8));

-- Location: FF_X22_Y7_N23
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~25_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~21_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(7));

-- Location: LABCELL_X19_Y7_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(7) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(7),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(7));

-- Location: FF_X19_Y7_N49
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(7));

-- Location: FF_X22_Y7_N19
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~29_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~25_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(6));

-- Location: MLABCELL_X28_Y7_N6
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(6) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(6) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(6),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(6));

-- Location: FF_X28_Y7_N7
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(6));

-- Location: FF_X22_Y7_N17
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~33_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~29_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(5));

-- Location: MLABCELL_X28_Y7_N48
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(5) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(5),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(5));

-- Location: FF_X28_Y7_N49
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(5));

-- Location: FF_X22_Y7_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~37_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~33_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(4));

-- Location: MLABCELL_X28_Y7_N18
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(4) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(4) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(4),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(4));

-- Location: FF_X28_Y7_N20
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(4));

-- Location: FF_X22_Y7_N10
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~41_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~37_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(3));

-- Location: MLABCELL_X28_Y7_N36
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(3) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(3),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(3));

-- Location: FF_X28_Y7_N37
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(3));

-- Location: FF_X22_Y7_N7
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~45_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~41_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(2));

-- Location: MLABCELL_X28_Y7_N42
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(2) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(2),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(2));

-- Location: FF_X28_Y7_N44
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(2));

-- Location: FF_X22_Y7_N4
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~49_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~45_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(1));

-- Location: MLABCELL_X28_Y7_N12
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(1) = ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ & ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(1),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(1));

-- Location: FF_X28_Y7_N13
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(1));

-- Location: FF_X22_Y7_N1
\inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~53_sumout\,
	asdata => \inst|add_sub_altfp_add_sub_q2l_component|man_res_rounding_add_sub_lower|auto_generated|op_1~49_sumout\,
	sload => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(0));

-- Location: MLABCELL_X28_Y7_N33
\inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(0) = ( \inst|add_sub_altfp_add_sub_q2l_component|man_res_dffe4\(0) & ( \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_man_res_dffe4\(0),
	dataf => \inst|add_sub_altfp_add_sub_q2l_component|ALT_INV_wire_w_lg_w_lg_force_nan_w644w665w[0]~0_combout\,
	combout => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(0));

-- Location: FF_X28_Y7_N34
\inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inst|add_sub_altfp_add_sub_q2l_component|wire_w_lg_w_lg_force_nan_w644w665w\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|add_sub_altfp_add_sub_q2l_component|man_out_dffe5\(0));

-- Location: MLABCELL_X87_Y80_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


