test compile precise-output
set enable_simd
target x86_64 skylake

function %move_registers(i32x4) -> i8x16 {
block0(v0: i32x4):
    ;; In the x64 backend, all of these pseudo-instructions are lowered to moves between registers (e.g. MOVAPD, MOVDQA,
    ;; etc.). Because these have been marked as moves, no instructions are emitted by this function besides the prologue
    ;; and epilogue.
    v1 = bitcast.f32x4 little v0
    v2 = bitcast.f64x2 little v1
    v3 = bitcast.i8x16 little v2
    return v3
}

; VCode:
;   push rbp
;   mov rbp, rsp
; block0:
;   mov rsp, rbp
;   pop rbp
;   ret
; 
; Disassembled:
; block0: ; offset 0x0
;   push rbp
;   mov rbp, rsp
; block1: ; offset 0x4
;   mov rsp, rbp
;   pop rbp
;   ret

