// Seed: 528318947
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2
);
  initial begin : LABEL_0
    if (1) #1;
  end
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd86
) (
    output supply1 id_0,
    input tri id_1,
    output wor id_2,
    input tri1 id_3
    , _id_5, id_6
);
  logic [!  1 : id_5] id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7,
    output tri1 id_8,
    output tri id_9,
    input wand id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri id_13,
    output wire id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri1 id_19,
    input wor id_20,
    input wire id_21,
    input tri id_22,
    input wand id_23,
    input wire id_24,
    input supply1 id_25,
    input tri1 id_26,
    input tri0 id_27,
    input supply0 id_28,
    input tri id_29,
    input supply1 id_30,
    input wire id_31,
    input tri1 id_32,
    input uwire id_33,
    input wand id_34,
    input supply0 id_35,
    input tri0 id_36,
    output tri id_37,
    input tri1 id_38,
    output tri1 id_39
);
  logic id_41[-1 : -1];
  wire [-1 'b0 : 1] id_42;
  assign id_9 = id_25;
  or primCall (
      id_12,
      id_43,
      id_33,
      id_27,
      id_16,
      id_30,
      id_20,
      id_34,
      id_26,
      id_5,
      id_38,
      id_42,
      id_4,
      id_22,
      id_13,
      id_31,
      id_18,
      id_24,
      id_0,
      id_10,
      id_25,
      id_35,
      id_29,
      id_41,
      id_36,
      id_3,
      id_28,
      id_19,
      id_17,
      id_2,
      id_15,
      id_21,
      id_23,
      id_32,
      id_6
  );
  wire id_43;
  module_0 modCall_1 (
      id_35,
      id_2,
      id_33
  );
endmodule
