verilog xil_defaultlib  \
"../../../../PROC_leader_test.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
