<?xml version="1.0"?>
<Checkpoint Version="22" Minor="0">
	<BUILD_NUMBER Name="5076996"/>
	<FULL_BUILD Name="SW Build 5076996 on Wed May 22 18:37:14 MDT 2024"/>
	<PRODUCT Name="Vivado v2024.1 (64-bit)"/>
	<Part Name="xc7k70tfbv676-1"/>
	<FeatureSet Name="FeatureSet_Classic"/>
	<NEXTGEN_VERSAL Name="0"/>
	<Top Name="half_adder"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<MacroLevel Name="1"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="half_adder_stub.v" ModTime="1729677530"/>
	<File Type="VHDL_STUB" Name="half_adder_stub.vhdl" ModTime="1729677530"/>
	<File Type="PARAMXML" Name="half_adder_param.xml" ModTime="1729677530"/>
	<File Type="PARAMXML" Name="half_adder_param.xml" ModTime="1729677530"/>
	<File Type="XN" Name="half_adder.xn" ModTime="1729677530"/>
	<File Type="EDIF" Name="half_adder.edf" ModTime="1729677530"/>
	<File Type="SHAPE" Name="half_adder.shape" ModTime="1729677530"/>
	<File Type="INCR" Name="half_adder.incr" ModTime="1729677530"/>
	<File Type="RDA" Name="half_adder.rda" ModTime="1729677530"/>
	<File Type="JSON_RDA" Name="half_adder_rda.json" ModTime="1729677530"/>
	<File Type="WDF" Name="half_adder.wdf" ModTime="1729677530"/>
	<File Type="SYNTH" Name="half_adder.synth" ModTime="1729677530"/>
</Checkpoint>

