-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
-- Date        : Tue Jan 20 23:28:25 2026
-- Host        : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1_3\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    ost_ctrl_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \num_data_cnt_reg[3]_0\ : in STD_LOGIC;
    full_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1_3\ : entity is "top_kernel_a_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1_3\ is
  signal \dout_vld_i_1__1_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_4_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__1\ : label is "soft_lutpair9";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => local_BURST_RREADY,
      I2 => empty_n_reg_n_0,
      O => \dout_vld_i_1__1_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_0\,
      Q => \^dout_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB3333"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => empty_n_reg_0,
      I2 => \^dout_vld_reg_0\,
      I3 => local_BURST_RREADY,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \empty_n_i_2__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => full_n,
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(2),
      I4 => \full_n_i_3__1_n_0\,
      I5 => \^ost_ctrl_ready\,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => \^dout_vld_reg_0\,
      I2 => local_BURST_RREADY,
      I3 => empty_n_reg_0,
      I4 => num_data_cnt_reg(0),
      O => \full_n_i_3__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^ost_ctrl_ready\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A999955656666"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => empty_n_reg_0,
      I2 => \^dout_vld_reg_0\,
      I3 => local_BURST_RREADY,
      I4 => empty_n_reg_n_0,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr[4]_i_4_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr[4]_i_4_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__1_n_0\
    );
\mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^dout_vld_reg_0\,
      I2 => local_BURST_RREADY,
      I3 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_1__6_n_0\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => \mOutPtr[4]_i_4_n_0\,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[4]_i_2__0_n_0\
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^dout_vld_reg_0\,
      I2 => local_BURST_RREADY,
      I3 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[3]_i_1__1_n_0\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[4]_i_2__0_n_0\,
      Q => mOutPtr_reg(4),
      R => ap_rst_n_inv
    );
\num_data_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__1_n_0\
    );
\num_data_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80707F8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => local_BURST_RREADY,
      I2 => empty_n_reg_0,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__1_n_0\
    );
\num_data_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF0700FF0700F8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => local_BURST_RREADY,
      I2 => empty_n_reg_0,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__1_n_0\
    );
\num_data_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt_reg[3]_0\,
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__1_n_0\
    );
\num_data_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(0),
      I4 => \num_data_cnt_reg[3]_0\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[4]_i_2__0_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[0]_i_1__1_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[1]_i_1__1_n_0\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[2]_i_1__1_n_0\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[3]_i_1__1_n_0\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[4]_i_2__0_n_0\,
      Q => num_data_cnt_reg(4),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_mem is
  port (
    a_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DINPADINP : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_4 : in STD_LOGIC;
    a_0_RREADY : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_AXI_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mem_reg_i_1_n_0 : STD_LOGIC;
  signal mem_reg_n_69 : STD_LOGIC;
  signal NLW_mem_reg_CASDINA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDINB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDINPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDINPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "top_kernel_a_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of ready_for_outstanding_i_1 : label is "soft_lutpair80";
begin
  WEBWE(0) <= \^webwe\(0);
mem_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => Q(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_0(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => NLW_mem_reg_CASDINA_UNCONNECTED(15 downto 0),
      CASDINB(15 downto 0) => NLW_mem_reg_CASDINB_UNCONNECTED(15 downto 0),
      CASDINPA(1 downto 0) => NLW_mem_reg_CASDINPA_UNCONNECTED(1 downto 0),
      CASDINPB(1 downto 0) => NLW_mem_reg_CASDINPB_UNCONNECTED(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => mem_reg_1(15 downto 0),
      DINBDIN(15 downto 0) => mem_reg_1(31 downto 16),
      DINPADINP(1) => mem_reg_1(32),
      DINPADINP(0) => DINPADINP(0),
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => a_0_RDATA(15 downto 0),
      DOUTBDOUT(15 downto 0) => a_0_RDATA(31 downto 16),
      DOUTPADOUTP(1) => local_AXI_RLAST(1),
      DOUTPADOUTP(0) => mem_reg_n_69,
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_i_1_n_0,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => ap_rst_n_inv,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => mem_reg_4,
      I1 => a_0_RREADY,
      I2 => ready_for_outstanding_reg,
      I3 => ap_rst_n,
      O => mem_reg_i_1_n_0
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_2,
      I1 => mem_reg_3(0),
      O => \^webwe\(0)
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a_0_RREADY,
      I1 => ready_for_outstanding_reg,
      I2 => local_AXI_RLAST(1),
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \could_multi_bursts.last_loop_reg\ : out STD_LOGIC;
    next_req : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    \sect_total_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_reg : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    last_sect_reg_1 : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_handling_reg : in STD_LOGIC;
    \could_multi_bursts.loop_cnt[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 66 downto 0 );
    last_sect_reg_2 : in STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    last_sect_reg_3 : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    last_sect_reg_4 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_total_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice is
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \^could_multi_bursts.last_loop_reg\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[70]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 81 downto 2 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal req_empty_n : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \^sect_total_reg[8]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sect_total_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair11";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair33";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sect_total_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_2\ : label is 35;
begin
  Q(66 downto 0) <= \^q\(66 downto 0);
  \could_multi_bursts.last_loop_reg\ <= \^could_multi_bursts.last_loop_reg\;
  next_req <= \^next_req\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \sect_total_reg[8]\ <= \^sect_total_reg[8]\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C00"
    )
        port map (
      I0 => local_CHN_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03080CF8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => req_handling_reg,
      I1 => \^could_multi_bursts.last_loop_reg\,
      I2 => last_sect_reg_0,
      I3 => \^sect_total_reg[8]\,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_4_n_0\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_5_n_0\,
      I2 => \could_multi_bursts.loop_cnt[4]_i_6_n_0\,
      I3 => \could_multi_bursts.loop_cnt[4]_i_7_n_0\,
      I4 => \could_multi_bursts.loop_cnt[4]_i_8_n_0\,
      O => \^sect_total_reg[8]\
    );
\could_multi_bursts.loop_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2_0\(8),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_0\(7),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2_0\(18),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2_0\(4),
      O => \could_multi_bursts.loop_cnt[4]_i_4_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2_0\(9),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_0\(0),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2_0\(15),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2_0\(3),
      O => \could_multi_bursts.loop_cnt[4]_i_5_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2_0\(19),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_0\(13),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2_0\(14),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2_0\(5),
      O => \could_multi_bursts.loop_cnt[4]_i_6_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2_0\(12),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_0\(6),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2_0\(16),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2_0\(11),
      O => \could_multi_bursts.loop_cnt[4]_i_7_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2_0\(2),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_0\(1),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2_0\(17),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2_0\(10),
      O => \could_multi_bursts.loop_cnt[4]_i_8_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF0000FFFFFFFF"
    )
        port map (
      I0 => last_sect_reg_2,
      I1 => m_axi_a_ARREADY,
      I2 => last_sect_reg_3,
      I3 => ost_ctrl_ready,
      I4 => last_sect_reg_4,
      I5 => req_handling_reg,
      O => \^could_multi_bursts.last_loop_reg\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(32),
      O => \data_p1[32]_i_1__0_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(33),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(34),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(35),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(36),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(37),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(38),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(39),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(40),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(41),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(42),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(44),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(45),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(46),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(47),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(48),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(49),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(50),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(51),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(52),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(53),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(54),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(55),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(56),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(57),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(58),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(59),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(60),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(61),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(62),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(63),
      O => \data_p1[63]_i_1_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(67),
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(70),
      O => \data_p1[70]_i_1_n_0\
    );
\data_p1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(64),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(71),
      O => \data_p1[71]_i_1_n_0\
    );
\data_p1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(65),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(72),
      O => \data_p1[72]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1702"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \state__0\(1),
      I3 => local_CHN_ARVALID,
      O => load_p1
    );
\data_p1[81]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(66),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(81),
      O => \data_p1[81]_i_2_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1_n_0\,
      Q => \^q\(64),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1_n_0\,
      Q => \^q\(65),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2_n_0\,
      Q => \^q\(66),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID,
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(8),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(9),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(10),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(11),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(12),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(13),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(14),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(15),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(16),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(17),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(18),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(19),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(20),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(21),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(22),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(23),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(24),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(25),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(26),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(27),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(0),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(28),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(29),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(31),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(32),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(33),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(34),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(35),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(36),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(37),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(1),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(38),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(39),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(40),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(41),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(42),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(43),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(44),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(45),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(46),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(47),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(2),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(48),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(49),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(50),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(51),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(52),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(53),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(54),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(55),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(56),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(57),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(3),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(58),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(59),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(60),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(61),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(62),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(4),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(63),
      Q => data_p2(70),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(64),
      Q => data_p2(71),
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(65),
      Q => data_p2(72),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(5),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(66),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(6),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(7),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(66),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(66),
      O => \data_p1_reg[11]_0\(0)
    );
end_from_4k1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(66),
      O => \data_p1_reg[9]_0\(7)
    );
end_from_4k1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(65),
      O => \data_p1_reg[9]_0\(6)
    );
end_from_4k1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(64),
      O => \data_p1_reg[9]_0\(5)
    );
end_from_4k1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(4)
    );
end_from_4k1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(3)
    );
end_from_4k1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(2)
    );
end_from_4k1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(62),
      O => \data_p1_reg[9]_0\(1)
    );
end_from_4k1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(62),
      O => \data_p1_reg[9]_0\(0)
    );
last_sect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => \^could_multi_bursts.last_loop_reg\,
      I3 => last_sect_reg_1,
      I4 => \^next_req\,
      O => ap_rst_n_0
    );
req_handling_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFAAAAEEEF2220"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^could_multi_bursts.last_loop_reg\,
      I2 => last_sect_reg_0,
      I3 => \^sect_total_reg[8]\,
      I4 => req_handling_reg,
      I5 => req_empty_n,
      O => last_sect_reg
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF003F"
    )
        port map (
      I0 => local_CHN_ARVALID,
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      I3 => \state__0\(1),
      I4 => \^s_ready_t_reg_0\,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => req_handling_reg,
      I1 => req_empty_n,
      I2 => \^could_multi_bursts.last_loop_reg\,
      O => E(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => req_empty_n,
      I1 => \^sect_total_reg[8]\,
      I2 => last_sect_reg_0,
      I3 => \^could_multi_bursts.last_loop_reg\,
      I4 => req_handling_reg,
      O => \^next_req\
    );
\sect_total_reg[13]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[5]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_reg[13]_i_1_n_0\,
      CO(6) => \sect_total_reg[13]_i_1_n_1\,
      CO(5) => \sect_total_reg[13]_i_1_n_2\,
      CO(4) => \sect_total_reg[13]_i_1_n_3\,
      CO(3) => \sect_total_reg[13]_i_1_n_4\,
      CO(2) => \sect_total_reg[13]_i_1_n_5\,
      CO(1) => \sect_total_reg[13]_i_1_n_6\,
      CO(0) => \sect_total_reg[13]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \data_p1_reg[81]_0\(13 downto 6),
      S(7) => \^q\(66),
      S(6) => \^q\(66),
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1) => \^q\(66),
      S(0) => \^q\(66)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[13]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sect_total_reg[19]_i_2_n_3\,
      CO(3) => \sect_total_reg[19]_i_2_n_4\,
      CO(2) => \sect_total_reg[19]_i_2_n_5\,
      CO(1) => \sect_total_reg[19]_i_2_n_6\,
      CO(0) => \sect_total_reg[19]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \data_p1_reg[81]_0\(19 downto 14),
      S(7 downto 6) => B"00",
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1) => \^q\(66),
      S(0) => \^q\(66)
    );
\sect_total_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[5]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_reg[5]_i_1_n_0\,
      CO(6) => \sect_total_reg[5]_i_1_n_1\,
      CO(5) => \sect_total_reg[5]_i_1_n_2\,
      CO(4) => \sect_total_reg[5]_i_1_n_3\,
      CO(3) => \sect_total_reg[5]_i_1_n_4\,
      CO(2) => \sect_total_reg[5]_i_1_n_5\,
      CO(1) => \sect_total_reg[5]_i_1_n_6\,
      CO(0) => \sect_total_reg[5]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(66),
      DI(0) => \^q\(66),
      O(7 downto 2) => \data_p1_reg[81]_0\(5 downto 0),
      O(1 downto 0) => \NLW_sect_total_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(7) => \^q\(66),
      S(6) => \^q\(66),
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1 downto 0) => \sect_total_reg[5]\(1 downto 0)
    );
\sect_total_reg[5]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sect_total_reg[5]_i_2_n_0\,
      CO(6) => \sect_total_reg[5]_i_2_n_1\,
      CO(5) => \sect_total_reg[5]_i_2_n_2\,
      CO(4) => \sect_total_reg[5]_i_2_n_3\,
      CO(3) => \sect_total_reg[5]_i_2_n_4\,
      CO(2) => \sect_total_reg[5]_i_2_n_5\,
      CO(1) => \sect_total_reg[5]_i_2_n_6\,
      CO(0) => \sect_total_reg[5]_i_2_n_7\,
      DI(7 downto 4) => \^q\(66 downto 63),
      DI(3) => \^q\(63),
      DI(2 downto 1) => \^q\(63 downto 62),
      DI(0) => \^q\(62),
      O(7 downto 0) => \NLW_sect_total_reg[5]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80CF80"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID,
      I2 => state(1),
      I3 => req_empty_n,
      I4 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_0\,
      I1 => state(1),
      I2 => local_CHN_ARVALID,
      I3 => req_empty_n,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => req_empty_n,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice__parameterized0\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    full_n_reg_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    full_n_reg_2 : in STD_LOGIC;
    full_n_reg_3 : in STD_LOGIC;
    m_axi_a_RVALID : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice__parameterized0\ : entity is "top_kernel_a_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair78";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => m_axi_a_RVALID,
      I1 => state(0),
      I2 => state(1),
      I3 => local_CHN_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_a_RVALID,
      I2 => state(0),
      I3 => state(1),
      I4 => local_CHN_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => state(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => state(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(0),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[0]\,
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(10),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(11),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(12),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(13),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(14),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(15),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(16),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(17),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(18),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(19),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(1),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(20),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(21),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(22),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(23),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(24),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(25),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(26),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(27),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(28),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(29),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(2),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(30),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(31),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => state(1),
      I1 => local_CHN_RREADY,
      I2 => state(0),
      I3 => m_axi_a_RVALID,
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(32),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[32]\,
      O => \data_p1[32]_i_2_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(3),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(4),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(5),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(6),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(7),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(8),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(9),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_0\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_a_RVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => full_n_reg_1,
      I4 => full_n_reg_2,
      I5 => full_n_reg_3,
      O => full_n_reg
    );
\num_data_cnt[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => local_CHN_RREADY,
      O => \state_reg[0]_0\
    );
\num_data_cnt[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^data_p1_reg[32]_0\(32),
      I2 => \^q\(0),
      I3 => local_CHN_RREADY,
      O => dout_vld_reg
    );
\num_data_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFFFFFF"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => full_n_reg_1,
      I4 => full_n_reg_2,
      I5 => full_n_reg_3,
      O => full_n_reg_0
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => m_axi_a_RVALID,
      I1 => state(1),
      I2 => local_CHN_RREADY,
      I3 => state(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => m_axi_a_RVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => m_axi_a_RVALID,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => local_CHN_RREADY,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl is
  port (
    pop : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[70]_0\ : out STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[70]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[70]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl is
  signal \^q\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][66]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][69]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][70]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][66]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][66]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][69]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][69]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][70]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][70]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
begin
  Q(64 downto 0) <= \^q\(64 downto 0);
  pop <= \^pop\;
\dout[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => tmp_valid_reg,
      I2 => local_CHN_ARREADY,
      I3 => rreq_valid,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^q\(33),
      R => ap_rst_n_inv
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^q\(34),
      R => ap_rst_n_inv
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^q\(35),
      R => ap_rst_n_inv
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^q\(36),
      R => ap_rst_n_inv
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^q\(37),
      R => ap_rst_n_inv
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^q\(38),
      R => ap_rst_n_inv
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^q\(39),
      R => ap_rst_n_inv
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^q\(40),
      R => ap_rst_n_inv
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^q\(41),
      R => ap_rst_n_inv
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^q\(42),
      R => ap_rst_n_inv
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^q\(43),
      R => ap_rst_n_inv
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^q\(44),
      R => ap_rst_n_inv
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^q\(45),
      R => ap_rst_n_inv
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^q\(46),
      R => ap_rst_n_inv
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^q\(47),
      R => ap_rst_n_inv
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^q\(48),
      R => ap_rst_n_inv
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^q\(49),
      R => ap_rst_n_inv
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^q\(50),
      R => ap_rst_n_inv
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^q\(51),
      R => ap_rst_n_inv
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^q\(52),
      R => ap_rst_n_inv
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^q\(53),
      R => ap_rst_n_inv
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^q\(54),
      R => ap_rst_n_inv
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^q\(55),
      R => ap_rst_n_inv
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^q\(56),
      R => ap_rst_n_inv
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^q\(57),
      R => ap_rst_n_inv
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^q\(58),
      R => ap_rst_n_inv
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^q\(59),
      R => ap_rst_n_inv
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^q\(60),
      R => ap_rst_n_inv
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][61]_srl6_n_0\,
      Q => \^q\(61),
      R => ap_rst_n_inv
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][66]_srl6_n_0\,
      Q => \^q\(62),
      R => ap_rst_n_inv
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][69]_srl6_n_0\,
      Q => \^q\(63),
      R => ap_rst_n_inv
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][70]_srl6_n_0\,
      Q => \^q\(64),
      R => ap_rst_n_inv
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(61),
      Q => \mem_reg[5][61]_srl6_n_0\
    );
\mem_reg[5][66]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][66]_srl6_n_0\
    );
\mem_reg[5][69]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][69]_srl6_n_0\
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][70]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][70]_srl6_n_0\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_2\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => S(1)
    );
tmp_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      O => S(0)
    );
\tmp_len[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => D(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(62),
      I2 => \^q\(63),
      I3 => rreq_valid,
      I4 => local_CHN_ARREADY,
      I5 => tmp_valid_reg,
      O => \dout_reg[70]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl__parameterized0\ is
  port (
    pop : out STD_LOGIC;
    DINPADINP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl__parameterized0\ : entity is "top_kernel_a_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl__parameterized0\ is
  signal ost_burst_info : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
begin
  pop <= \^pop\;
\dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => local_CHN_RREADY,
      I2 => \dout_reg[0]_2\(0),
      I3 => Q(0),
      I4 => mem_reg,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_reg[0]_0\,
      Q => ost_burst_info,
      R => ap_rst_n_inv
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => ost_burst_info,
      I2 => mem_reg,
      O => DINPADINP(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1_2\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    ost_ctrl_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \num_data_cnt_reg[3]_0\ : in STD_LOGIC;
    full_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1_2\ : entity is "top_kernel_b_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1_2\ is
  signal \dout_vld_i_1__5_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__5_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_3__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \empty_n_i_2__5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__4\ : label is "soft_lutpair100";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => local_BURST_RREADY,
      I2 => empty_n_reg_n_0,
      O => \dout_vld_i_1__5_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__5_n_0\,
      Q => \^dout_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB3333"
    )
        port map (
      I0 => \empty_n_i_2__5_n_0\,
      I1 => empty_n_reg_0,
      I2 => \^dout_vld_reg_0\,
      I3 => local_BURST_RREADY,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__3_n_0\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \empty_n_i_2__5_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => full_n,
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(2),
      I4 => \full_n_i_3__4_n_0\,
      I5 => \^ost_ctrl_ready\,
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => \^dout_vld_reg_0\,
      I2 => local_BURST_RREADY,
      I3 => empty_n_reg_0,
      I4 => num_data_cnt_reg(0),
      O => \full_n_i_3__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^ost_ctrl_ready\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A999955656666"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => empty_n_reg_0,
      I2 => \^dout_vld_reg_0\,
      I3 => local_BURST_RREADY,
      I4 => empty_n_reg_n_0,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr[4]_i_4__0_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__4_n_0\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr[4]_i_4__0_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__4_n_0\
    );
\mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^dout_vld_reg_0\,
      I2 => local_BURST_RREADY,
      I3 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_1__7_n_0\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => \mOutPtr[4]_i_4__0_n_0\,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[4]_i_2__2_n_0\
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^dout_vld_reg_0\,
      I2 => local_BURST_RREADY,
      I3 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_4__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[2]_i_1__4_n_0\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[3]_i_1__4_n_0\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[4]_i_2__2_n_0\,
      Q => mOutPtr_reg(4),
      R => ap_rst_n_inv
    );
\num_data_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__5_n_0\
    );
\num_data_cnt[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80707F8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => local_BURST_RREADY,
      I2 => empty_n_reg_0,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__4_n_0\
    );
\num_data_cnt[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF0700FF0700F8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => local_BURST_RREADY,
      I2 => empty_n_reg_0,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__4_n_0\
    );
\num_data_cnt[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt_reg[3]_0\,
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__4_n_0\
    );
\num_data_cnt[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(0),
      I4 => \num_data_cnt_reg[3]_0\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[4]_i_2__2_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[0]_i_1__5_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[1]_i_1__4_n_0\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[2]_i_1__4_n_0\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[3]_i_1__4_n_0\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[4]_i_2__2_n_0\,
      Q => num_data_cnt_reg(4),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_mem is
  port (
    b_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DINPADINP : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_4 : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    ready_for_outstanding_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_AXI_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mem_reg_i_1__0_n_0\ : STD_LOGIC;
  signal mem_reg_n_69 : STD_LOGIC;
  signal NLW_mem_reg_CASDINA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDINB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDINPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDINPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "top_kernel_b_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ready_for_outstanding_i_1__0\ : label is "soft_lutpair171";
begin
  WEBWE(0) <= \^webwe\(0);
mem_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => Q(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_0(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => NLW_mem_reg_CASDINA_UNCONNECTED(15 downto 0),
      CASDINB(15 downto 0) => NLW_mem_reg_CASDINB_UNCONNECTED(15 downto 0),
      CASDINPA(1 downto 0) => NLW_mem_reg_CASDINPA_UNCONNECTED(1 downto 0),
      CASDINPB(1 downto 0) => NLW_mem_reg_CASDINPB_UNCONNECTED(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => mem_reg_1(15 downto 0),
      DINBDIN(15 downto 0) => mem_reg_1(31 downto 16),
      DINPADINP(1) => mem_reg_1(32),
      DINPADINP(0) => DINPADINP(0),
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => b_0_RDATA(15 downto 0),
      DOUTBDOUT(15 downto 0) => b_0_RDATA(31 downto 16),
      DOUTPADOUTP(1) => local_AXI_RLAST(1),
      DOUTPADOUTP(0) => mem_reg_n_69,
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \mem_reg_i_1__0_n_0\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => ap_rst_n_inv,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => mem_reg_4,
      I1 => ready_for_outstanding_reg,
      I2 => ready_for_outstanding_reg_0,
      I3 => ap_rst_n,
      O => \mem_reg_i_1__0_n_0\
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_2,
      I1 => mem_reg_3(0),
      O => \^webwe\(0)
    );
\ready_for_outstanding_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => ready_for_outstanding_reg_0,
      I2 => local_AXI_RLAST(1),
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \could_multi_bursts.last_loop_reg\ : out STD_LOGIC;
    next_req : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    \sect_total_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_reg : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    last_sect_reg_1 : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_handling_reg : in STD_LOGIC;
    \could_multi_bursts.loop_cnt[4]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 66 downto 0 );
    last_sect_reg_2 : in STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    last_sect_reg_3 : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    last_sect_reg_4 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_total_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice is
  signal \FSM_sequential_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \^could_multi_bursts.last_loop_reg\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[70]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 81 downto 2 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal req_empty_n : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_7\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__0_n_7\ : STD_LOGIC;
  signal \^sect_total_reg[8]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sect_total_reg[5]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[5]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair102";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair124";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sect_total_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_2__0\ : label is 35;
begin
  Q(66 downto 0) <= \^q\(66 downto 0);
  \could_multi_bursts.last_loop_reg\ <= \^could_multi_bursts.last_loop_reg\;
  next_req <= \^next_req\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \sect_total_reg[8]\ <= \^sect_total_reg[8]\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C00"
    )
        port map (
      I0 => local_CHN_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[1]_i_2__0_n_0\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03080CF8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state[1]_i_2__0_n_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => req_handling_reg,
      I1 => \^could_multi_bursts.last_loop_reg\,
      I2 => last_sect_reg_0,
      I3 => \^sect_total_reg[8]\,
      O => \FSM_sequential_state[1]_i_2__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_4__0_n_0\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_5__0_n_0\,
      I2 => \could_multi_bursts.loop_cnt[4]_i_6__0_n_0\,
      I3 => \could_multi_bursts.loop_cnt[4]_i_7__0_n_0\,
      I4 => \could_multi_bursts.loop_cnt[4]_i_8__0_n_0\,
      O => \^sect_total_reg[8]\
    );
\could_multi_bursts.loop_cnt[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(8),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(7),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(18),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(4),
      O => \could_multi_bursts.loop_cnt[4]_i_4__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(9),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(0),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(15),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(3),
      O => \could_multi_bursts.loop_cnt[4]_i_5__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(19),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(13),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(14),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(5),
      O => \could_multi_bursts.loop_cnt[4]_i_6__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(12),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(6),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(16),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(11),
      O => \could_multi_bursts.loop_cnt[4]_i_7__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(2),
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(1),
      I2 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(17),
      I3 => \could_multi_bursts.loop_cnt[4]_i_2__0_0\(10),
      O => \could_multi_bursts.loop_cnt[4]_i_8__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF0000FFFFFFFF"
    )
        port map (
      I0 => last_sect_reg_2,
      I1 => m_axi_b_ARREADY,
      I2 => last_sect_reg_3,
      I3 => ost_ctrl_ready,
      I4 => last_sect_reg_4,
      I5 => req_handling_reg,
      O => \^could_multi_bursts.last_loop_reg\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1__1_n_0\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_1__1_n_0\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(32),
      O => \data_p1[32]_i_1__2_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(33),
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(34),
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(35),
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(36),
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(37),
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(38),
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(39),
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(40),
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(41),
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(42),
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(44),
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(45),
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(46),
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(47),
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(48),
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(49),
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(50),
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(51),
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(52),
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(53),
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(54),
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(55),
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(56),
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(57),
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(58),
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(59),
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(60),
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(61),
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(62),
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(63),
      O => \data_p1[63]_i_1__0_n_0\
    );
\data_p1[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(67),
      O => \data_p1[67]_i_1__0_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(70),
      O => \data_p1[70]_i_1__0_n_0\
    );
\data_p1[71]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(64),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(71),
      O => \data_p1[71]_i_1__0_n_0\
    );
\data_p1[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(65),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(72),
      O => \data_p1[72]_i_1__0_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[81]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1702"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => \state__0\(1),
      I3 => local_CHN_ARVALID,
      O => load_p1
    );
\data_p1[81]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(66),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(81),
      O => \data_p1[81]_i_2__0_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__2_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__0_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1__0_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1__0_n_0\,
      Q => \^q\(64),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1__0_n_0\,
      Q => \^q\(65),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2__0_n_0\,
      Q => \^q\(66),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2[81]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID,
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(8),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(9),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(10),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(11),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(12),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(13),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(14),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(15),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(16),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(17),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(18),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(19),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(20),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(21),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(22),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(23),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(24),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(25),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(26),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(27),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(0),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(28),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(29),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(31),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(32),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(33),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(34),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(35),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(36),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(37),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(1),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(38),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(39),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(40),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(41),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(42),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(43),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(44),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(45),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(46),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(47),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(2),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(48),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(49),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(50),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(51),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(52),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(53),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(54),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(55),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(56),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(57),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(3),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(58),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(59),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(60),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(61),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(62),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(4),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(63),
      Q => data_p2(70),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(64),
      Q => data_p2(71),
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(65),
      Q => data_p2(72),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(5),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(66),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(6),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(7),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(66),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(66),
      O => \data_p1_reg[11]_0\(0)
    );
\end_from_4k1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(66),
      O => \data_p1_reg[9]_0\(7)
    );
\end_from_4k1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(65),
      O => \data_p1_reg[9]_0\(6)
    );
\end_from_4k1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(64),
      O => \data_p1_reg[9]_0\(5)
    );
\end_from_4k1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(4)
    );
\end_from_4k1_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(3)
    );
\end_from_4k1_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(2)
    );
\end_from_4k1_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(62),
      O => \data_p1_reg[9]_0\(1)
    );
\end_from_4k1_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(62),
      O => \data_p1_reg[9]_0\(0)
    );
\last_sect_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => \^could_multi_bursts.last_loop_reg\,
      I3 => last_sect_reg_1,
      I4 => \^next_req\,
      O => ap_rst_n_0
    );
\req_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFAAAAEEEF2220"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^could_multi_bursts.last_loop_reg\,
      I2 => last_sect_reg_0,
      I3 => \^sect_total_reg[8]\,
      I4 => req_handling_reg,
      I5 => req_empty_n,
      O => last_sect_reg
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF003F"
    )
        port map (
      I0 => local_CHN_ARVALID,
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I3 => \state__0\(1),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => req_handling_reg,
      I1 => req_empty_n,
      I2 => \^could_multi_bursts.last_loop_reg\,
      O => E(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_total[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => req_empty_n,
      I1 => \^sect_total_reg[8]\,
      I2 => last_sect_reg_0,
      I3 => \^could_multi_bursts.last_loop_reg\,
      I4 => req_handling_reg,
      O => \^next_req\
    );
\sect_total_reg[13]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[5]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_reg[13]_i_1__0_n_0\,
      CO(6) => \sect_total_reg[13]_i_1__0_n_1\,
      CO(5) => \sect_total_reg[13]_i_1__0_n_2\,
      CO(4) => \sect_total_reg[13]_i_1__0_n_3\,
      CO(3) => \sect_total_reg[13]_i_1__0_n_4\,
      CO(2) => \sect_total_reg[13]_i_1__0_n_5\,
      CO(1) => \sect_total_reg[13]_i_1__0_n_6\,
      CO(0) => \sect_total_reg[13]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \data_p1_reg[81]_0\(13 downto 6),
      S(7) => \^q\(66),
      S(6) => \^q\(66),
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1) => \^q\(66),
      S(0) => \^q\(66)
    );
\sect_total_reg[19]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[13]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sect_total_reg[19]_i_2__0_n_3\,
      CO(3) => \sect_total_reg[19]_i_2__0_n_4\,
      CO(2) => \sect_total_reg[19]_i_2__0_n_5\,
      CO(1) => \sect_total_reg[19]_i_2__0_n_6\,
      CO(0) => \sect_total_reg[19]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \data_p1_reg[81]_0\(19 downto 14),
      S(7 downto 6) => B"00",
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1) => \^q\(66),
      S(0) => \^q\(66)
    );
\sect_total_reg[5]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[5]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_reg[5]_i_1__0_n_0\,
      CO(6) => \sect_total_reg[5]_i_1__0_n_1\,
      CO(5) => \sect_total_reg[5]_i_1__0_n_2\,
      CO(4) => \sect_total_reg[5]_i_1__0_n_3\,
      CO(3) => \sect_total_reg[5]_i_1__0_n_4\,
      CO(2) => \sect_total_reg[5]_i_1__0_n_5\,
      CO(1) => \sect_total_reg[5]_i_1__0_n_6\,
      CO(0) => \sect_total_reg[5]_i_1__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(66),
      DI(0) => \^q\(66),
      O(7 downto 2) => \data_p1_reg[81]_0\(5 downto 0),
      O(1 downto 0) => \NLW_sect_total_reg[5]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(7) => \^q\(66),
      S(6) => \^q\(66),
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1 downto 0) => \sect_total_reg[5]\(1 downto 0)
    );
\sect_total_reg[5]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sect_total_reg[5]_i_2__0_n_0\,
      CO(6) => \sect_total_reg[5]_i_2__0_n_1\,
      CO(5) => \sect_total_reg[5]_i_2__0_n_2\,
      CO(4) => \sect_total_reg[5]_i_2__0_n_3\,
      CO(3) => \sect_total_reg[5]_i_2__0_n_4\,
      CO(2) => \sect_total_reg[5]_i_2__0_n_5\,
      CO(1) => \sect_total_reg[5]_i_2__0_n_6\,
      CO(0) => \sect_total_reg[5]_i_2__0_n_7\,
      DI(7 downto 4) => \^q\(66 downto 63),
      DI(3) => \^q\(63),
      DI(2 downto 1) => \^q\(63 downto 62),
      DI(0) => \^q\(62),
      O(7 downto 0) => \NLW_sect_total_reg[5]_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80CF80"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID,
      I2 => state(1),
      I3 => req_empty_n,
      I4 => \FSM_sequential_state[1]_i_2__0_n_0\,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I1 => state(1),
      I2 => local_CHN_ARVALID,
      I3 => req_empty_n,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => req_empty_n,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice__parameterized0\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    full_n_reg_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    full_n_reg_2 : in STD_LOGIC;
    full_n_reg_3 : in STD_LOGIC;
    m_axi_b_RVALID : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice__parameterized0\ : entity is "top_kernel_b_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair170";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair169";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => m_axi_b_RVALID,
      I1 => state(0),
      I2 => state(1),
      I3 => local_CHN_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_b_RVALID,
      I2 => state(0),
      I3 => state(1),
      I4 => local_CHN_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => state(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => state(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(0),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[0]\,
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(10),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__2_n_0\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(11),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__2_n_0\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(12),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__2_n_0\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(13),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__2_n_0\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(14),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__2_n_0\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(15),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__2_n_0\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(16),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__2_n_0\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(17),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__2_n_0\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(18),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__2_n_0\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(19),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__2_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(1),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(20),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__2_n_0\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(21),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__2_n_0\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(22),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__2_n_0\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(23),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__2_n_0\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(24),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__2_n_0\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(25),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__2_n_0\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(26),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__2_n_0\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(27),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__2_n_0\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(28),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__2_n_0\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(29),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__2_n_0\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(2),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__2_n_0\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(30),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1__2_n_0\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(31),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_1__2_n_0\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => state(1),
      I1 => local_CHN_RREADY,
      I2 => state(0),
      I3 => m_axi_b_RVALID,
      O => load_p1
    );
\data_p1[32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(32),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[32]\,
      O => \data_p1[32]_i_2__0_n_0\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(3),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__2_n_0\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(4),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__2_n_0\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(5),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__2_n_0\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(6),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__2_n_0\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(7),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__2_n_0\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(8),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__2_n_0\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[32]_0\(9),
      I1 => state(1),
      I2 => state(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2__0_n_0\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_b_RVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => full_n_reg_1,
      I4 => full_n_reg_2,
      I5 => full_n_reg_3,
      O => full_n_reg
    );
\num_data_cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => local_CHN_RREADY,
      O => \state_reg[0]_0\
    );
\num_data_cnt[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^data_p1_reg[32]_0\(32),
      I2 => \^q\(0),
      I3 => local_CHN_RREADY,
      O => dout_vld_reg
    );
\num_data_cnt[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFFFFFF"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => full_n_reg_1,
      I4 => full_n_reg_2,
      I5 => full_n_reg_3,
      O => full_n_reg_0
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => m_axi_b_RVALID,
      I1 => state(1),
      I2 => local_CHN_RREADY,
      I3 => state(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => local_CHN_RREADY,
      I1 => \^q\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => m_axi_b_RVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__2_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => m_axi_b_RVALID,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => local_CHN_RREADY,
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl is
  port (
    pop : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[70]_0\ : out STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[70]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl is
  signal \^q\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][66]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][69]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][70]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][66]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][66]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][69]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][69]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][70]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][70]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
begin
  Q(64 downto 0) <= \^q\(64 downto 0);
  pop <= \^pop\;
\dout[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => tmp_valid_reg,
      I2 => local_CHN_ARREADY,
      I3 => rreq_valid,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^q\(33),
      R => ap_rst_n_inv
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^q\(34),
      R => ap_rst_n_inv
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^q\(35),
      R => ap_rst_n_inv
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^q\(36),
      R => ap_rst_n_inv
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^q\(37),
      R => ap_rst_n_inv
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^q\(38),
      R => ap_rst_n_inv
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^q\(39),
      R => ap_rst_n_inv
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^q\(40),
      R => ap_rst_n_inv
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^q\(41),
      R => ap_rst_n_inv
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^q\(42),
      R => ap_rst_n_inv
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^q\(43),
      R => ap_rst_n_inv
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^q\(44),
      R => ap_rst_n_inv
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^q\(45),
      R => ap_rst_n_inv
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^q\(46),
      R => ap_rst_n_inv
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^q\(47),
      R => ap_rst_n_inv
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^q\(48),
      R => ap_rst_n_inv
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^q\(49),
      R => ap_rst_n_inv
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^q\(50),
      R => ap_rst_n_inv
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^q\(51),
      R => ap_rst_n_inv
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^q\(52),
      R => ap_rst_n_inv
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^q\(53),
      R => ap_rst_n_inv
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^q\(54),
      R => ap_rst_n_inv
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^q\(55),
      R => ap_rst_n_inv
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^q\(56),
      R => ap_rst_n_inv
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^q\(57),
      R => ap_rst_n_inv
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^q\(58),
      R => ap_rst_n_inv
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^q\(59),
      R => ap_rst_n_inv
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^q\(60),
      R => ap_rst_n_inv
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][61]_srl6_n_0\,
      Q => \^q\(61),
      R => ap_rst_n_inv
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][66]_srl6_n_0\,
      Q => \^q\(62),
      R => ap_rst_n_inv
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][69]_srl6_n_0\,
      Q => \^q\(63),
      R => ap_rst_n_inv
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][70]_srl6_n_0\,
      Q => \^q\(64),
      R => ap_rst_n_inv
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(61),
      Q => \mem_reg[5][61]_srl6_n_0\
    );
\mem_reg[5][66]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][66]_srl6_n_0\
    );
\mem_reg[5][69]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][69]_srl6_n_0\
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][70]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][70]_srl6_n_0\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_1\(0),
      A1 => \dout_reg[70]_1\(1),
      A2 => \dout_reg[70]_1\(2),
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
\tmp_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => S(1)
    );
\tmp_len0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      O => S(0)
    );
\tmp_len[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => D(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(62),
      I2 => \^q\(63),
      I3 => rreq_valid,
      I4 => local_CHN_ARREADY,
      I5 => tmp_valid_reg,
      O => \dout_reg[70]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl__parameterized0\ is
  port (
    pop : out STD_LOGIC;
    DINPADINP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl__parameterized0\ : entity is "top_kernel_b_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl__parameterized0\ is
  signal ost_burst_info : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
begin
  pop <= \^pop\;
\dout[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => local_CHN_RREADY,
      I2 => \dout_reg[0]_2\(0),
      I3 => Q(0),
      I4 => mem_reg,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_reg[0]_0\,
      Q => ost_burst_info,
      R => ap_rst_n_inv
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => ost_burst_info,
      I2 => mem_reg,
      O => DINPADINP(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_control_s_axi is
  port (
    int_auto_restart_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 61 downto 0 );
    sum_r : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \int_b_r_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_start : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \i1_fu_94_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln11_fu_190_p2 : out STD_LOGIC;
    \i1_fu_94_reg[1]\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    int_task_ap_done_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg : in STD_LOGIC;
    int_task_ap_done_reg_1 : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    task_ap_ready : in STD_LOGIC;
    \icmp_ln11_reg_283_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_exit_ready : in STD_LOGIC;
    int_isr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_control_s_axi is
  signal \^d\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal \i1_fu_94[4]_i_2_n_0\ : STD_LOGIC;
  signal \^i1_fu_94_reg[1]\ : STD_LOGIC;
  signal \int_a_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_a_r[63]_i_1_n_0\ : STD_LOGIC;
  signal int_a_r_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_a_r_reg06_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_a_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_a_r_reg_n_0_[1]\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle_i_3_n_0 : STD_LOGIC;
  signal int_ap_idle_i_4_n_0 : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_ap_start_i_2_n_0 : STD_LOGIC;
  signal int_ap_start_i_3_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal \^int_auto_restart_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \int_b_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_b_r[63]_i_1_n_0\ : STD_LOGIC;
  signal int_b_r_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_b_r_reg03_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_b_r_reg[63]_0\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \int_b_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_b_r_reg_n_0_[1]\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr8_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_sum_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_sum_r[63]_i_1_n_0\ : STD_LOGIC;
  signal int_sum_r_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_sum_r_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_sum_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_sum_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_4_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \^sum_r\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair187";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_a_r[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_a_r[10]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_a_r[11]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_a_r[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_a_r[13]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_a_r[14]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_a_r[15]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_a_r[16]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_a_r[17]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_a_r[18]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_a_r[19]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_a_r[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_a_r[20]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_a_r[21]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_a_r[22]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_a_r[23]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_a_r[24]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_a_r[25]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_a_r[26]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_a_r[27]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_a_r[28]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_a_r[29]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_a_r[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_a_r[30]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_a_r[31]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_a_r[32]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_a_r[33]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_a_r[34]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_a_r[35]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_a_r[36]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_a_r[37]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_a_r[38]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_a_r[39]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_a_r[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_a_r[40]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_a_r[41]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_a_r[42]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_a_r[43]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_a_r[44]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_a_r[45]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_a_r[46]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_a_r[47]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_a_r[48]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_a_r[49]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_a_r[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_a_r[50]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_a_r[51]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_a_r[52]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_a_r[53]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_a_r[54]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_a_r[55]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_a_r[56]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_a_r[57]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_a_r[58]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_a_r[59]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_a_r[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_a_r[60]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_a_r[61]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_a_r[62]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_a_r[63]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_a_r[6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_a_r[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_a_r[8]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_a_r[9]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of int_auto_restart_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_b_r[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_b_r[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_b_r[11]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_b_r[12]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_b_r[13]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_b_r[14]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_b_r[15]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_b_r[16]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_b_r[17]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_b_r[18]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_b_r[19]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_b_r[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_b_r[20]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_b_r[21]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_b_r[22]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_b_r[23]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_b_r[24]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_b_r[25]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_b_r[26]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_b_r[27]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_b_r[28]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_b_r[29]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_b_r[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_b_r[30]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_b_r[31]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_b_r[32]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_b_r[33]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_b_r[34]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_b_r[35]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_b_r[36]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_b_r[37]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_b_r[38]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_b_r[39]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_b_r[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_b_r[40]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_b_r[41]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_b_r[42]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_b_r[43]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_b_r[44]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_b_r[45]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_b_r[46]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_b_r[47]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_b_r[48]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_b_r[49]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_b_r[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_b_r[50]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_b_r[51]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_b_r[52]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_b_r[53]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_b_r[54]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_b_r[55]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_b_r[56]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_b_r[57]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_b_r[58]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_b_r[59]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_b_r[5]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_b_r[60]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_b_r[61]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_b_r[62]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_b_r[63]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_b_r[6]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_b_r[7]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_b_r[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_b_r[9]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_sum_r[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_sum_r[10]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_sum_r[11]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_sum_r[12]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_sum_r[13]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_sum_r[14]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_sum_r[15]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_sum_r[16]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_sum_r[17]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_sum_r[18]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_sum_r[19]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_sum_r[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_sum_r[20]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_sum_r[21]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_sum_r[22]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_sum_r[23]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_sum_r[24]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_sum_r[25]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_sum_r[26]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_sum_r[27]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_sum_r[28]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_sum_r[29]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_sum_r[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_sum_r[30]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_sum_r[31]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_sum_r[32]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_sum_r[33]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_sum_r[34]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_sum_r[35]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_sum_r[36]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_sum_r[37]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_sum_r[38]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_sum_r[39]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_sum_r[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_sum_r[40]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_sum_r[41]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_sum_r[42]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_sum_r[43]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_sum_r[44]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_sum_r[45]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_sum_r[46]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_sum_r[47]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_sum_r[48]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_sum_r[49]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_sum_r[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_sum_r[50]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_sum_r[51]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_sum_r[52]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_sum_r[53]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_sum_r[54]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_sum_r[55]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_sum_r[56]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_sum_r[57]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_sum_r[58]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_sum_r[59]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_sum_r[5]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_sum_r[60]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_sum_r[61]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_sum_r[62]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_sum_r[63]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_sum_r[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_sum_r[7]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_sum_r[8]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_sum_r[9]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of int_task_ap_done_i_4 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rdata[9]_i_4\ : label is "soft_lutpair284";
begin
  D(61 downto 0) <= \^d\(61 downto 0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(0) <= \^q\(0);
  ap_start <= \^ap_start\;
  \i1_fu_94_reg[1]\ <= \^i1_fu_94_reg[1]\;
  int_auto_restart_reg_0(0) <= \^int_auto_restart_reg_0\(0);
  \int_b_r_reg[63]_0\(61 downto 0) <= \^int_b_r_reg[63]_0\(61 downto 0);
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
  sum_r(61 downto 0) <= \^sum_r\(61 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F277"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => s_axi_control_BREADY,
      I4 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^int_auto_restart_reg_0\(0),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => ap_rst_n_inv
    );
\i1_fu_94[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \icmp_ln11_reg_283_reg[0]\(2),
      I1 => \icmp_ln11_reg_283_reg[0]\(0),
      I2 => \icmp_ln11_reg_283_reg[0]\(1),
      I3 => \icmp_ln11_reg_283_reg[0]\(3),
      I4 => \i1_fu_94[4]_i_2_n_0\,
      I5 => \icmp_ln11_reg_283_reg[0]\(4),
      O => \i1_fu_94_reg[2]\(0)
    );
\i1_fu_94[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_loop_init,
      O => \i1_fu_94[4]_i_2_n_0\
    );
\icmp_ln11_reg_283[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \i1_fu_94[4]_i_2_n_0\,
      I1 => \icmp_ln11_reg_283_reg[0]\(4),
      I2 => \icmp_ln11_reg_283_reg[0]\(3),
      I3 => \icmp_ln11_reg_283_reg[0]\(6),
      I4 => \icmp_ln11_reg_283_reg[0]\(5),
      I5 => \^i1_fu_94_reg[1]\,
      O => icmp_ln11_fu_190_p2
    );
\icmp_ln11_reg_283[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \icmp_ln11_reg_283_reg[0]\(1),
      I1 => \icmp_ln11_reg_283_reg[0]\(0),
      I2 => \icmp_ln11_reg_283_reg[0]\(2),
      O => \^i1_fu_94_reg[1]\
    );
\int_a_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_a_r_reg_n_0_[0]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_a_r_reg06_out(0)
    );
\int_a_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_a_r_reg06_out(10)
    );
\int_a_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_a_r_reg06_out(11)
    );
\int_a_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_a_r_reg06_out(12)
    );
\int_a_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_a_r_reg06_out(13)
    );
\int_a_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_a_r_reg06_out(14)
    );
\int_a_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_a_r_reg06_out(15)
    );
\int_a_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(14),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_a_r_reg06_out(16)
    );
\int_a_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(15),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_a_r_reg06_out(17)
    );
\int_a_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_a_r_reg06_out(18)
    );
\int_a_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_a_r_reg06_out(19)
    );
\int_a_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_a_r_reg_n_0_[1]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_a_r_reg06_out(1)
    );
\int_a_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_a_r_reg06_out(20)
    );
\int_a_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_a_r_reg06_out(21)
    );
\int_a_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_a_r_reg06_out(22)
    );
\int_a_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_a_r_reg06_out(23)
    );
\int_a_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(22),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_a_r_reg06_out(24)
    );
\int_a_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(23),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_a_r_reg06_out(25)
    );
\int_a_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_a_r_reg06_out(26)
    );
\int_a_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_a_r_reg06_out(27)
    );
\int_a_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_a_r_reg06_out(28)
    );
\int_a_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_a_r_reg06_out(29)
    );
\int_a_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_a_r_reg06_out(2)
    );
\int_a_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_a_r_reg06_out(30)
    );
\int_a_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_a_r[31]_i_1_n_0\
    );
\int_a_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_a_r_reg06_out(31)
    );
\int_a_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(30),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_a_r_reg0(0)
    );
\int_a_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(31),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_a_r_reg0(1)
    );
\int_a_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_a_r_reg0(2)
    );
\int_a_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_a_r_reg0(3)
    );
\int_a_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_a_r_reg0(4)
    );
\int_a_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_a_r_reg0(5)
    );
\int_a_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_a_r_reg0(6)
    );
\int_a_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_a_r_reg0(7)
    );
\int_a_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_a_r_reg06_out(3)
    );
\int_a_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(38),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_a_r_reg0(8)
    );
\int_a_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(39),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_a_r_reg0(9)
    );
\int_a_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_a_r_reg0(10)
    );
\int_a_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_a_r_reg0(11)
    );
\int_a_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_a_r_reg0(12)
    );
\int_a_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_a_r_reg0(13)
    );
\int_a_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_a_r_reg0(14)
    );
\int_a_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_a_r_reg0(15)
    );
\int_a_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(46),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_a_r_reg0(16)
    );
\int_a_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(47),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_a_r_reg0(17)
    );
\int_a_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_a_r_reg06_out(4)
    );
\int_a_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_a_r_reg0(18)
    );
\int_a_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_a_r_reg0(19)
    );
\int_a_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_a_r_reg0(20)
    );
\int_a_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_a_r_reg0(21)
    );
\int_a_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_a_r_reg0(22)
    );
\int_a_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_a_r_reg0(23)
    );
\int_a_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(54),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_a_r_reg0(24)
    );
\int_a_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(55),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_a_r_reg0(25)
    );
\int_a_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_a_r_reg0(26)
    );
\int_a_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_a_r_reg0(27)
    );
\int_a_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_a_r_reg06_out(5)
    );
\int_a_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_a_r_reg0(28)
    );
\int_a_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_a_r_reg0(29)
    );
\int_a_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_a_r_reg0(30)
    );
\int_a_r[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_a_r[63]_i_1_n_0\
    );
\int_a_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_a_r_reg0(31)
    );
\int_a_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_a_r_reg06_out(6)
    );
\int_a_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_a_r_reg06_out(7)
    );
\int_a_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(6),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_a_r_reg06_out(8)
    );
\int_a_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d\(7),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_a_r_reg06_out(9)
    );
\int_a_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(0),
      Q => \int_a_r_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_a_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(10),
      Q => \^d\(8),
      R => ap_rst_n_inv
    );
\int_a_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(11),
      Q => \^d\(9),
      R => ap_rst_n_inv
    );
\int_a_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(12),
      Q => \^d\(10),
      R => ap_rst_n_inv
    );
\int_a_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(13),
      Q => \^d\(11),
      R => ap_rst_n_inv
    );
\int_a_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(14),
      Q => \^d\(12),
      R => ap_rst_n_inv
    );
\int_a_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(15),
      Q => \^d\(13),
      R => ap_rst_n_inv
    );
\int_a_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(16),
      Q => \^d\(14),
      R => ap_rst_n_inv
    );
\int_a_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(17),
      Q => \^d\(15),
      R => ap_rst_n_inv
    );
\int_a_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(18),
      Q => \^d\(16),
      R => ap_rst_n_inv
    );
\int_a_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(19),
      Q => \^d\(17),
      R => ap_rst_n_inv
    );
\int_a_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(1),
      Q => \int_a_r_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_a_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(20),
      Q => \^d\(18),
      R => ap_rst_n_inv
    );
\int_a_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(21),
      Q => \^d\(19),
      R => ap_rst_n_inv
    );
\int_a_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(22),
      Q => \^d\(20),
      R => ap_rst_n_inv
    );
\int_a_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(23),
      Q => \^d\(21),
      R => ap_rst_n_inv
    );
\int_a_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(24),
      Q => \^d\(22),
      R => ap_rst_n_inv
    );
\int_a_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(25),
      Q => \^d\(23),
      R => ap_rst_n_inv
    );
\int_a_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(26),
      Q => \^d\(24),
      R => ap_rst_n_inv
    );
\int_a_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(27),
      Q => \^d\(25),
      R => ap_rst_n_inv
    );
\int_a_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(28),
      Q => \^d\(26),
      R => ap_rst_n_inv
    );
\int_a_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(29),
      Q => \^d\(27),
      R => ap_rst_n_inv
    );
\int_a_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(2),
      Q => \^d\(0),
      R => ap_rst_n_inv
    );
\int_a_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(30),
      Q => \^d\(28),
      R => ap_rst_n_inv
    );
\int_a_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(31),
      Q => \^d\(29),
      R => ap_rst_n_inv
    );
\int_a_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(0),
      Q => \^d\(30),
      R => ap_rst_n_inv
    );
\int_a_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(1),
      Q => \^d\(31),
      R => ap_rst_n_inv
    );
\int_a_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(2),
      Q => \^d\(32),
      R => ap_rst_n_inv
    );
\int_a_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(3),
      Q => \^d\(33),
      R => ap_rst_n_inv
    );
\int_a_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(4),
      Q => \^d\(34),
      R => ap_rst_n_inv
    );
\int_a_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(5),
      Q => \^d\(35),
      R => ap_rst_n_inv
    );
\int_a_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(6),
      Q => \^d\(36),
      R => ap_rst_n_inv
    );
\int_a_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(7),
      Q => \^d\(37),
      R => ap_rst_n_inv
    );
\int_a_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(3),
      Q => \^d\(1),
      R => ap_rst_n_inv
    );
\int_a_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(8),
      Q => \^d\(38),
      R => ap_rst_n_inv
    );
\int_a_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(9),
      Q => \^d\(39),
      R => ap_rst_n_inv
    );
\int_a_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(10),
      Q => \^d\(40),
      R => ap_rst_n_inv
    );
\int_a_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(11),
      Q => \^d\(41),
      R => ap_rst_n_inv
    );
\int_a_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(12),
      Q => \^d\(42),
      R => ap_rst_n_inv
    );
\int_a_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(13),
      Q => \^d\(43),
      R => ap_rst_n_inv
    );
\int_a_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(14),
      Q => \^d\(44),
      R => ap_rst_n_inv
    );
\int_a_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(15),
      Q => \^d\(45),
      R => ap_rst_n_inv
    );
\int_a_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(16),
      Q => \^d\(46),
      R => ap_rst_n_inv
    );
\int_a_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(17),
      Q => \^d\(47),
      R => ap_rst_n_inv
    );
\int_a_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(4),
      Q => \^d\(2),
      R => ap_rst_n_inv
    );
\int_a_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(18),
      Q => \^d\(48),
      R => ap_rst_n_inv
    );
\int_a_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(19),
      Q => \^d\(49),
      R => ap_rst_n_inv
    );
\int_a_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(20),
      Q => \^d\(50),
      R => ap_rst_n_inv
    );
\int_a_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(21),
      Q => \^d\(51),
      R => ap_rst_n_inv
    );
\int_a_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(22),
      Q => \^d\(52),
      R => ap_rst_n_inv
    );
\int_a_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(23),
      Q => \^d\(53),
      R => ap_rst_n_inv
    );
\int_a_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(24),
      Q => \^d\(54),
      R => ap_rst_n_inv
    );
\int_a_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(25),
      Q => \^d\(55),
      R => ap_rst_n_inv
    );
\int_a_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(26),
      Q => \^d\(56),
      R => ap_rst_n_inv
    );
\int_a_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(27),
      Q => \^d\(57),
      R => ap_rst_n_inv
    );
\int_a_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(5),
      Q => \^d\(3),
      R => ap_rst_n_inv
    );
\int_a_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(28),
      Q => \^d\(58),
      R => ap_rst_n_inv
    );
\int_a_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(29),
      Q => \^d\(59),
      R => ap_rst_n_inv
    );
\int_a_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(30),
      Q => \^d\(60),
      R => ap_rst_n_inv
    );
\int_a_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[63]_i_1_n_0\,
      D => int_a_r_reg0(31),
      Q => \^d\(61),
      R => ap_rst_n_inv
    );
\int_a_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(6),
      Q => \^d\(4),
      R => ap_rst_n_inv
    );
\int_a_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(7),
      Q => \^d\(5),
      R => ap_rst_n_inv
    );
\int_a_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(8),
      Q => \^d\(6),
      R => ap_rst_n_inv
    );
\int_a_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a_r[31]_i_1_n_0\,
      D => int_a_r_reg06_out(9),
      Q => \^d\(7),
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_ap_idle_i_2_n_0,
      I1 => int_ap_idle_i_3_n_0,
      I2 => int_ap_idle_i_4_n_0,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => ap_enable_reg_pp0_iter7,
      I3 => ap_enable_reg_pp0_iter8,
      I4 => ap_enable_reg_pp0_iter15,
      I5 => ap_enable_reg_pp0_iter14,
      O => int_ap_idle_i_2_n_0
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => ap_enable_reg_pp0_iter5,
      O => int_ap_idle_i_3_n_0
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \^ap_start\,
      I5 => int_ap_idle_reg_0,
      O => int_ap_idle_i_4_n_0
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_6_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAAAAA"
    )
        port map (
      I0 => task_ap_ready,
      I1 => int_task_ap_done_i_3_n_0,
      I2 => s_axi_control_ARADDR(3),
      I3 => ar_hs,
      I4 => int_task_ap_done_i_4_n_0,
      I5 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBF8888888"
    )
        port map (
      I0 => \^int_auto_restart_reg_0\(0),
      I1 => ap_loop_exit_ready,
      I2 => int_ap_start_i_2_n_0,
      I3 => int_ap_start_i_3_n_0,
      I4 => s_axi_control_WDATA(0),
      I5 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      O => int_ap_start_i_2_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => int_ap_start_i_3_n_0
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => int_ap_start_i_3_n_0,
      I4 => \^int_auto_restart_reg_0\(0),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => \^int_auto_restart_reg_0\(0),
      R => ap_rst_n_inv
    );
\int_b_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_b_r_reg_n_0_[0]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_b_r_reg03_out(0)
    );
\int_b_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_b_r_reg03_out(10)
    );
\int_b_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_b_r_reg03_out(11)
    );
\int_b_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_b_r_reg03_out(12)
    );
\int_b_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_b_r_reg03_out(13)
    );
\int_b_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_b_r_reg03_out(14)
    );
\int_b_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_b_r_reg03_out(15)
    );
\int_b_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(14),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_b_r_reg03_out(16)
    );
\int_b_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(15),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_b_r_reg03_out(17)
    );
\int_b_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_b_r_reg03_out(18)
    );
\int_b_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_b_r_reg03_out(19)
    );
\int_b_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_b_r_reg_n_0_[1]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_b_r_reg03_out(1)
    );
\int_b_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_b_r_reg03_out(20)
    );
\int_b_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_b_r_reg03_out(21)
    );
\int_b_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_b_r_reg03_out(22)
    );
\int_b_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_b_r_reg03_out(23)
    );
\int_b_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(22),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_b_r_reg03_out(24)
    );
\int_b_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(23),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_b_r_reg03_out(25)
    );
\int_b_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_b_r_reg03_out(26)
    );
\int_b_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_b_r_reg03_out(27)
    );
\int_b_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_b_r_reg03_out(28)
    );
\int_b_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_b_r_reg03_out(29)
    );
\int_b_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_b_r_reg03_out(2)
    );
\int_b_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_b_r_reg03_out(30)
    );
\int_b_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_b_r[31]_i_1_n_0\
    );
\int_b_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_b_r_reg03_out(31)
    );
\int_b_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(30),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_b_r_reg0(0)
    );
\int_b_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(31),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_b_r_reg0(1)
    );
\int_b_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_b_r_reg0(2)
    );
\int_b_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_b_r_reg0(3)
    );
\int_b_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_b_r_reg0(4)
    );
\int_b_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_b_r_reg0(5)
    );
\int_b_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_b_r_reg0(6)
    );
\int_b_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_b_r_reg0(7)
    );
\int_b_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_b_r_reg03_out(3)
    );
\int_b_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(38),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_b_r_reg0(8)
    );
\int_b_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(39),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_b_r_reg0(9)
    );
\int_b_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_b_r_reg0(10)
    );
\int_b_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_b_r_reg0(11)
    );
\int_b_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_b_r_reg0(12)
    );
\int_b_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_b_r_reg0(13)
    );
\int_b_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_b_r_reg0(14)
    );
\int_b_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_b_r_reg0(15)
    );
\int_b_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(46),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_b_r_reg0(16)
    );
\int_b_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(47),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_b_r_reg0(17)
    );
\int_b_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_b_r_reg03_out(4)
    );
\int_b_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_b_r_reg0(18)
    );
\int_b_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_b_r_reg0(19)
    );
\int_b_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_b_r_reg0(20)
    );
\int_b_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_b_r_reg0(21)
    );
\int_b_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_b_r_reg0(22)
    );
\int_b_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_b_r_reg0(23)
    );
\int_b_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(54),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_b_r_reg0(24)
    );
\int_b_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(55),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_b_r_reg0(25)
    );
\int_b_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_b_r_reg0(26)
    );
\int_b_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_b_r_reg0(27)
    );
\int_b_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_b_r_reg03_out(5)
    );
\int_b_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_b_r_reg0(28)
    );
\int_b_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_b_r_reg0(29)
    );
\int_b_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_b_r_reg0(30)
    );
\int_b_r[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_b_r[63]_i_1_n_0\
    );
\int_b_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_b_r_reg0(31)
    );
\int_b_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_b_r_reg03_out(6)
    );
\int_b_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_b_r_reg03_out(7)
    );
\int_b_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(6),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_b_r_reg03_out(8)
    );
\int_b_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_b_r_reg[63]_0\(7),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_b_r_reg03_out(9)
    );
\int_b_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(0),
      Q => \int_b_r_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_b_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(10),
      Q => \^int_b_r_reg[63]_0\(8),
      R => ap_rst_n_inv
    );
\int_b_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(11),
      Q => \^int_b_r_reg[63]_0\(9),
      R => ap_rst_n_inv
    );
\int_b_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(12),
      Q => \^int_b_r_reg[63]_0\(10),
      R => ap_rst_n_inv
    );
\int_b_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(13),
      Q => \^int_b_r_reg[63]_0\(11),
      R => ap_rst_n_inv
    );
\int_b_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(14),
      Q => \^int_b_r_reg[63]_0\(12),
      R => ap_rst_n_inv
    );
\int_b_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(15),
      Q => \^int_b_r_reg[63]_0\(13),
      R => ap_rst_n_inv
    );
\int_b_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(16),
      Q => \^int_b_r_reg[63]_0\(14),
      R => ap_rst_n_inv
    );
\int_b_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(17),
      Q => \^int_b_r_reg[63]_0\(15),
      R => ap_rst_n_inv
    );
\int_b_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(18),
      Q => \^int_b_r_reg[63]_0\(16),
      R => ap_rst_n_inv
    );
\int_b_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(19),
      Q => \^int_b_r_reg[63]_0\(17),
      R => ap_rst_n_inv
    );
\int_b_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(1),
      Q => \int_b_r_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_b_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(20),
      Q => \^int_b_r_reg[63]_0\(18),
      R => ap_rst_n_inv
    );
\int_b_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(21),
      Q => \^int_b_r_reg[63]_0\(19),
      R => ap_rst_n_inv
    );
\int_b_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(22),
      Q => \^int_b_r_reg[63]_0\(20),
      R => ap_rst_n_inv
    );
\int_b_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(23),
      Q => \^int_b_r_reg[63]_0\(21),
      R => ap_rst_n_inv
    );
\int_b_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(24),
      Q => \^int_b_r_reg[63]_0\(22),
      R => ap_rst_n_inv
    );
\int_b_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(25),
      Q => \^int_b_r_reg[63]_0\(23),
      R => ap_rst_n_inv
    );
\int_b_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(26),
      Q => \^int_b_r_reg[63]_0\(24),
      R => ap_rst_n_inv
    );
\int_b_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(27),
      Q => \^int_b_r_reg[63]_0\(25),
      R => ap_rst_n_inv
    );
\int_b_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(28),
      Q => \^int_b_r_reg[63]_0\(26),
      R => ap_rst_n_inv
    );
\int_b_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(29),
      Q => \^int_b_r_reg[63]_0\(27),
      R => ap_rst_n_inv
    );
\int_b_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(2),
      Q => \^int_b_r_reg[63]_0\(0),
      R => ap_rst_n_inv
    );
\int_b_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(30),
      Q => \^int_b_r_reg[63]_0\(28),
      R => ap_rst_n_inv
    );
\int_b_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(31),
      Q => \^int_b_r_reg[63]_0\(29),
      R => ap_rst_n_inv
    );
\int_b_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(0),
      Q => \^int_b_r_reg[63]_0\(30),
      R => ap_rst_n_inv
    );
\int_b_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(1),
      Q => \^int_b_r_reg[63]_0\(31),
      R => ap_rst_n_inv
    );
\int_b_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(2),
      Q => \^int_b_r_reg[63]_0\(32),
      R => ap_rst_n_inv
    );
\int_b_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(3),
      Q => \^int_b_r_reg[63]_0\(33),
      R => ap_rst_n_inv
    );
\int_b_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(4),
      Q => \^int_b_r_reg[63]_0\(34),
      R => ap_rst_n_inv
    );
\int_b_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(5),
      Q => \^int_b_r_reg[63]_0\(35),
      R => ap_rst_n_inv
    );
\int_b_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(6),
      Q => \^int_b_r_reg[63]_0\(36),
      R => ap_rst_n_inv
    );
\int_b_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(7),
      Q => \^int_b_r_reg[63]_0\(37),
      R => ap_rst_n_inv
    );
\int_b_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(3),
      Q => \^int_b_r_reg[63]_0\(1),
      R => ap_rst_n_inv
    );
\int_b_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(8),
      Q => \^int_b_r_reg[63]_0\(38),
      R => ap_rst_n_inv
    );
\int_b_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(9),
      Q => \^int_b_r_reg[63]_0\(39),
      R => ap_rst_n_inv
    );
\int_b_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(10),
      Q => \^int_b_r_reg[63]_0\(40),
      R => ap_rst_n_inv
    );
\int_b_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(11),
      Q => \^int_b_r_reg[63]_0\(41),
      R => ap_rst_n_inv
    );
\int_b_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(12),
      Q => \^int_b_r_reg[63]_0\(42),
      R => ap_rst_n_inv
    );
\int_b_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(13),
      Q => \^int_b_r_reg[63]_0\(43),
      R => ap_rst_n_inv
    );
\int_b_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(14),
      Q => \^int_b_r_reg[63]_0\(44),
      R => ap_rst_n_inv
    );
\int_b_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(15),
      Q => \^int_b_r_reg[63]_0\(45),
      R => ap_rst_n_inv
    );
\int_b_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(16),
      Q => \^int_b_r_reg[63]_0\(46),
      R => ap_rst_n_inv
    );
\int_b_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(17),
      Q => \^int_b_r_reg[63]_0\(47),
      R => ap_rst_n_inv
    );
\int_b_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(4),
      Q => \^int_b_r_reg[63]_0\(2),
      R => ap_rst_n_inv
    );
\int_b_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(18),
      Q => \^int_b_r_reg[63]_0\(48),
      R => ap_rst_n_inv
    );
\int_b_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(19),
      Q => \^int_b_r_reg[63]_0\(49),
      R => ap_rst_n_inv
    );
\int_b_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(20),
      Q => \^int_b_r_reg[63]_0\(50),
      R => ap_rst_n_inv
    );
\int_b_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(21),
      Q => \^int_b_r_reg[63]_0\(51),
      R => ap_rst_n_inv
    );
\int_b_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(22),
      Q => \^int_b_r_reg[63]_0\(52),
      R => ap_rst_n_inv
    );
\int_b_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(23),
      Q => \^int_b_r_reg[63]_0\(53),
      R => ap_rst_n_inv
    );
\int_b_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(24),
      Q => \^int_b_r_reg[63]_0\(54),
      R => ap_rst_n_inv
    );
\int_b_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(25),
      Q => \^int_b_r_reg[63]_0\(55),
      R => ap_rst_n_inv
    );
\int_b_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(26),
      Q => \^int_b_r_reg[63]_0\(56),
      R => ap_rst_n_inv
    );
\int_b_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(27),
      Q => \^int_b_r_reg[63]_0\(57),
      R => ap_rst_n_inv
    );
\int_b_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(5),
      Q => \^int_b_r_reg[63]_0\(3),
      R => ap_rst_n_inv
    );
\int_b_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(28),
      Q => \^int_b_r_reg[63]_0\(58),
      R => ap_rst_n_inv
    );
\int_b_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(29),
      Q => \^int_b_r_reg[63]_0\(59),
      R => ap_rst_n_inv
    );
\int_b_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(30),
      Q => \^int_b_r_reg[63]_0\(60),
      R => ap_rst_n_inv
    );
\int_b_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[63]_i_1_n_0\,
      D => int_b_r_reg0(31),
      Q => \^int_b_r_reg[63]_0\(61),
      R => ap_rst_n_inv
    );
\int_b_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(6),
      Q => \^int_b_r_reg[63]_0\(4),
      R => ap_rst_n_inv
    );
\int_b_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(7),
      Q => \^int_b_r_reg[63]_0\(5),
      R => ap_rst_n_inv
    );
\int_b_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(8),
      Q => \^int_b_r_reg[63]_0\(6),
      R => ap_rst_n_inv
    );
\int_b_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b_r[31]_i_1_n_0\,
      D => int_b_r_reg03_out(9),
      Q => \^int_b_r_reg[63]_0\(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => int_ap_start_i_3_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => int_ap_start_i_3_n_0,
      O => int_ier10_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_control_WDATA(0),
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_control_WDATA(1),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => int_gie_reg_n_0,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ap_start_i_3_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => int_isr8_out,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \int_ier_reg_n_0_[0]\,
      I1 => int_task_ap_done_reg_1,
      I2 => ap_loop_exit_ready_pp0_iter16_reg,
      I3 => int_task_ap_done_reg_0,
      O => int_isr8_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ap_start_i_3_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => int_isr,
      I5 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_sum_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_sum_r_reg_n_0_[0]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_sum_r_reg01_out(0)
    );
\int_sum_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_sum_r_reg01_out(10)
    );
\int_sum_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_sum_r_reg01_out(11)
    );
\int_sum_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_sum_r_reg01_out(12)
    );
\int_sum_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_sum_r_reg01_out(13)
    );
\int_sum_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_sum_r_reg01_out(14)
    );
\int_sum_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_sum_r_reg01_out(15)
    );
\int_sum_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(14),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_sum_r_reg01_out(16)
    );
\int_sum_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(15),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_sum_r_reg01_out(17)
    );
\int_sum_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_sum_r_reg01_out(18)
    );
\int_sum_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_sum_r_reg01_out(19)
    );
\int_sum_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_sum_r_reg_n_0_[1]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_sum_r_reg01_out(1)
    );
\int_sum_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_sum_r_reg01_out(20)
    );
\int_sum_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_sum_r_reg01_out(21)
    );
\int_sum_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_sum_r_reg01_out(22)
    );
\int_sum_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_sum_r_reg01_out(23)
    );
\int_sum_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(22),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_sum_r_reg01_out(24)
    );
\int_sum_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(23),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_sum_r_reg01_out(25)
    );
\int_sum_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_sum_r_reg01_out(26)
    );
\int_sum_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_sum_r_reg01_out(27)
    );
\int_sum_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_sum_r_reg01_out(28)
    );
\int_sum_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_sum_r_reg01_out(29)
    );
\int_sum_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_sum_r_reg01_out(2)
    );
\int_sum_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_sum_r_reg01_out(30)
    );
\int_sum_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_control_WVALID,
      O => \int_sum_r[31]_i_1_n_0\
    );
\int_sum_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_sum_r_reg01_out(31)
    );
\int_sum_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(30),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_sum_r_reg0(0)
    );
\int_sum_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(31),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_sum_r_reg0(1)
    );
\int_sum_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_sum_r_reg0(2)
    );
\int_sum_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_sum_r_reg0(3)
    );
\int_sum_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_sum_r_reg0(4)
    );
\int_sum_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_sum_r_reg0(5)
    );
\int_sum_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_sum_r_reg0(6)
    );
\int_sum_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_sum_r_reg0(7)
    );
\int_sum_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_sum_r_reg01_out(3)
    );
\int_sum_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(38),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_sum_r_reg0(8)
    );
\int_sum_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(39),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_sum_r_reg0(9)
    );
\int_sum_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_sum_r_reg0(10)
    );
\int_sum_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_sum_r_reg0(11)
    );
\int_sum_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_sum_r_reg0(12)
    );
\int_sum_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_sum_r_reg0(13)
    );
\int_sum_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_sum_r_reg0(14)
    );
\int_sum_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_sum_r_reg0(15)
    );
\int_sum_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(46),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_sum_r_reg0(16)
    );
\int_sum_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(47),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_sum_r_reg0(17)
    );
\int_sum_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_sum_r_reg01_out(4)
    );
\int_sum_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_sum_r_reg0(18)
    );
\int_sum_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_sum_r_reg0(19)
    );
\int_sum_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_sum_r_reg0(20)
    );
\int_sum_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_sum_r_reg0(21)
    );
\int_sum_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_sum_r_reg0(22)
    );
\int_sum_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_sum_r_reg0(23)
    );
\int_sum_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(54),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_sum_r_reg0(24)
    );
\int_sum_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(55),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_sum_r_reg0(25)
    );
\int_sum_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_sum_r_reg0(26)
    );
\int_sum_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_sum_r_reg0(27)
    );
\int_sum_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_sum_r_reg01_out(5)
    );
\int_sum_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_sum_r_reg0(28)
    );
\int_sum_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_sum_r_reg0(29)
    );
\int_sum_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_sum_r_reg0(30)
    );
\int_sum_r[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_sum_r[63]_i_1_n_0\
    );
\int_sum_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_sum_r_reg0(31)
    );
\int_sum_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_sum_r_reg01_out(6)
    );
\int_sum_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_sum_r_reg01_out(7)
    );
\int_sum_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(6),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_sum_r_reg01_out(8)
    );
\int_sum_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^sum_r\(7),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_sum_r_reg01_out(9)
    );
\int_sum_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(0),
      Q => \int_sum_r_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_sum_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(10),
      Q => \^sum_r\(8),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(11),
      Q => \^sum_r\(9),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(12),
      Q => \^sum_r\(10),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(13),
      Q => \^sum_r\(11),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(14),
      Q => \^sum_r\(12),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(15),
      Q => \^sum_r\(13),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(16),
      Q => \^sum_r\(14),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(17),
      Q => \^sum_r\(15),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(18),
      Q => \^sum_r\(16),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(19),
      Q => \^sum_r\(17),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(1),
      Q => \int_sum_r_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_sum_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(20),
      Q => \^sum_r\(18),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(21),
      Q => \^sum_r\(19),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(22),
      Q => \^sum_r\(20),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(23),
      Q => \^sum_r\(21),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(24),
      Q => \^sum_r\(22),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(25),
      Q => \^sum_r\(23),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(26),
      Q => \^sum_r\(24),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(27),
      Q => \^sum_r\(25),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(28),
      Q => \^sum_r\(26),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(29),
      Q => \^sum_r\(27),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(2),
      Q => \^sum_r\(0),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(30),
      Q => \^sum_r\(28),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(31),
      Q => \^sum_r\(29),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(0),
      Q => \^sum_r\(30),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(1),
      Q => \^sum_r\(31),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(2),
      Q => \^sum_r\(32),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(3),
      Q => \^sum_r\(33),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(4),
      Q => \^sum_r\(34),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(5),
      Q => \^sum_r\(35),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(6),
      Q => \^sum_r\(36),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(7),
      Q => \^sum_r\(37),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(3),
      Q => \^sum_r\(1),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(8),
      Q => \^sum_r\(38),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(9),
      Q => \^sum_r\(39),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(10),
      Q => \^sum_r\(40),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(11),
      Q => \^sum_r\(41),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(12),
      Q => \^sum_r\(42),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(13),
      Q => \^sum_r\(43),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(14),
      Q => \^sum_r\(44),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(15),
      Q => \^sum_r\(45),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(16),
      Q => \^sum_r\(46),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(17),
      Q => \^sum_r\(47),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(4),
      Q => \^sum_r\(2),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(18),
      Q => \^sum_r\(48),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(19),
      Q => \^sum_r\(49),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(20),
      Q => \^sum_r\(50),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(21),
      Q => \^sum_r\(51),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(22),
      Q => \^sum_r\(52),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(23),
      Q => \^sum_r\(53),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(24),
      Q => \^sum_r\(54),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(25),
      Q => \^sum_r\(55),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(26),
      Q => \^sum_r\(56),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(27),
      Q => \^sum_r\(57),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(5),
      Q => \^sum_r\(3),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(28),
      Q => \^sum_r\(58),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(29),
      Q => \^sum_r\(59),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(30),
      Q => \^sum_r\(60),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[63]_i_1_n_0\,
      D => int_sum_r_reg0(31),
      Q => \^sum_r\(61),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(6),
      Q => \^sum_r\(4),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(7),
      Q => \^sum_r\(5),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(8),
      Q => \^sum_r\(6),
      R => ap_rst_n_inv
    );
\int_sum_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sum_r[31]_i_1_n_0\,
      D => int_sum_r_reg01_out(9),
      Q => \^sum_r\(7),
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAAAAA"
    )
        port map (
      I0 => task_ap_done,
      I1 => int_task_ap_done_i_3_n_0,
      I2 => s_axi_control_ARADDR(3),
      I3 => ar_hs,
      I4 => int_task_ap_done_i_4_n_0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F202020202020"
    )
        port map (
      I0 => ap_idle,
      I1 => p_6_in(2),
      I2 => auto_restart_status_reg_n_0,
      I3 => int_task_ap_done_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter16_reg,
      I5 => int_task_ap_done_reg_1,
      O => task_ap_done
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(2),
      O => int_task_ap_done_i_3_n_0
    );
int_task_ap_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      O => int_task_ap_done_i_4_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05040004"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => int_gie_reg_n_0,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^d\(30),
      I5 => \rdata[0]_i_4_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \rdata[0]_i_5_n_0\,
      I1 => \int_ier_reg_n_0_[0]\,
      I2 => \int_sum_r_reg_n_0_[0]\,
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^sum_r\(30),
      I3 => \int_b_r_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_b_r_reg[63]_0\(30),
      I3 => \int_a_r_reg_n_0_[0]\,
      I4 => \^ap_start\,
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => \rdata[10]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(40),
      I1 => \^int_b_r_reg[63]_0\(8),
      I2 => \^sum_r\(40),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^int_b_r_reg[63]_0\(40),
      I2 => \^sum_r\(8),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => \rdata[11]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(41),
      I1 => \^int_b_r_reg[63]_0\(9),
      I2 => \^sum_r\(41),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^int_b_r_reg[63]_0\(41),
      I2 => \^sum_r\(9),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => \rdata[12]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(42),
      I1 => \^int_b_r_reg[63]_0\(10),
      I2 => \^sum_r\(42),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^int_b_r_reg[63]_0\(42),
      I2 => \^sum_r\(10),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => \rdata[13]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(43),
      I1 => \^int_b_r_reg[63]_0\(11),
      I2 => \^sum_r\(43),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^int_b_r_reg[63]_0\(43),
      I2 => \^sum_r\(11),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => \rdata[14]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(44),
      I1 => \^int_b_r_reg[63]_0\(12),
      I2 => \^sum_r\(44),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^int_b_r_reg[63]_0\(44),
      I2 => \^sum_r\(12),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => \rdata[15]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(45),
      I1 => \^int_b_r_reg[63]_0\(13),
      I2 => \^sum_r\(45),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^int_b_r_reg[63]_0\(45),
      I2 => \^sum_r\(13),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => \rdata[16]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(46),
      I1 => \^int_b_r_reg[63]_0\(14),
      I2 => \^sum_r\(46),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^int_b_r_reg[63]_0\(46),
      I2 => \^sum_r\(14),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => \rdata[17]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(47),
      I1 => \^int_b_r_reg[63]_0\(15),
      I2 => \^sum_r\(47),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(15),
      I1 => \^int_b_r_reg[63]_0\(47),
      I2 => \^sum_r\(15),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => \rdata[18]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(48),
      I1 => \^int_b_r_reg[63]_0\(16),
      I2 => \^sum_r\(48),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(16),
      I1 => \^int_b_r_reg[63]_0\(48),
      I2 => \^sum_r\(16),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => \rdata[19]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(49),
      I1 => \^int_b_r_reg[63]_0\(17),
      I2 => \^sum_r\(49),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(17),
      I1 => \^int_b_r_reg[63]_0\(49),
      I2 => \^sum_r\(17),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[19]_i_3_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0AAAAC0C0AAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \^d\(31),
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \rdata[1]_i_4_n_0\,
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_5_n_0\,
      I1 => \^q\(0),
      I2 => \int_sum_r_reg_n_0_[1]\,
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \int_isr_reg_n_0_[1]\,
      I1 => \int_b_r_reg_n_0_[1]\,
      I2 => \^sum_r\(31),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_b_r_reg[63]_0\(31),
      I3 => \int_a_r_reg_n_0_[1]\,
      I4 => \int_task_ap_done__0\,
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => \rdata[20]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(50),
      I1 => \^int_b_r_reg[63]_0\(18),
      I2 => \^sum_r\(50),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(18),
      I1 => \^int_b_r_reg[63]_0\(50),
      I2 => \^sum_r\(18),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => \rdata[21]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(51),
      I1 => \^int_b_r_reg[63]_0\(19),
      I2 => \^sum_r\(51),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(19),
      I1 => \^int_b_r_reg[63]_0\(51),
      I2 => \^sum_r\(19),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => \rdata[22]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(52),
      I1 => \^int_b_r_reg[63]_0\(20),
      I2 => \^sum_r\(52),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(20),
      I1 => \^int_b_r_reg[63]_0\(52),
      I2 => \^sum_r\(20),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => \rdata[23]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(53),
      I1 => \^int_b_r_reg[63]_0\(21),
      I2 => \^sum_r\(53),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(21),
      I1 => \^int_b_r_reg[63]_0\(53),
      I2 => \^sum_r\(21),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => \rdata[24]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(54),
      I1 => \^int_b_r_reg[63]_0\(22),
      I2 => \^sum_r\(54),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(22),
      I1 => \^int_b_r_reg[63]_0\(54),
      I2 => \^sum_r\(22),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[24]_i_3_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => \rdata[25]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(55),
      I1 => \^int_b_r_reg[63]_0\(23),
      I2 => \^sum_r\(55),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(23),
      I1 => \^int_b_r_reg[63]_0\(55),
      I2 => \^sum_r\(23),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => \rdata[26]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(56),
      I1 => \^int_b_r_reg[63]_0\(24),
      I2 => \^sum_r\(56),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(24),
      I1 => \^int_b_r_reg[63]_0\(56),
      I2 => \^sum_r\(24),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => \rdata[27]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(57),
      I1 => \^int_b_r_reg[63]_0\(25),
      I2 => \^sum_r\(57),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(25),
      I1 => \^int_b_r_reg[63]_0\(57),
      I2 => \^sum_r\(25),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => \rdata[28]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(58),
      I1 => \^int_b_r_reg[63]_0\(26),
      I2 => \^sum_r\(58),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(26),
      I1 => \^int_b_r_reg[63]_0\(58),
      I2 => \^sum_r\(26),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => \rdata[29]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(59),
      I1 => \^int_b_r_reg[63]_0\(27),
      I2 => \^sum_r\(59),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(27),
      I1 => \^int_b_r_reg[63]_0\(59),
      I2 => \^sum_r\(27),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \rdata[2]_i_2_n_0\,
      I2 => \rdata[9]_i_4_n_0\,
      I3 => \^sum_r\(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[2]_i_3_n_0\,
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_6_in(2),
      I1 => \^d\(0),
      I2 => \^int_b_r_reg[63]_0\(32),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(32),
      I1 => \^int_b_r_reg[63]_0\(0),
      I2 => \^sum_r\(32),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => \rdata[30]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(60),
      I1 => \^int_b_r_reg[63]_0\(28),
      I2 => \^sum_r\(60),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(28),
      I1 => \^int_b_r_reg[63]_0\(60),
      I2 => \^sum_r\(28),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \rdata[31]_i_4_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(61),
      I1 => \^int_b_r_reg[63]_0\(29),
      I2 => \^sum_r\(61),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(29),
      I1 => \^int_b_r_reg[63]_0\(61),
      I2 => \^sum_r\(29),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \rdata[3]_i_2_n_0\,
      I2 => \rdata[9]_i_4_n_0\,
      I3 => \^sum_r\(1),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[3]_i_3_n_0\,
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \int_ap_ready__0\,
      I1 => \^d\(1),
      I2 => \^int_b_r_reg[63]_0\(33),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(33),
      I1 => \^int_b_r_reg[63]_0\(1),
      I2 => \^sum_r\(33),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => \rdata[4]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(34),
      I1 => \^int_b_r_reg[63]_0\(2),
      I2 => \^sum_r\(34),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^int_b_r_reg[63]_0\(34),
      I2 => \^sum_r\(2),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => \rdata[5]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(35),
      I1 => \^int_b_r_reg[63]_0\(3),
      I2 => \^sum_r\(35),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^int_b_r_reg[63]_0\(35),
      I2 => \^sum_r\(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => \rdata[6]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(36),
      I1 => \^int_b_r_reg[63]_0\(4),
      I2 => \^sum_r\(36),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^int_b_r_reg[63]_0\(36),
      I2 => \^sum_r\(4),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \rdata[7]_i_2_n_0\,
      I2 => \rdata[9]_i_4_n_0\,
      I3 => \^sum_r\(5),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[7]_i_3_n_0\,
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^int_auto_restart_reg_0\(0),
      I1 => \^d\(5),
      I2 => \^int_b_r_reg[63]_0\(37),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(37),
      I1 => \^int_b_r_reg[63]_0\(5),
      I2 => \^sum_r\(37),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => \rdata[8]_i_3_n_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(38),
      I1 => \^int_b_r_reg[63]_0\(6),
      I2 => \^sum_r\(38),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^int_b_r_reg[63]_0\(38),
      I2 => \^sum_r\(6),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \rdata[9]_i_3_n_0\,
      I2 => \rdata[9]_i_4_n_0\,
      I3 => \^sum_r\(7),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[9]_i_5_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^interrupt\,
      I1 => \^d\(7),
      I2 => \^int_b_r_reg[63]_0\(39),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_4_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^d\(39),
      I1 => \^int_b_r_reg[63]_0\(7),
      I2 => \^sum_r\(39),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_5_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_control_RDATA(1),
      R => \rdata[9]_i_1_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_control_RDATA(2),
      R => \rdata[9]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_control_RDATA(3),
      R => \rdata[9]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_0\,
      Q => s_axi_control_RDATA(7),
      R => \rdata[9]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_2_n_0\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[9]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_flow_control_loop_pipe is
  port (
    ap_loop_init : out STD_LOGIC;
    \i1_fu_94_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_flow_control_loop_pipe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_flow_control_loop_pipe is
  signal \^ap_loop_init\ : STD_LOGIC;
  signal \i1_fu_94[6]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i1_fu_94[0]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \i1_fu_94[1]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \i1_fu_94[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \i1_fu_94[3]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \i1_fu_94[5]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \i1_fu_94[6]_i_2\ : label is "soft_lutpair286";
begin
  ap_loop_init <= \^ap_loop_init\;
ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \^ap_loop_init\,
      I5 => ap_start,
      O => \i1_fu_94_reg[5]\
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_reg_0,
      Q => \^ap_loop_init\,
      R => '0'
    );
\i1_fu_94[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => Q(0),
      O => D(0)
    );
\i1_fu_94[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => Q(0),
      I2 => Q(1),
      O => D(1)
    );
\i1_fu_94[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => D(2)
    );
\i1_fu_94[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^ap_loop_init\,
      I4 => Q(3),
      O => D(3)
    );
\i1_fu_94[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i1_fu_94[6]_i_3_n_0\,
      I1 => \^ap_loop_init\,
      I2 => Q(5),
      O => D(4)
    );
\i1_fu_94[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \i1_fu_94[6]_i_3_n_0\,
      I1 => Q(5),
      I2 => \^ap_loop_init\,
      I3 => Q(6),
      O => D(5)
    );
\i1_fu_94[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \i1_fu_94[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_mul_32s_32s_32_1_1 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    mul_ln12_reg_315_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    b_0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    a_0_RDATA : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_mul_32s_32s_32_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_mul_32s_32s_32_1_1 is
  signal \mem_reg[30][16]_srl31_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_2_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_3_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_4_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_5_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_6_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_7_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_i_8_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_2_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_3_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_4_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_5_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_6_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_7_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_8_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_mem_reg[30][24]_srl31_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mem_reg[30][16]_srl31_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mem_reg[30][24]_srl31_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
\mem_reg[30][16]_srl31_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mem_reg[30][16]_srl31_i_1_n_0\,
      CO(6) => \mem_reg[30][16]_srl31_i_1_n_1\,
      CO(5) => \mem_reg[30][16]_srl31_i_1_n_2\,
      CO(4) => \mem_reg[30][16]_srl31_i_1_n_3\,
      CO(3) => \mem_reg[30][16]_srl31_i_1_n_4\,
      CO(2) => \mem_reg[30][16]_srl31_i_1_n_5\,
      CO(1) => \mem_reg[30][16]_srl31_i_1_n_6\,
      CO(0) => \mem_reg[30][16]_srl31_i_1_n_7\,
      DI(7 downto 1) => p_1_in(7 downto 1),
      DI(0) => '0',
      O(7 downto 0) => mul_ln12_reg_315_reg(7 downto 0),
      S(7) => \mem_reg[30][16]_srl31_i_2_n_0\,
      S(6) => \mem_reg[30][16]_srl31_i_3_n_0\,
      S(5) => \mem_reg[30][16]_srl31_i_4_n_0\,
      S(4) => \mem_reg[30][16]_srl31_i_5_n_0\,
      S(3) => \mem_reg[30][16]_srl31_i_6_n_0\,
      S(2) => \mem_reg[30][16]_srl31_i_7_n_0\,
      S(1) => \mem_reg[30][16]_srl31_i_8_n_0\,
      S(0) => p_1_in(0)
    );
\mem_reg[30][16]_srl31_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => tmp_product_n_99,
      O => \mem_reg[30][16]_srl31_i_2_n_0\
    );
\mem_reg[30][16]_srl31_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => tmp_product_n_100,
      O => \mem_reg[30][16]_srl31_i_3_n_0\
    );
\mem_reg[30][16]_srl31_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(5),
      I1 => tmp_product_n_101,
      O => \mem_reg[30][16]_srl31_i_4_n_0\
    );
\mem_reg[30][16]_srl31_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(4),
      I1 => tmp_product_n_102,
      O => \mem_reg[30][16]_srl31_i_5_n_0\
    );
\mem_reg[30][16]_srl31_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => tmp_product_n_103,
      O => \mem_reg[30][16]_srl31_i_6_n_0\
    );
\mem_reg[30][16]_srl31_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(2),
      I1 => tmp_product_n_104,
      O => \mem_reg[30][16]_srl31_i_7_n_0\
    );
\mem_reg[30][16]_srl31_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => tmp_product_n_105,
      O => \mem_reg[30][16]_srl31_i_8_n_0\
    );
\mem_reg[30][24]_srl31_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \mem_reg[30][16]_srl31_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_mem_reg[30][24]_srl31_i_1_CO_UNCONNECTED\(7),
      CO(6) => \mem_reg[30][24]_srl31_i_1_n_1\,
      CO(5) => \mem_reg[30][24]_srl31_i_1_n_2\,
      CO(4) => \mem_reg[30][24]_srl31_i_1_n_3\,
      CO(3) => \mem_reg[30][24]_srl31_i_1_n_4\,
      CO(2) => \mem_reg[30][24]_srl31_i_1_n_5\,
      CO(1) => \mem_reg[30][24]_srl31_i_1_n_6\,
      CO(0) => \mem_reg[30][24]_srl31_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => p_1_in(14 downto 8),
      O(7 downto 0) => mul_ln12_reg_315_reg(15 downto 8),
      S(7) => \mem_reg[30][24]_srl31_i_2_n_0\,
      S(6) => \mem_reg[30][24]_srl31_i_3_n_0\,
      S(5) => \mem_reg[30][24]_srl31_i_4_n_0\,
      S(4) => \mem_reg[30][24]_srl31_i_5_n_0\,
      S(3) => \mem_reg[30][24]_srl31_i_6_n_0\,
      S(2) => \mem_reg[30][24]_srl31_i_7_n_0\,
      S(1) => \mem_reg[30][24]_srl31_i_8_n_0\,
      S(0) => \mem_reg[30][24]_srl31_i_9_n_0\
    );
\mem_reg[30][24]_srl31_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => tmp_product_n_91,
      O => \mem_reg[30][24]_srl31_i_2_n_0\
    );
\mem_reg[30][24]_srl31_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(14),
      I1 => tmp_product_n_92,
      O => \mem_reg[30][24]_srl31_i_3_n_0\
    );
\mem_reg[30][24]_srl31_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => tmp_product_n_93,
      O => \mem_reg[30][24]_srl31_i_4_n_0\
    );
\mem_reg[30][24]_srl31_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(12),
      I1 => tmp_product_n_94,
      O => \mem_reg[30][24]_srl31_i_5_n_0\
    );
\mem_reg[30][24]_srl31_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => tmp_product_n_95,
      O => \mem_reg[30][24]_srl31_i_6_n_0\
    );
\mem_reg[30][24]_srl31_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(10),
      I1 => tmp_product_n_96,
      O => \mem_reg[30][24]_srl31_i_7_n_0\
    );
\mem_reg[30][24]_srl31_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(9),
      I1 => tmp_product_n_97,
      O => \mem_reg[30][24]_srl31_i_8_n_0\
    );
\mem_reg[30][24]_srl31_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => tmp_product_n_98,
      O => \mem_reg[30][24]_srl31_i_9_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a_0_RDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b_0_RDATA(31),
      B(16) => b_0_RDATA(31),
      B(15) => b_0_RDATA(31),
      B(14 downto 0) => b_0_RDATA(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_0_RDATA(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => a_0_RDATA(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized3\ is
  port (
    sum_0_BVALID : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    task_ap_ready : out STD_LOGIC;
    ap_loop_exit_ready : out STD_LOGIC;
    int_isr : out STD_LOGIC;
    push : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    \icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0\ : out STD_LOGIC;
    ap_loop_init_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_1 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_in : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt1__0\ : out STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]\ : out STD_LOGIC;
    \pop_dout__0\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_0_ARREADY : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    a_0_ARREADY : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]_0\ : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]\ : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]_1\ : in STD_LOGIC;
    int_ap_start_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    icmp_ln11_reg_283_pp0_iter15_reg : in STD_LOGIC;
    sum_0_AWREADY : in STD_LOGIC;
    \i1_fu_94_reg[0]\ : in STD_LOGIC;
    first_iter_0_reg_160_pp0_iter9_reg : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.num_beat_cnt_reg[0]_3\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    \num_data_cnt1__0_2\ : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \push__0\ : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC;
    ost_resp_valid : in STD_LOGIC;
    \num_data_cnt_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized3\ : entity is "top_kernel_sum_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized3\ is
  signal \^ap_loop_exit_ready\ : STD_LOGIC;
  signal \dout_vld_i_1__11_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \num_data_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \num_data_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal p_17_in_0 : STD_LOGIC;
  signal pop_1 : STD_LOGIC;
  signal \^pop_dout__0\ : STD_LOGIC;
  signal \^push_1\ : STD_LOGIC;
  signal \^sum_0_bvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \conservative_gen.num_beat_cnt[7]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of int_ap_ready_i_2 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_isr[1]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_2__5\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \mem_reg[2][0]_srl3_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__10\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_2__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_2__5\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \num_data_cnt[5]_i_1\ : label is "soft_lutpair402";
begin
  ap_loop_exit_ready <= \^ap_loop_exit_ready\;
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  \pop_dout__0\ <= \^pop_dout__0\;
  push_1 <= \^push_1\;
  sum_0_BVALID <= \^sum_0_bvalid\;
ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => int_ap_start_reg,
      I2 => \conservative_gen.num_beat_cnt_reg[0]_0\,
      I3 => \first_iter_0_reg_160_reg[0]\,
      I4 => \conservative_gen.num_beat_cnt_reg[0]_1\,
      I5 => int_ap_start_reg_0,
      O => \^ap_loop_exit_ready\
    );
\conservative_gen.num_beat_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^push_1\,
      I1 => \conservative_gen.num_beat_cnt_reg[0]_2\(0),
      O => E(0)
    );
\dout_vld_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFAFAFAFAFAFAFA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => dout_vld_reg_2,
      I2 => \^sum_0_bvalid\,
      I3 => icmp_ln11_reg_283_pp0_iter15_reg,
      I4 => ap_enable_reg_pp0_iter16,
      I5 => dout_vld_reg_1,
      O => \dout_vld_i_1__11_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__11_n_0\,
      Q => \^sum_0_bvalid\,
      R => SR(0)
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => pop_1,
      I4 => \push__0\,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__9_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\first_iter_0_reg_160[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => \conservative_gen.num_beat_cnt_reg[0]_0\,
      I2 => \first_iter_0_reg_160_reg[0]\,
      I3 => ap_loop_init,
      I4 => \conservative_gen.num_beat_cnt_reg[0]_1\,
      I5 => \dout_reg[0]\,
      O => ap_loop_init_reg
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00FF0000"
    )
        port map (
      I0 => \num_data_cnt_reg_n_0_[2]\,
      I1 => \num_data_cnt_reg_n_0_[1]\,
      I2 => \num_data_cnt_reg_n_0_[0]\,
      I3 => \push__0\,
      I4 => \^pop_dout__0\,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__8_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^push_1\,
      I1 => \conservative_gen.num_beat_cnt_reg[7]\(0),
      O => \conservative_gen.num_beat_cnt_reg[0]\
    );
int_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_loop_exit_ready\,
      I1 => int_ap_ready_reg(0),
      O => task_ap_ready
    );
\int_isr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_loop_exit_ready\,
      I1 => Q(0),
      O => int_isr
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__13_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_17_in_0,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAA6AAA6A"
    )
        port map (
      I0 => pop_1,
      I1 => wrsp_valid,
      I2 => \^full_n_reg_0\,
      I3 => wrsp_type,
      I4 => ost_resp_info,
      I5 => \mOutPtr_reg[0]_0\(0),
      O => \mOutPtr[2]_i_1__10_n_0\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => p_17_in_0,
      I3 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_2__0_n_0\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B333333300000000"
    )
        port map (
      I0 => dout_vld_reg_2,
      I1 => \^sum_0_bvalid\,
      I2 => icmp_ln11_reg_283_pp0_iter15_reg,
      I3 => ap_enable_reg_pp0_iter16,
      I4 => dout_vld_reg_1,
      I5 => empty_n_reg_n_0,
      O => pop_1
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2222"
    )
        port map (
      I0 => \push__0\,
      I1 => empty_n_reg_n_0,
      I2 => dout_vld_reg_1,
      I3 => \mOutPtr[2]_i_5_n_0\,
      I4 => \^sum_0_bvalid\,
      O => p_17_in_0
    );
\mOutPtr[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter16,
      I1 => icmp_ln11_reg_283_pp0_iter15_reg,
      I2 => \^sum_0_bvalid\,
      I3 => sum_0_AWREADY,
      I4 => \i1_fu_94_reg[0]\,
      I5 => first_iter_0_reg_160_pp0_iter9_reg,
      O => \mOutPtr[2]_i_5_n_0\
    );
\mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^push_1\,
      I1 => pop,
      O => p_17_in
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^push_1\,
      I1 => pop,
      O => full_n_reg_1(0)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__10_n_0\,
      D => \mOutPtr[0]_i_1__13_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__10_n_0\,
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__10_n_0\,
      D => \mOutPtr[2]_i_2__0_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mem_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => icmp_ln11_reg_283_pp0_iter15_reg,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => \^sum_0_bvalid\,
      O => \icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0\
    );
\mem_reg[30][0]_srl31_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => \conservative_gen.num_beat_cnt_reg[0]_0\,
      I2 => \conservative_gen.num_beat_cnt_reg[0]_3\,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \conservative_gen.num_beat_cnt_reg[0]_1\,
      O => \^push_1\
    );
\mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => b_0_ARREADY,
      I2 => \dout_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \dout_reg[0]_0\,
      I5 => a_0_ARREADY,
      O => push
    );
\mem_reg[5][0]_srl6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => a_0_ARREADY,
      I2 => \dout_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \dout_reg[0]_0\,
      I5 => b_0_ARREADY,
      O => push_0
    );
\mem_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^sum_0_bvalid\,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => icmp_ln11_reg_283_pp0_iter15_reg,
      I3 => sum_0_AWREADY,
      I4 => \i1_fu_94_reg[0]\,
      I5 => first_iter_0_reg_160_pp0_iter9_reg,
      O => \^dout_vld_reg_0\
    );
\num_data_cnt[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \num_data_cnt_reg_n_0_[0]\,
      O => \num_data_cnt[0]_i_1__13_n_0\
    );
\num_data_cnt[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \num_data_cnt1__0_2\,
      I1 => \num_data_cnt_reg_n_0_[1]\,
      I2 => \num_data_cnt_reg_n_0_[0]\,
      O => \num_data_cnt[1]_i_1__10_n_0\
    );
\num_data_cnt[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \num_data_cnt_reg_n_0_[1]\,
      I1 => \num_data_cnt_reg_n_0_[0]\,
      I2 => \num_data_cnt1__0_2\,
      I3 => \num_data_cnt_reg_n_0_[2]\,
      O => \num_data_cnt[2]_i_2__2_n_0\
    );
\num_data_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => icmp_ln11_reg_283_pp0_iter15_reg,
      I3 => \^sum_0_bvalid\,
      I4 => dout_vld_reg_2,
      O => \^pop_dout__0\
    );
\num_data_cnt[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^push_1\,
      I1 => p_4_in,
      O => \num_data_cnt1__0\
    );
\num_data_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^push_1\,
      I1 => p_4_in,
      O => full_n_reg_2(0)
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[2]_0\(0),
      D => \num_data_cnt[0]_i_1__13_n_0\,
      Q => \num_data_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[2]_0\(0),
      D => \num_data_cnt[1]_i_1__10_n_0\,
      Q => \num_data_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[2]_0\(0),
      D => \num_data_cnt[2]_i_2__2_n_0\,
      Q => \num_data_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => wrsp_type,
      I2 => ost_resp_info,
      I3 => ost_resp_valid,
      O => p_1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    next_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    \single_sect__18\ : out STD_LOGIC;
    last_sect_reg : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    last_sect_reg_1 : in STD_LOGIC;
    last_sect_reg_2 : in STD_LOGIC;
    local_CHN_AWVALID : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_handling_reg : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \sect_total_buf_reg[19]\ : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    \sect_total_buf_reg[19]_0\ : in STD_LOGIC;
    \sect_total_buf_reg[19]_1\ : in STD_LOGIC;
    \sect_total[19]_i_3_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 66 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_total_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[70]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[70]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[71]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal \read_req__0\ : STD_LOGIC;
  signal req_empty_n : STD_LOGIC;
  signal \s_ready_t_i_1__3_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_total[19]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_2__1_n_7\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sect_total_reg[5]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[5]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__2\ : label is "soft_lutpair295";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__1\ : label is "soft_lutpair317";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sect_total_reg[13]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_2__1\ : label is 35;
begin
  Q(66 downto 0) <= \^q\(66 downto 0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  next_req <= \^next_req\;
  p_15_in <= \^p_15_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => local_CHN_AWVALID,
      I1 => \read_req__0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_AWVALID,
      I2 => \read_req__0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => \^single_sect__18\,
      I2 => last_sect_reg_2,
      I3 => req_handling_reg,
      O => \read_req__0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => \^ap_rst_n_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.burst_valid_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\data_p1[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(8),
      O => \data_p1[10]_i_1__3_n_0\
    );
\data_p1[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(9),
      O => \data_p1[11]_i_1__3_n_0\
    );
\data_p1[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(10),
      O => \data_p1[12]_i_1__3_n_0\
    );
\data_p1[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(11),
      O => \data_p1[13]_i_1__3_n_0\
    );
\data_p1[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(12),
      O => \data_p1[14]_i_1__3_n_0\
    );
\data_p1[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(13),
      O => \data_p1[15]_i_1__3_n_0\
    );
\data_p1[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(14),
      O => \data_p1[16]_i_1__3_n_0\
    );
\data_p1[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(15),
      O => \data_p1[17]_i_1__3_n_0\
    );
\data_p1[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(16),
      O => \data_p1[18]_i_1__3_n_0\
    );
\data_p1[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(17),
      O => \data_p1[19]_i_1__3_n_0\
    );
\data_p1[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(18),
      O => \data_p1[20]_i_1__3_n_0\
    );
\data_p1[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(19),
      O => \data_p1[21]_i_1__3_n_0\
    );
\data_p1[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(20),
      O => \data_p1[22]_i_1__3_n_0\
    );
\data_p1[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(21),
      O => \data_p1[23]_i_1__3_n_0\
    );
\data_p1[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(22),
      O => \data_p1[24]_i_1__3_n_0\
    );
\data_p1[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(23),
      O => \data_p1[25]_i_1__3_n_0\
    );
\data_p1[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(24),
      O => \data_p1[26]_i_1__3_n_0\
    );
\data_p1[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(25),
      O => \data_p1[27]_i_1__3_n_0\
    );
\data_p1[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(26),
      O => \data_p1[28]_i_1__3_n_0\
    );
\data_p1[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(27),
      O => \data_p1[29]_i_1__3_n_0\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(0),
      O => \data_p1[2]_i_1__3_n_0\
    );
\data_p1[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(28),
      O => \data_p1[30]_i_1__3_n_0\
    );
\data_p1[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(29),
      O => \data_p1[31]_i_1__3_n_0\
    );
\data_p1[32]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(30),
      O => \data_p1[32]_i_1__3_n_0\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(31),
      O => \data_p1[33]_i_1__1_n_0\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(32),
      O => \data_p1[34]_i_1__1_n_0\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(33),
      O => \data_p1[35]_i_1__1_n_0\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(34),
      O => \data_p1[36]_i_1__1_n_0\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(35),
      O => \data_p1[37]_i_1__1_n_0\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(36),
      O => \data_p1[38]_i_1__1_n_0\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(37),
      O => \data_p1[39]_i_1__1_n_0\
    );
\data_p1[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(1),
      O => \data_p1[3]_i_1__4_n_0\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(38),
      O => \data_p1[40]_i_1__1_n_0\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(39),
      O => \data_p1[41]_i_1__1_n_0\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(40),
      O => \data_p1[42]_i_1__1_n_0\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(41),
      O => \data_p1[43]_i_1__1_n_0\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(42),
      O => \data_p1[44]_i_1__1_n_0\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(43),
      O => \data_p1[45]_i_1__1_n_0\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(44),
      O => \data_p1[46]_i_1__1_n_0\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(45),
      O => \data_p1[47]_i_1__1_n_0\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(46),
      O => \data_p1[48]_i_1__1_n_0\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(47),
      O => \data_p1[49]_i_1__1_n_0\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(2),
      O => \data_p1[4]_i_1__3_n_0\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(48),
      O => \data_p1[50]_i_1__1_n_0\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(49),
      O => \data_p1[51]_i_1__1_n_0\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(50),
      O => \data_p1[52]_i_1__1_n_0\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(51),
      O => \data_p1[53]_i_1__1_n_0\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(52),
      O => \data_p1[54]_i_1__1_n_0\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(53),
      O => \data_p1[55]_i_1__1_n_0\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(54),
      O => \data_p1[56]_i_1__1_n_0\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(55),
      O => \data_p1[57]_i_1__1_n_0\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(56),
      O => \data_p1[58]_i_1__1_n_0\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(57),
      O => \data_p1[59]_i_1__1_n_0\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(3),
      O => \data_p1[5]_i_1__3_n_0\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(58),
      O => \data_p1[60]_i_1__1_n_0\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(59),
      O => \data_p1[61]_i_1__1_n_0\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(60),
      O => \data_p1[62]_i_1__1_n_0\
    );
\data_p1[63]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(61),
      O => \data_p1[63]_i_1__2_n_0\
    );
\data_p1[67]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(62),
      O => \data_p1[67]_i_1__1_n_0\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(4),
      O => \data_p1[6]_i_1__3_n_0\
    );
\data_p1[70]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[70]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(63),
      O => \data_p1[70]_i_1__1_n_0\
    );
\data_p1[71]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[71]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(64),
      O => \data_p1[71]_i_1__1_n_0\
    );
\data_p1[72]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[72]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(65),
      O => \data_p1[72]_i_1__1_n_0\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(5),
      O => \data_p1[7]_i_1__3_n_0\
    );
\data_p1[81]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => \read_req__0\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => local_CHN_AWVALID,
      O => load_p1
    );
\data_p1[81]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[81]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(66),
      O => \data_p1[81]_i_2__1_n_0\
    );
\data_p1[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(6),
      O => \data_p1[8]_i_1__3_n_0\
    );
\data_p1[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(7),
      O => \data_p1[9]_i_1__3_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__3_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__3_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__3_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__3_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__3_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__3_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__3_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__3_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__3_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__3_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__3_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__3_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__3_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__3_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__3_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__3_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__3_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__3_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__3_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__3_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__3_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__3_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__3_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__4_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__2_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__1_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1__1_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1__1_n_0\,
      Q => \^q\(64),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1__1_n_0\,
      Q => \^q\(65),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__3_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2__1_n_0\,
      Q => \^q\(66),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__3_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__3_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(62),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(63),
      Q => \data_p2_reg_n_0_[70]\,
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(64),
      Q => \data_p2_reg_n_0_[71]\,
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(65),
      Q => \data_p2_reg_n_0_[72]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(66),
      Q => \data_p2_reg_n_0_[81]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[81]_0\(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_from_4k1_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(66),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(66),
      O => \data_p1_reg[11]_0\(0)
    );
\end_from_4k1_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(66),
      O => \data_p1_reg[9]_0\(7)
    );
\end_from_4k1_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(65),
      O => \data_p1_reg[9]_0\(6)
    );
\end_from_4k1_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(64),
      O => \data_p1_reg[9]_0\(5)
    );
\end_from_4k1_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(4)
    );
\end_from_4k1_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(3)
    );
\end_from_4k1_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(2)
    );
\end_from_4k1_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(62),
      O => \data_p1_reg[9]_0\(1)
    );
\end_from_4k1_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(62),
      O => \data_p1_reg[9]_0\(0)
    );
\last_sect_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080AA8000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => last_sect_reg_1,
      I3 => \^p_15_in\,
      I4 => last_sect_reg_2,
      I5 => \^next_req\,
      O => ap_rst_n_1
    );
\req_handling_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFF0000"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => last_sect_reg_2,
      I2 => \^single_sect__18\,
      I3 => req_empty_n,
      I4 => \^next_req\,
      I5 => req_handling_reg,
      O => last_sect_reg
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_AWVALID,
      I2 => \read_req__0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => \^ap_rst_n_0\
    );
\sect_addr_buf[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \sect_total_buf_reg[19]\,
      I2 => local_BURST_AWREADY,
      I3 => \sect_total_buf_reg[19]_0\,
      I4 => \sect_total_buf_reg[19]_1\,
      I5 => req_handling_reg,
      O => \^p_15_in\
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_15_in\,
      O => E(0)
    );
\sect_cnt[51]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_total[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD550000"
    )
        port map (
      I0 => req_handling_reg,
      I1 => last_sect_reg_2,
      I2 => \^single_sect__18\,
      I3 => \^p_15_in\,
      I4 => req_empty_n,
      O => \^next_req\
    );
\sect_total[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sect_total[19]_i_4_n_0\,
      I1 => \sect_total[19]_i_5_n_0\,
      I2 => \sect_total[19]_i_6_n_0\,
      I3 => \sect_total[19]_i_7_n_0\,
      O => \^single_sect__18\
    );
\sect_total[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(11),
      I1 => \sect_total[19]_i_3_0\(10),
      I2 => \sect_total[19]_i_3_0\(13),
      I3 => \sect_total[19]_i_3_0\(12),
      O => \sect_total[19]_i_4_n_0\
    );
\sect_total[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(14),
      I1 => \sect_total[19]_i_3_0\(15),
      I2 => \sect_total[19]_i_3_0\(16),
      I3 => \sect_total[19]_i_3_0\(17),
      I4 => \sect_total[19]_i_3_0\(19),
      I5 => \sect_total[19]_i_3_0\(18),
      O => \sect_total[19]_i_5_n_0\
    );
\sect_total[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(1),
      I1 => \sect_total[19]_i_3_0\(0),
      I2 => \sect_total[19]_i_3_0\(3),
      I3 => \sect_total[19]_i_3_0\(2),
      O => \sect_total[19]_i_6_n_0\
    );
\sect_total[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(4),
      I1 => \sect_total[19]_i_3_0\(5),
      I2 => \sect_total[19]_i_3_0\(6),
      I3 => \sect_total[19]_i_3_0\(7),
      I4 => \sect_total[19]_i_3_0\(9),
      I5 => \sect_total[19]_i_3_0\(8),
      O => \sect_total[19]_i_7_n_0\
    );
\sect_total_reg[13]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[5]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_reg[13]_i_1__1_n_0\,
      CO(6) => \sect_total_reg[13]_i_1__1_n_1\,
      CO(5) => \sect_total_reg[13]_i_1__1_n_2\,
      CO(4) => \sect_total_reg[13]_i_1__1_n_3\,
      CO(3) => \sect_total_reg[13]_i_1__1_n_4\,
      CO(2) => \sect_total_reg[13]_i_1__1_n_5\,
      CO(1) => \sect_total_reg[13]_i_1__1_n_6\,
      CO(0) => \sect_total_reg[13]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \data_p1_reg[81]_0\(13 downto 6),
      S(7) => \^q\(66),
      S(6) => \^q\(66),
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1) => \^q\(66),
      S(0) => \^q\(66)
    );
\sect_total_reg[19]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[13]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sect_total_reg[19]_i_2__1_n_3\,
      CO(3) => \sect_total_reg[19]_i_2__1_n_4\,
      CO(2) => \sect_total_reg[19]_i_2__1_n_5\,
      CO(1) => \sect_total_reg[19]_i_2__1_n_6\,
      CO(0) => \sect_total_reg[19]_i_2__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \data_p1_reg[81]_0\(19 downto 14),
      S(7 downto 6) => B"00",
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1) => \^q\(66),
      S(0) => \^q\(66)
    );
\sect_total_reg[5]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_reg[5]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_reg[5]_i_1__1_n_0\,
      CO(6) => \sect_total_reg[5]_i_1__1_n_1\,
      CO(5) => \sect_total_reg[5]_i_1__1_n_2\,
      CO(4) => \sect_total_reg[5]_i_1__1_n_3\,
      CO(3) => \sect_total_reg[5]_i_1__1_n_4\,
      CO(2) => \sect_total_reg[5]_i_1__1_n_5\,
      CO(1) => \sect_total_reg[5]_i_1__1_n_6\,
      CO(0) => \sect_total_reg[5]_i_1__1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(66),
      DI(0) => \^q\(66),
      O(7 downto 2) => \data_p1_reg[81]_0\(5 downto 0),
      O(1 downto 0) => \NLW_sect_total_reg[5]_i_1__1_O_UNCONNECTED\(1 downto 0),
      S(7) => \^q\(66),
      S(6) => \^q\(66),
      S(5) => \^q\(66),
      S(4) => \^q\(66),
      S(3) => \^q\(66),
      S(2) => \^q\(66),
      S(1 downto 0) => \sect_total_reg[5]\(1 downto 0)
    );
\sect_total_reg[5]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sect_total_reg[5]_i_2__1_n_0\,
      CO(6) => \sect_total_reg[5]_i_2__1_n_1\,
      CO(5) => \sect_total_reg[5]_i_2__1_n_2\,
      CO(4) => \sect_total_reg[5]_i_2__1_n_3\,
      CO(3) => \sect_total_reg[5]_i_2__1_n_4\,
      CO(2) => \sect_total_reg[5]_i_2__1_n_5\,
      CO(1) => \sect_total_reg[5]_i_2__1_n_6\,
      CO(0) => \sect_total_reg[5]_i_2__1_n_7\,
      DI(7 downto 4) => \^q\(66 downto 63),
      DI(3) => \^q\(63),
      DI(2 downto 1) => \^q\(63 downto 62),
      DI(0) => \^q\(62),
      O(7 downto 0) => \NLW_sect_total_reg[5]_i_2__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \read_req__0\,
      I3 => local_CHN_AWVALID,
      I4 => req_empty_n,
      O => \state[0]_i_1__4_n_0\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => req_empty_n,
      I1 => state(1),
      I2 => \read_req__0\,
      I3 => local_CHN_AWVALID,
      O => \state[1]_i_1__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__4_n_0\,
      Q => req_empty_n,
      R => \^ap_rst_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => state(1),
      S => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized0\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    burst_handling0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : out STD_LOGIC;
    pop_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    \data_p1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \local_BURST_AWVALID__1\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    local_BUS_WVALID_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    burst_handling : in STD_LOGIC;
    local_BURST_AWREADY_0 : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \dout_reg[63]\ : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    \ready_for_burst__0\ : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    \ready_for_beat__0\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    local_BUS_WLAST_reg : in STD_LOGIC;
    m_axi_sum_WREADY : in STD_LOGIC;
    m_axi_sum_WLAST : in STD_LOGIC;
    \data_p2_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized0\ : entity is "top_kernel_sum_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal local_BUS_WLAST_i_3_n_0 : STD_LOGIC;
  signal local_BUS_WLAST_i_4_n_0 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair369";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \dout[63]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of local_BUS_WLAST_i_1 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \num_beat_cnt[7]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair370";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[3]_0\(3 downto 0) <= \^data_p1_reg[3]_0\(3 downto 0);
  p_6_in <= \^p_6_in\;
  pop <= \^pop\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => local_CHN_BURST_WVALID,
      I1 => \^p_6_in\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_BURST_WVALID,
      I2 => \^p_6_in\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => local_BUS_WLAST_i_4_n_0,
      I1 => local_BUS_WLAST_i_3_n_0,
      I2 => s_ready_t_reg_1(7),
      I3 => s_ready_t_reg_1(6),
      I4 => dout_vld_reg_0,
      I5 => \ready_for_burst__0\,
      O => \^p_6_in\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
burst_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^q\(0),
      I1 => burst_handling,
      I2 => local_BURST_AWREADY_0,
      I3 => \^p_6_in\,
      O => burst_handling0
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(2),
      O => \data_p1[2]_i_1__4_n_0\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => local_CHN_BURST_WVALID,
      O => load_p1
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(3),
      O => \data_p1[3]_i_2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => \^data_p1_reg[3]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => \^data_p1_reg[3]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__4_n_0\,
      Q => \^data_p1_reg[3]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2_n_0\,
      Q => \^data_p1_reg[3]_0\(3),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\dout[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5555500000000"
    )
        port map (
      I0 => local_CHN_WVALID,
      I1 => \^q\(0),
      I2 => burst_handling,
      I3 => local_BURST_AWREADY_0,
      I4 => \ready_for_beat__0\,
      I5 => \dout_reg[0]\,
      O => \^pop\
    );
\dout[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => \^q\(0),
      I2 => burst_valid,
      I3 => \dout_reg[63]\,
      O => pop_0
    );
\dout_vld_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^pop\,
      I1 => dout_vld_reg_0,
      I2 => local_CHN_WVALID,
      O => dout_vld_reg
    );
local_BUS_WLAST_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => p_5_in,
      I1 => local_BUS_WLAST_reg,
      I2 => m_axi_sum_WREADY,
      I3 => m_axi_sum_WLAST,
      O => local_BUS_WVALID_reg
    );
local_BUS_WLAST_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => s_ready_t_reg_1(6),
      I2 => s_ready_t_reg_1(7),
      I3 => local_BUS_WLAST_i_3_n_0,
      I4 => local_BUS_WLAST_i_4_n_0,
      O => p_5_in
    );
local_BUS_WLAST_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => s_ready_t_reg_1(1),
      I1 => \^data_p1_reg[3]_0\(1),
      I2 => s_ready_t_reg_1(2),
      I3 => \^data_p1_reg[3]_0\(2),
      O => local_BUS_WLAST_i_3_n_0
    );
local_BUS_WLAST_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^data_p1_reg[3]_0\(0),
      I1 => s_ready_t_reg_1(0),
      I2 => \^data_p1_reg[3]_0\(3),
      I3 => s_ready_t_reg_1(3),
      I4 => s_ready_t_reg_1(4),
      I5 => s_ready_t_reg_1(5),
      O => local_BUS_WLAST_i_4_n_0
    );
local_BUS_WVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800FFFFA800"
    )
        port map (
      I0 => \^q\(0),
      I1 => burst_handling,
      I2 => local_BURST_AWREADY_0,
      I3 => local_CHN_WVALID,
      I4 => local_BUS_WLAST_reg,
      I5 => m_axi_sum_WREADY,
      O => \state_reg[0]_0\
    );
\num_beat_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_5_in,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_BURST_WVALID,
      I2 => \^p_6_in\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__4_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \^p_6_in\,
      I3 => local_CHN_BURST_WVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__3_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => burst_handling,
      I1 => \^q\(0),
      I2 => burst_valid,
      O => \local_BURST_AWVALID__1\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => \^p_6_in\,
      I3 => local_CHN_BURST_WVALID,
      O => \state[1]_i_1__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized1\ is
  port (
    local_BURST_AWREADY_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \ready_for_burst__0\ : out STD_LOGIC;
    m_axi_sum_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    m_axi_sum_WREADY : in STD_LOGIC;
    \num_beat_cnt_reg[7]\ : in STD_LOGIC;
    burst_handling : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    burst_valid : in STD_LOGIC;
    m_axi_sum_AWREADY : in STD_LOGIC;
    \local_BURST_AWVALID__1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized1\ : entity is "top_kernel_sum_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized1\ is
  signal \data_p1[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^local_burst_awready_0\ : STD_LOGIC;
  signal \^m_axi_sum_awvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__5_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__6\ : label is "soft_lutpair372";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \local_BUS_WDATA[31]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \local_BUS_WDATA[31]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__5\ : label is "soft_lutpair372";
begin
  dout_vld_reg <= \^dout_vld_reg\;
  local_BURST_AWREADY_0 <= \^local_burst_awready_0\;
  m_axi_sum_AWVALID <= \^m_axi_sum_awvalid\;
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => burst_valid,
      I1 => Q(0),
      I2 => burst_handling,
      I3 => m_axi_sum_AWREADY,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^local_burst_awready_0\,
      I1 => m_axi_sum_AWREADY,
      I2 => \local_BURST_AWVALID__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => burst_handling,
      I1 => \^local_burst_awready_0\,
      O => \ready_for_burst__0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__4_n_0\
    );
\data_p1[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__4_n_0\
    );
\data_p1[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__4_n_0\
    );
\data_p1[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__4_n_0\
    );
\data_p1[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__4_n_0\
    );
\data_p1[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__4_n_0\
    );
\data_p1[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__4_n_0\
    );
\data_p1[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__4_n_0\
    );
\data_p1[18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__4_n_0\
    );
\data_p1[19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__4_n_0\
    );
\data_p1[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__4_n_0\
    );
\data_p1[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__4_n_0\
    );
\data_p1[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__4_n_0\
    );
\data_p1[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__4_n_0\
    );
\data_p1[24]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__4_n_0\
    );
\data_p1[25]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__4_n_0\
    );
\data_p1[26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__4_n_0\
    );
\data_p1[27]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__4_n_0\
    );
\data_p1[28]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__4_n_0\
    );
\data_p1[29]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__4_n_0\
    );
\data_p1[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__5_n_0\
    );
\data_p1[30]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__4_n_0\
    );
\data_p1[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__4_n_0\
    );
\data_p1[32]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__4_n_0\
    );
\data_p1[33]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__2_n_0\
    );
\data_p1[34]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__2_n_0\
    );
\data_p1[35]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__2_n_0\
    );
\data_p1[36]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__2_n_0\
    );
\data_p1[37]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__2_n_0\
    );
\data_p1[38]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__2_n_0\
    );
\data_p1[39]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__2_n_0\
    );
\data_p1[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__5_n_0\
    );
\data_p1[40]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__2_n_0\
    );
\data_p1[41]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__2_n_0\
    );
\data_p1[42]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__2_n_0\
    );
\data_p1[43]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__2_n_0\
    );
\data_p1[44]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__2_n_0\
    );
\data_p1[45]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__2_n_0\
    );
\data_p1[46]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__2_n_0\
    );
\data_p1[47]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__2_n_0\
    );
\data_p1[48]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__2_n_0\
    );
\data_p1[49]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__2_n_0\
    );
\data_p1[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__4_n_0\
    );
\data_p1[50]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__2_n_0\
    );
\data_p1[51]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__2_n_0\
    );
\data_p1[52]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__2_n_0\
    );
\data_p1[53]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__2_n_0\
    );
\data_p1[54]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__2_n_0\
    );
\data_p1[55]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__2_n_0\
    );
\data_p1[56]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__2_n_0\
    );
\data_p1[57]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__2_n_0\
    );
\data_p1[58]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__2_n_0\
    );
\data_p1[59]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__2_n_0\
    );
\data_p1[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__4_n_0\
    );
\data_p1[60]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__2_n_0\
    );
\data_p1[61]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__2_n_0\
    );
\data_p1[62]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__2_n_0\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF4000000040"
    )
        port map (
      I0 => burst_handling,
      I1 => Q(0),
      I2 => burst_valid,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => m_axi_sum_AWREADY,
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1_n_0\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1_n_0\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1_n_0\
    );
\data_p1[67]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1__2_n_0\
    );
\data_p1[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__4_n_0\
    );
\data_p1[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__4_n_0\
    );
\data_p1[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__4_n_0\
    );
\data_p1[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__4_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_0\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__4_n_0\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\local_BUS_WDATA[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dout_vld_reg\,
      O => ap_rst_n_0
    );
\local_BUS_WDATA[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => ap_rst_n,
      O => ap_rst_n_1
    );
\num_beat_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A0000000000"
    )
        port map (
      I0 => local_CHN_WVALID,
      I1 => m_axi_sum_WREADY,
      I2 => \num_beat_cnt_reg[7]\,
      I3 => \^local_burst_awready_0\,
      I4 => burst_handling,
      I5 => Q(0),
      O => \^dout_vld_reg\
    );
\s_ready_t_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \local_BURST_AWVALID__1\,
      I1 => m_axi_sum_AWREADY,
      I2 => \^local_burst_awready_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__5_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__5_n_0\,
      Q => \^local_burst_awready_0\,
      R => SR(0)
    );
\state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^local_burst_awready_0\,
      I2 => m_axi_sum_AWREADY,
      I3 => \local_BURST_AWVALID__1\,
      I4 => \^m_axi_sum_awvalid\,
      O => \state[0]_i_1__6_n_0\
    );
\state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FDFDFDFDFDFD"
    )
        port map (
      I0 => \^m_axi_sum_awvalid\,
      I1 => state(1),
      I2 => m_axi_sum_AWREADY,
      I3 => burst_handling,
      I4 => Q(0),
      I5 => burst_valid,
      O => \state[1]_i_1__6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__6_n_0\,
      Q => \^m_axi_sum_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__6_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    m_axi_sum_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized2\ : entity is "top_kernel_sum_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__6_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair293";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__6\ : label is "soft_lutpair293";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_sum_BVALID,
      I1 => p_1_in,
      I2 => state(0),
      I3 => state(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_sum_BVALID,
      I2 => p_1_in,
      I3 => state(0),
      I4 => state(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => state(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => state(1),
      R => SR(0)
    );
\s_ready_t_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_sum_BVALID,
      I2 => p_1_in,
      I3 => state(1),
      I4 => state(0),
      O => \s_ready_t_i_1__6_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__6_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^s_ready_t_reg_0\,
      I2 => p_1_in,
      I3 => m_axi_sum_BVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__5_n_0\
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => m_axi_sum_BVALID,
      O => \state[1]_i_1__5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__5_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.num_beat_cnt_reg[7]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \raddr_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout_vld_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    \conservative_gen.burst_valid\ : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    raddr112_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \raddr_reg[3]\ : in STD_LOGIC;
    \conservative_gen.local_BURST_WLEN_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \num_data_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    local_BURST_WREADY : in STD_LOGIC;
    \conservative_gen.local_BURST_WVALID_reg\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg_3 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl is
  signal \^conservative_gen.num_beat_cnt_reg[7]\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \^dout_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_17_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_19_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \conservative_gen.local_BURST_WVALID_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \dout_vld_i_1__7\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \i__carry_i_16\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \i__carry_i_17\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__1\ : label is "soft_lutpair381";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_1__1\ : label is "soft_lutpair381";
begin
  \conservative_gen.num_beat_cnt_reg[7]\ <= \^conservative_gen.num_beat_cnt_reg[7]\;
  \dout_reg[3]_0\(3 downto 0) <= \^dout_reg[3]_0\(3 downto 0);
\conservative_gen.local_BURST_WLEN[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => \dout[3]_i_2_n_0\,
      I1 => \conservative_gen.local_BURST_WLEN_reg[3]\(7),
      I2 => \conservative_gen.burst_valid\,
      I3 => local_BURST_WREADY,
      I4 => \conservative_gen.local_BURST_WVALID_reg\,
      O => \^conservative_gen.num_beat_cnt_reg[7]\
    );
\conservative_gen.local_BURST_WVALID_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I1 => local_BURST_WREADY,
      I2 => \conservative_gen.local_BURST_WVALID_reg\,
      O => s_ready_t_reg
    );
\dout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0FEFEF00000000"
    )
        port map (
      I0 => \dout[3]_i_2_n_0\,
      I1 => \conservative_gen.local_BURST_WLEN_reg[3]\(7),
      I2 => \conservative_gen.burst_valid\,
      I3 => local_BURST_WREADY,
      I4 => \conservative_gen.local_BURST_WVALID_reg\,
      I5 => empty_n_reg_2,
      O => pop
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEFFFE"
    )
        port map (
      I0 => \conservative_gen.local_BURST_WLEN_reg[3]\(6),
      I1 => \conservative_gen.local_BURST_WLEN_reg[3]\(4),
      I2 => \i__carry_i_18_n_0\,
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(3),
      I4 => \^dout_reg[3]_0\(3),
      I5 => \conservative_gen.local_BURST_WLEN_reg[3]\(5),
      O => \dout[3]_i_2_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(0),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(1),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(2),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(3),
      R => SR(0)
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => empty_n_reg_2,
      I1 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I2 => \conservative_gen.burst_valid\,
      O => empty_n_reg_0
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D005D005D00"
    )
        port map (
      I0 => empty_n_reg_3,
      I1 => \conservative_gen.burst_valid\,
      I2 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I3 => empty_n_reg_2,
      I4 => empty_n_reg_1,
      I5 => local_BURST_AWVALID,
      O => dout_vld_reg
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4C4C4C"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => empty_n_reg_1,
      I2 => local_BURST_AWVALID,
      I3 => \conservative_gen.burst_valid\,
      I4 => \^conservative_gen.num_beat_cnt_reg[7]\,
      O => full_n_reg_0
    );
\i__carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0E010"
    )
        port map (
      I0 => \conservative_gen.local_BURST_WLEN_reg[3]\(4),
      I1 => \i__carry_i_17_n_0\,
      I2 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(5),
      I4 => push,
      O => S(5)
    );
\i__carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA80A82A02"
    )
        port map (
      I0 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I1 => \i__carry_i_18_n_0\,
      I2 => \conservative_gen.local_BURST_WLEN_reg[3]\(3),
      I3 => \^dout_reg[3]_0\(3),
      I4 => \conservative_gen.local_BURST_WLEN_reg[3]\(4),
      I5 => push,
      O => S(4)
    );
\i__carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF306090"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \^dout_reg[3]_0\(3),
      I2 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(3),
      I4 => push,
      O => S(3)
    );
\i__carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF306090"
    )
        port map (
      I0 => \i__carry_i_19_n_0\,
      I1 => \^dout_reg[3]_0\(2),
      I2 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(2),
      I4 => push,
      O => S(2)
    );
\i__carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF5500A6005900"
    )
        port map (
      I0 => \^dout_reg[3]_0\(1),
      I1 => \conservative_gen.local_BURST_WLEN_reg[3]\(0),
      I2 => \^dout_reg[3]_0\(0),
      I3 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I4 => \conservative_gen.local_BURST_WLEN_reg[3]\(1),
      I5 => push,
      O => S(1)
    );
\i__carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C9F0"
    )
        port map (
      I0 => \conservative_gen.local_BURST_WLEN_reg[3]\(0),
      I1 => \^dout_reg[3]_0\(0),
      I2 => push,
      I3 => \^conservative_gen.num_beat_cnt_reg[7]\,
      O => S(0)
    );
\i__carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBBA"
    )
        port map (
      I0 => \conservative_gen.local_BURST_WLEN_reg[3]\(5),
      I1 => \^dout_reg[3]_0\(3),
      I2 => \conservative_gen.local_BURST_WLEN_reg[3]\(3),
      I3 => \i__carry_i_18_n_0\,
      I4 => \conservative_gen.local_BURST_WLEN_reg[3]\(4),
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^dout_reg[3]_0\(3),
      I1 => \conservative_gen.local_BURST_WLEN_reg[3]\(3),
      I2 => \i__carry_i_18_n_0\,
      O => \i__carry_i_17_n_0\
    );
\i__carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D444D44DD4D4D44"
    )
        port map (
      I0 => \^dout_reg[3]_0\(2),
      I1 => \conservative_gen.local_BURST_WLEN_reg[3]\(2),
      I2 => \^dout_reg[3]_0\(1),
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(1),
      I4 => \conservative_gen.local_BURST_WLEN_reg[3]\(0),
      I5 => \^dout_reg[3]_0\(0),
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^dout_reg[3]_0\(1),
      I1 => \conservative_gen.local_BURST_WLEN_reg[3]\(1),
      I2 => \conservative_gen.local_BURST_WLEN_reg[3]\(0),
      I3 => \^dout_reg[3]_0\(0),
      O => \i__carry_i_19_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C88C"
    )
        port map (
      I0 => push,
      I1 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I2 => \i__carry_i_16_n_0\,
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(6),
      O => DI(5)
    );
\i__carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC8888C"
    )
        port map (
      I0 => push,
      I1 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I2 => \i__carry_i_17_n_0\,
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(4),
      I4 => \conservative_gen.local_BURST_WLEN_reg[3]\(5),
      O => DI(4)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBA0000AEEF0000"
    )
        port map (
      I0 => push,
      I1 => \^dout_reg[3]_0\(3),
      I2 => \conservative_gen.local_BURST_WLEN_reg[3]\(3),
      I3 => \i__carry_i_18_n_0\,
      I4 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I5 => \conservative_gen.local_BURST_WLEN_reg[3]\(4),
      O => DI(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A28280A"
    )
        port map (
      I0 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I1 => push,
      I2 => \^dout_reg[3]_0\(3),
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(3),
      I4 => \i__carry_i_18_n_0\,
      O => DI(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A28280A"
    )
        port map (
      I0 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I1 => push,
      I2 => \^dout_reg[3]_0\(2),
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(2),
      I4 => \i__carry_i_19_n_0\,
      O => DI(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20228A880200A8AA"
    )
        port map (
      I0 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I1 => push,
      I2 => \^dout_reg[3]_0\(0),
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(0),
      I4 => \^dout_reg[3]_0\(1),
      I5 => \conservative_gen.local_BURST_WLEN_reg[3]\(1),
      O => DI(0)
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2FD000D0000000"
    )
        port map (
      I0 => \conservative_gen.local_BURST_WVALID_reg\,
      I1 => local_BURST_WREADY,
      I2 => \conservative_gen.burst_valid\,
      I3 => \dout[3]_i_2_n_0\,
      I4 => \conservative_gen.local_BURST_WLEN_reg[3]\(7),
      I5 => push,
      O => S(7)
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C84"
    )
        port map (
      I0 => \i__carry_i_16_n_0\,
      I1 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I2 => \conservative_gen.local_BURST_WLEN_reg[3]\(6),
      I3 => push,
      O => S(6)
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => Q(0),
      I1 => pop,
      I2 => empty_n_reg_1,
      I3 => local_BURST_AWVALID,
      I4 => Q(1),
      O => D(0)
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => empty_n_reg_1,
      I2 => local_BURST_AWVALID,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => D(1)
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => local_BURST_AWVALID,
      I2 => \conservative_gen.burst_valid\,
      I3 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I4 => empty_n_reg_2,
      O => E(0)
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(3),
      O => D(3)
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AAA22222222"
    )
        port map (
      I0 => push_0,
      I1 => empty_n_reg_2,
      I2 => \raddr_reg[3]\,
      I3 => \conservative_gen.local_BURST_WLEN_reg[3]\(7),
      I4 => \dout[3]_i_2_n_0\,
      I5 => \conservative_gen.burst_valid\,
      O => p_17_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => local_BURST_AWVALID,
      O => push_0
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\num_data_cnt[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AAAAAA6A555555"
    )
        port map (
      I0 => \num_data_cnt_reg[4]\(0),
      I1 => \conservative_gen.burst_valid\,
      I2 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I3 => empty_n_reg_1,
      I4 => local_BURST_AWVALID,
      I5 => \num_data_cnt_reg[4]\(1),
      O => \num_data_cnt_reg[0]\(0)
    );
\num_data_cnt[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FF70008F"
    )
        port map (
      I0 => \conservative_gen.burst_valid\,
      I1 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I2 => push_0,
      I3 => \num_data_cnt_reg[4]\(0),
      I4 => \num_data_cnt_reg[4]\(2),
      I5 => \num_data_cnt_reg[4]\(1),
      O => \num_data_cnt_reg[0]\(1)
    );
\num_data_cnt[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => \num_data_cnt_reg[4]\(0),
      I2 => \num_data_cnt_reg[4]\(1),
      I3 => \num_data_cnt_reg[4]\(3),
      I4 => \num_data_cnt_reg[4]\(2),
      O => \num_data_cnt_reg[0]\(2)
    );
\num_data_cnt[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => local_BURST_AWVALID,
      I2 => \conservative_gen.burst_valid\,
      I3 => \^conservative_gen.num_beat_cnt_reg[7]\,
      O => full_n_reg(0)
    );
\num_data_cnt[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => \num_data_cnt_reg[4]\(0),
      I2 => \num_data_cnt_reg[4]\(1),
      I3 => \num_data_cnt_reg[4]\(2),
      I4 => \num_data_cnt_reg[4]\(4),
      I5 => \num_data_cnt_reg[4]\(3),
      O => \num_data_cnt_reg[0]\(3)
    );
\num_data_cnt[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02AA02AA"
    )
        port map (
      I0 => push_0,
      I1 => \dout[3]_i_2_n_0\,
      I2 => \conservative_gen.local_BURST_WLEN_reg[3]\(7),
      I3 => \conservative_gen.burst_valid\,
      I4 => local_BURST_WREADY,
      I5 => \conservative_gen.local_BURST_WVALID_reg\,
      O => \num_data_cnt1__0\
    );
\raddr[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \dout_reg[3]_1\(0),
      I1 => local_BURST_AWVALID,
      I2 => empty_n_reg_1,
      I3 => pop,
      I4 => \dout_reg[3]_1\(1),
      O => \raddr_reg[0]\(0)
    );
\raddr[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20F20D"
    )
        port map (
      I0 => push_0,
      I1 => pop,
      I2 => \dout_reg[3]_1\(0),
      I3 => \dout_reg[3]_1\(2),
      I4 => \dout_reg[3]_1\(1),
      O => \raddr_reg[0]\(1)
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888C00008880888"
    )
        port map (
      I0 => raddr112_in,
      I1 => empty_n_reg_2,
      I2 => local_BURST_AWVALID,
      I3 => empty_n_reg_1,
      I4 => \^conservative_gen.num_beat_cnt_reg[7]\,
      I5 => \conservative_gen.burst_valid\,
      O => empty_n_reg(0)
    );
\raddr[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => \dout_reg[3]_1\(0),
      I2 => \dout_reg[3]_1\(1),
      I3 => \dout_reg[3]_1\(3),
      I4 => \dout_reg[3]_1\(2),
      O => \raddr_reg[0]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized0\ is
  port (
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    valid_length : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[69]_0\ : out STD_LOGIC;
    \dout_reg[70]_0\ : in STD_LOGIC;
    first_iter_0_reg_160_pp0_iter9_reg : in STD_LOGIC;
    \dout_reg[70]_1\ : in STD_LOGIC;
    \dout_reg[70]_2\ : in STD_LOGIC;
    \dout_reg[70]_3\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[70]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized0\ : entity is "top_kernel_sum_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \mem_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][10]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][11]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][12]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][13]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][14]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][15]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][16]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][17]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][18]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][19]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][20]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][21]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][22]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][23]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][24]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][25]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][26]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][27]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][28]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][29]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][30]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][31]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][32]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][33]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][34]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][35]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][36]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][37]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][38]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][39]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][3]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][40]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][41]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][42]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][43]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][44]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][45]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][46]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][47]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][48]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][49]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][50]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][51]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][52]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][53]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][54]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][55]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][56]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][57]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][58]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][59]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][5]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][60]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][61]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][66]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][69]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][6]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][70]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][7]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][8]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][9]_srl3_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__0\ : label is "soft_lutpair387";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[2][0]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[2][0]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][10]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][10]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][11]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][11]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][12]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][12]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][13]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][13]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][14]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][14]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][15]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][15]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][16]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][16]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][17]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][17]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][18]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][18]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][19]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][19]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][1]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][1]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][20]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][20]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][21]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][21]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][22]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][22]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][23]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][23]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][24]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][24]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][25]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][25]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][26]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][26]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][27]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][27]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][28]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][28]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][29]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][29]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][2]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][2]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][30]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][30]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][30]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][31]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][31]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][31]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][32]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][32]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][32]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][33]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][33]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][34]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][34]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][35]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][35]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][35]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][36]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][36]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][36]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][37]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][37]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][37]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][38]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][38]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][38]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][39]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][39]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][39]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][3]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][3]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][40]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][40]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][40]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][41]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][41]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][41]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][42]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][42]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][42]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][43]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][43]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][43]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][44]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][44]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][44]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][45]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][45]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][45]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][46]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][46]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][46]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][47]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][47]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][47]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][48]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][48]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][48]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][49]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][49]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][49]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][4]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][4]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][50]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][50]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][50]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][51]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][51]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][51]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][52]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][52]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][52]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][53]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][53]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][53]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][54]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][54]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][54]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][55]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][55]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][55]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][56]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][56]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][56]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][57]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][57]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][57]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][58]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][58]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][58]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][59]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][59]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][59]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][5]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][5]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][60]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][60]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][60]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][61]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][61]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][61]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][66]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][66]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][66]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][69]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][69]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][69]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][6]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][6]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][70]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][70]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][70]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][7]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][7]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][8]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][8]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][9]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][9]_srl3\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 ";
  attribute SOFT_HLUTNM of \tmp_len[6]_i_1__1\ : label is "soft_lutpair387";
begin
  Q(64 downto 0) <= \^q\(64 downto 0);
  pop <= \^pop\;
  push <= \^push\;
\dout[70]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD5D0000"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => wrsp_ready,
      I2 => tmp_valid_reg,
      I3 => local_CHN_AWREADY,
      I4 => \dout_reg[0]_1\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][0]_srl3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][10]_srl3_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][11]_srl3_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][12]_srl3_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][13]_srl3_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][14]_srl3_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][15]_srl3_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][16]_srl3_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][17]_srl3_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][18]_srl3_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][19]_srl3_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][1]_srl3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][20]_srl3_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][21]_srl3_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][22]_srl3_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][23]_srl3_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][24]_srl3_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][25]_srl3_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][26]_srl3_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][27]_srl3_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][28]_srl3_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][29]_srl3_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][2]_srl3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][30]_srl3_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][31]_srl3_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][32]_srl3_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][33]_srl3_n_0\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][34]_srl3_n_0\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][35]_srl3_n_0\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][36]_srl3_n_0\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][37]_srl3_n_0\,
      Q => \^q\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][38]_srl3_n_0\,
      Q => \^q\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][39]_srl3_n_0\,
      Q => \^q\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][3]_srl3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][40]_srl3_n_0\,
      Q => \^q\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][41]_srl3_n_0\,
      Q => \^q\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][42]_srl3_n_0\,
      Q => \^q\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][43]_srl3_n_0\,
      Q => \^q\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][44]_srl3_n_0\,
      Q => \^q\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][45]_srl3_n_0\,
      Q => \^q\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][46]_srl3_n_0\,
      Q => \^q\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][47]_srl3_n_0\,
      Q => \^q\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][48]_srl3_n_0\,
      Q => \^q\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][49]_srl3_n_0\,
      Q => \^q\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][4]_srl3_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][50]_srl3_n_0\,
      Q => \^q\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][51]_srl3_n_0\,
      Q => \^q\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][52]_srl3_n_0\,
      Q => \^q\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][53]_srl3_n_0\,
      Q => \^q\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][54]_srl3_n_0\,
      Q => \^q\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][55]_srl3_n_0\,
      Q => \^q\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][56]_srl3_n_0\,
      Q => \^q\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][57]_srl3_n_0\,
      Q => \^q\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][58]_srl3_n_0\,
      Q => \^q\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][59]_srl3_n_0\,
      Q => \^q\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][5]_srl3_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][60]_srl3_n_0\,
      Q => \^q\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][61]_srl3_n_0\,
      Q => \^q\(61),
      R => SR(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][66]_srl3_n_0\,
      Q => \^q\(62),
      R => SR(0)
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][69]_srl3_n_0\,
      Q => \^q\(63),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][6]_srl3_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][70]_srl3_n_0\,
      Q => \^q\(64),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][7]_srl3_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][8]_srl3_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[2][9]_srl3_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
\mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^q\(64),
      I2 => \^q\(62),
      O => valid_length
    );
\mem_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(0),
      Q => \mem_reg[2][0]_srl3_n_0\
    );
\mem_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \dout_reg[70]_0\,
      I1 => first_iter_0_reg_160_pp0_iter9_reg,
      I2 => \dout_reg[70]_1\,
      I3 => \dout_reg[70]_2\,
      I4 => \dout_reg[70]_3\,
      O => \^push\
    );
\mem_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(10),
      Q => \mem_reg[2][10]_srl3_n_0\
    );
\mem_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(11),
      Q => \mem_reg[2][11]_srl3_n_0\
    );
\mem_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(12),
      Q => \mem_reg[2][12]_srl3_n_0\
    );
\mem_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(13),
      Q => \mem_reg[2][13]_srl3_n_0\
    );
\mem_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(14),
      Q => \mem_reg[2][14]_srl3_n_0\
    );
\mem_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(15),
      Q => \mem_reg[2][15]_srl3_n_0\
    );
\mem_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(16),
      Q => \mem_reg[2][16]_srl3_n_0\
    );
\mem_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(17),
      Q => \mem_reg[2][17]_srl3_n_0\
    );
\mem_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(18),
      Q => \mem_reg[2][18]_srl3_n_0\
    );
\mem_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(19),
      Q => \mem_reg[2][19]_srl3_n_0\
    );
\mem_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(1),
      Q => \mem_reg[2][1]_srl3_n_0\
    );
\mem_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(20),
      Q => \mem_reg[2][20]_srl3_n_0\
    );
\mem_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(21),
      Q => \mem_reg[2][21]_srl3_n_0\
    );
\mem_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(22),
      Q => \mem_reg[2][22]_srl3_n_0\
    );
\mem_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(23),
      Q => \mem_reg[2][23]_srl3_n_0\
    );
\mem_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(24),
      Q => \mem_reg[2][24]_srl3_n_0\
    );
\mem_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(25),
      Q => \mem_reg[2][25]_srl3_n_0\
    );
\mem_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(26),
      Q => \mem_reg[2][26]_srl3_n_0\
    );
\mem_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(27),
      Q => \mem_reg[2][27]_srl3_n_0\
    );
\mem_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(28),
      Q => \mem_reg[2][28]_srl3_n_0\
    );
\mem_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(29),
      Q => \mem_reg[2][29]_srl3_n_0\
    );
\mem_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(2),
      Q => \mem_reg[2][2]_srl3_n_0\
    );
\mem_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(30),
      Q => \mem_reg[2][30]_srl3_n_0\
    );
\mem_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(31),
      Q => \mem_reg[2][31]_srl3_n_0\
    );
\mem_reg[2][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(32),
      Q => \mem_reg[2][32]_srl3_n_0\
    );
\mem_reg[2][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(33),
      Q => \mem_reg[2][33]_srl3_n_0\
    );
\mem_reg[2][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(34),
      Q => \mem_reg[2][34]_srl3_n_0\
    );
\mem_reg[2][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(35),
      Q => \mem_reg[2][35]_srl3_n_0\
    );
\mem_reg[2][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(36),
      Q => \mem_reg[2][36]_srl3_n_0\
    );
\mem_reg[2][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(37),
      Q => \mem_reg[2][37]_srl3_n_0\
    );
\mem_reg[2][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(38),
      Q => \mem_reg[2][38]_srl3_n_0\
    );
\mem_reg[2][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(39),
      Q => \mem_reg[2][39]_srl3_n_0\
    );
\mem_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(3),
      Q => \mem_reg[2][3]_srl3_n_0\
    );
\mem_reg[2][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(40),
      Q => \mem_reg[2][40]_srl3_n_0\
    );
\mem_reg[2][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(41),
      Q => \mem_reg[2][41]_srl3_n_0\
    );
\mem_reg[2][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(42),
      Q => \mem_reg[2][42]_srl3_n_0\
    );
\mem_reg[2][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(43),
      Q => \mem_reg[2][43]_srl3_n_0\
    );
\mem_reg[2][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(44),
      Q => \mem_reg[2][44]_srl3_n_0\
    );
\mem_reg[2][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(45),
      Q => \mem_reg[2][45]_srl3_n_0\
    );
\mem_reg[2][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(46),
      Q => \mem_reg[2][46]_srl3_n_0\
    );
\mem_reg[2][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(47),
      Q => \mem_reg[2][47]_srl3_n_0\
    );
\mem_reg[2][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(48),
      Q => \mem_reg[2][48]_srl3_n_0\
    );
\mem_reg[2][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(49),
      Q => \mem_reg[2][49]_srl3_n_0\
    );
\mem_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(4),
      Q => \mem_reg[2][4]_srl3_n_0\
    );
\mem_reg[2][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(50),
      Q => \mem_reg[2][50]_srl3_n_0\
    );
\mem_reg[2][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(51),
      Q => \mem_reg[2][51]_srl3_n_0\
    );
\mem_reg[2][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(52),
      Q => \mem_reg[2][52]_srl3_n_0\
    );
\mem_reg[2][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(53),
      Q => \mem_reg[2][53]_srl3_n_0\
    );
\mem_reg[2][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(54),
      Q => \mem_reg[2][54]_srl3_n_0\
    );
\mem_reg[2][55]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(55),
      Q => \mem_reg[2][55]_srl3_n_0\
    );
\mem_reg[2][56]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(56),
      Q => \mem_reg[2][56]_srl3_n_0\
    );
\mem_reg[2][57]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(57),
      Q => \mem_reg[2][57]_srl3_n_0\
    );
\mem_reg[2][58]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(58),
      Q => \mem_reg[2][58]_srl3_n_0\
    );
\mem_reg[2][59]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(59),
      Q => \mem_reg[2][59]_srl3_n_0\
    );
\mem_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(5),
      Q => \mem_reg[2][5]_srl3_n_0\
    );
\mem_reg[2][60]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(60),
      Q => \mem_reg[2][60]_srl3_n_0\
    );
\mem_reg[2][61]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(61),
      Q => \mem_reg[2][61]_srl3_n_0\
    );
\mem_reg[2][66]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[2][66]_srl3_n_0\
    );
\mem_reg[2][69]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[2][69]_srl3_n_0\
    );
\mem_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(6),
      Q => \mem_reg[2][6]_srl3_n_0\
    );
\mem_reg[2][70]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[2][70]_srl3_n_0\
    );
\mem_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(7),
      Q => \mem_reg[2][7]_srl3_n_0\
    );
\mem_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(8),
      Q => \mem_reg[2][8]_srl3_n_0\
    );
\mem_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[70]_4\(0),
      A1 => \dout_reg[70]_4\(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(9),
      Q => \mem_reg[2][9]_srl3_n_0\
    );
\tmp_len0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => S(1)
    );
\tmp_len0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      O => S(0)
    );
\tmp_len[6]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => D(0)
    );
\tmp_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^q\(64),
      I2 => \^q\(62),
      I3 => tmp_valid_reg_0,
      I4 => local_CHN_AWREADY,
      I5 => tmp_valid_reg,
      O => \dout_reg[69]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized1\ is
  port (
    \dout_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    push : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized1\ : entity is "top_kernel_sum_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized1\ is
  signal \mem_reg[30][0]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][10]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][11]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][12]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][13]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][14]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][15]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][17]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][18]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][19]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][1]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][20]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][21]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][22]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][23]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][25]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][26]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][27]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][28]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][29]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][2]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][30]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][31]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][32]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][33]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][34]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][35]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][3]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][4]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][5]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][6]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][7]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][8]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][9]_srl31_n_0\ : STD_LOGIC;
  signal \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[30][0]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[30][0]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][0]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][10]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][10]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][10]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][11]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][11]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][11]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][12]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][12]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][12]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][13]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][13]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][13]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][14]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][14]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][14]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][15]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][15]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][15]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][16]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][16]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][16]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][17]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][17]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][18]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][18]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][18]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][19]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][19]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][19]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][1]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][1]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][1]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][20]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][20]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][20]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][21]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][21]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][21]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][22]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][22]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][22]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][23]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][23]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][23]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][24]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][24]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][24]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][25]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][25]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][25]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][26]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][26]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][26]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][27]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][27]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][27]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][28]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][28]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][28]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][29]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][29]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][29]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][2]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][2]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][2]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][30]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][30]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][30]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][31]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][31]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][31]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][32]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][32]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][32]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][33]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][33]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][33]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][34]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][34]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][34]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][35]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][35]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][35]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][3]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][3]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][4]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][4]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][4]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][5]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][5]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][5]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][6]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][6]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][6]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][7]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][7]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][7]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][8]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][8]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][8]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][9]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][9]_srl31\ : label is "inst/\sum_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][9]_srl31 ";
begin
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][0]_srl31_n_0\,
      Q => \dout_reg[35]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][10]_srl31_n_0\,
      Q => \dout_reg[35]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][11]_srl31_n_0\,
      Q => \dout_reg[35]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][12]_srl31_n_0\,
      Q => \dout_reg[35]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][13]_srl31_n_0\,
      Q => \dout_reg[35]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][14]_srl31_n_0\,
      Q => \dout_reg[35]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][15]_srl31_n_0\,
      Q => \dout_reg[35]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][16]_srl31_n_0\,
      Q => \dout_reg[35]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][17]_srl31_n_0\,
      Q => \dout_reg[35]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][18]_srl31_n_0\,
      Q => \dout_reg[35]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][19]_srl31_n_0\,
      Q => \dout_reg[35]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][1]_srl31_n_0\,
      Q => \dout_reg[35]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][20]_srl31_n_0\,
      Q => \dout_reg[35]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][21]_srl31_n_0\,
      Q => \dout_reg[35]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][22]_srl31_n_0\,
      Q => \dout_reg[35]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][23]_srl31_n_0\,
      Q => \dout_reg[35]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][24]_srl31_n_0\,
      Q => \dout_reg[35]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][25]_srl31_n_0\,
      Q => \dout_reg[35]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][26]_srl31_n_0\,
      Q => \dout_reg[35]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][27]_srl31_n_0\,
      Q => \dout_reg[35]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][28]_srl31_n_0\,
      Q => \dout_reg[35]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][29]_srl31_n_0\,
      Q => \dout_reg[35]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][2]_srl31_n_0\,
      Q => \dout_reg[35]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][30]_srl31_n_0\,
      Q => \dout_reg[35]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][31]_srl31_n_0\,
      Q => \dout_reg[35]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][32]_srl31_n_0\,
      Q => \dout_reg[35]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][33]_srl31_n_0\,
      Q => \dout_reg[35]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][34]_srl31_n_0\,
      Q => \dout_reg[35]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][35]_srl31_n_0\,
      Q => \dout_reg[35]_0\(35),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][3]_srl31_n_0\,
      Q => \dout_reg[35]_0\(3),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][4]_srl31_n_0\,
      Q => \dout_reg[35]_0\(4),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][5]_srl31_n_0\,
      Q => \dout_reg[35]_0\(5),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][6]_srl31_n_0\,
      Q => \dout_reg[35]_0\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][7]_srl31_n_0\,
      Q => \dout_reg[35]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][8]_srl31_n_0\,
      Q => \dout_reg[35]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][9]_srl31_n_0\,
      Q => \dout_reg[35]_0\(9),
      R => SR(0)
    );
\mem_reg[30][0]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(0),
      Q => \mem_reg[30][0]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][10]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(10),
      Q => \mem_reg[30][10]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][11]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(11),
      Q => \mem_reg[30][11]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][12]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(12),
      Q => \mem_reg[30][12]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][13]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(13),
      Q => \mem_reg[30][13]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][14]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(14),
      Q => \mem_reg[30][14]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][15]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(15),
      Q => \mem_reg[30][15]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][16]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(16),
      Q => \mem_reg[30][16]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][17]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(17),
      Q => \mem_reg[30][17]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][18]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(18),
      Q => \mem_reg[30][18]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][19]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(19),
      Q => \mem_reg[30][19]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][1]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(1),
      Q => \mem_reg[30][1]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][20]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(20),
      Q => \mem_reg[30][20]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][21]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(21),
      Q => \mem_reg[30][21]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][22]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(22),
      Q => \mem_reg[30][22]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][23]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(23),
      Q => \mem_reg[30][23]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][24]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(24),
      Q => \mem_reg[30][24]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][25]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(25),
      Q => \mem_reg[30][25]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][26]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(26),
      Q => \mem_reg[30][26]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][27]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(27),
      Q => \mem_reg[30][27]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][28]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(28),
      Q => \mem_reg[30][28]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][29]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(29),
      Q => \mem_reg[30][29]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][2]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(2),
      Q => \mem_reg[30][2]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][30]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(30),
      Q => \mem_reg[30][30]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][31]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(31),
      Q => \mem_reg[30][31]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][32]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][32]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][33]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][33]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][34]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][34]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][35]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][35]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][3]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(3),
      Q => \mem_reg[30][3]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][4]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(4),
      Q => \mem_reg[30][4]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][5]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(5),
      Q => \mem_reg[30][5]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][6]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(6),
      Q => \mem_reg[30][6]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][7]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(7),
      Q => \mem_reg[30][7]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][8]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(8),
      Q => \mem_reg[30][8]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][9]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => Q(4 downto 0),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(9),
      Q => \mem_reg[30][9]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2\ is
  port (
    \pop_dout__0\ : out STD_LOGIC;
    \dout_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt1__0\ : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    valid_length : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_AWREADY : in STD_LOGIC;
    \num_data_cnt_reg[4]\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \num_data_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dout_vld_reg_2 : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC;
    dout_vld_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pop_dout__0_0\ : in STD_LOGIC;
    \num_data_cnt_reg[1]\ : in STD_LOGIC;
    sum_0_BVALID : in STD_LOGIC;
    icmp_ln11_reg_283_pp0_iter15_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    \num_data_cnt_reg[1]_0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2\ : entity is "top_kernel_sum_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \num_data_cnt1__0_0\ : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \^pop_dout__0\ : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__6\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4__2\ : label is "soft_lutpair393";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__7\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__6\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__6\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__1\ : label is "soft_lutpair392";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  dout_vld_reg <= \^dout_vld_reg\;
  \pop_dout__0\ <= \^pop_dout__0\;
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5D5D5D00000000"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => dout_vld_reg_2,
      I2 => \^dout_reg[0]_0\,
      I3 => ost_resp_info,
      I4 => dout_vld_reg_3(0),
      I5 => empty_n_reg_0,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => full_n_reg_1,
      I2 => dout_vld_reg_2,
      I3 => \^dout_reg[0]_0\,
      I4 => ost_resp_info,
      I5 => dout_vld_reg_3(0),
      O => empty_n_reg
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D005D005D00"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => full_n_reg_1,
      I2 => \^dout_vld_reg\,
      I3 => empty_n_reg_0,
      I4 => full_n_reg_0,
      I5 => next_wreq,
      O => dout_vld_reg_1
    );
\full_n_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => full_n_reg_0,
      I2 => full_n_reg_1,
      I3 => \^dout_vld_reg\,
      O => full_n_reg
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \num_data_cnt_reg[4]_0\(3),
      I1 => \num_data_cnt_reg[4]_0\(4),
      I2 => \num_data_cnt_reg[4]_0\(2),
      I3 => \num_data_cnt_reg[4]_0\(1),
      I4 => \num_data_cnt_reg[4]_0\(0),
      I5 => \num_data_cnt1__0_0\,
      O => \full_n1__4\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => p_17_in,
      I2 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(0)
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(1)
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      I3 => \mOutPtr_reg[4]\(3),
      I4 => \mOutPtr_reg[4]\(2),
      O => \mOutPtr_reg[0]\(2)
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878888"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => next_wreq,
      I2 => full_n_reg_1,
      I3 => \^dout_vld_reg\,
      I4 => empty_n_reg_0,
      O => E(0)
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(4),
      I5 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[0]\(3)
    );
\mOutPtr[4]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => dout_vld_reg_2,
      I2 => \^dout_reg[0]_0\,
      I3 => ost_resp_info,
      I4 => dout_vld_reg_3(0),
      O => \^dout_vld_reg\
    );
\mOutPtr[4]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880808"
    )
        port map (
      I0 => next_wreq,
      I1 => full_n_reg_0,
      I2 => empty_n_reg_0,
      I3 => \^dout_vld_reg\,
      I4 => full_n_reg_1,
      O => p_17_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^pop_dout__0\,
      CLK => ap_clk,
      D => valid_length,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => local_CHN_AWREADY,
      I1 => \num_data_cnt_reg[4]\,
      I2 => full_n_reg_0,
      I3 => wreq_valid,
      O => \^pop_dout__0\
    );
\num_data_cnt[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AAAAAA6A555555"
    )
        port map (
      I0 => \num_data_cnt_reg[4]_0\(0),
      I1 => full_n_reg_1,
      I2 => \^dout_vld_reg\,
      I3 => full_n_reg_0,
      I4 => next_wreq,
      I5 => \num_data_cnt_reg[4]_0\(1),
      O => \num_data_cnt_reg[0]\(0)
    );
\num_data_cnt[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7F7F788080808"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => dout_vld_reg_2,
      I2 => \^dout_reg[0]_0\,
      I3 => ost_resp_info,
      I4 => dout_vld_reg_3(0),
      I5 => \pop_dout__0_0\,
      O => dout_vld_reg_0(0)
    );
\num_data_cnt[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]_0\(0),
      I2 => \num_data_cnt_reg[4]_0\(2),
      I3 => \num_data_cnt_reg[4]_0\(1),
      O => \num_data_cnt_reg[0]\(1)
    );
\num_data_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => \num_data_cnt_reg[1]\,
      I2 => sum_0_BVALID,
      I3 => icmp_ln11_reg_283_pp0_iter15_reg,
      I4 => ap_enable_reg_pp0_iter16,
      I5 => \num_data_cnt_reg[1]_0\,
      O => \num_data_cnt1__0\
    );
\num_data_cnt[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]_0\(0),
      I2 => \num_data_cnt_reg[4]_0\(1),
      I3 => \num_data_cnt_reg[4]_0\(3),
      I4 => \num_data_cnt_reg[4]_0\(2),
      O => \num_data_cnt_reg[0]\(2)
    );
\num_data_cnt[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000B000B000"
    )
        port map (
      I0 => local_CHN_AWREADY,
      I1 => \num_data_cnt_reg[4]\,
      I2 => full_n_reg_0,
      I3 => wreq_valid,
      I4 => full_n_reg_1,
      I5 => \^dout_vld_reg\,
      O => s_ready_t_reg(0)
    );
\num_data_cnt[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]_0\(0),
      I2 => \num_data_cnt_reg[4]_0\(1),
      I3 => \num_data_cnt_reg[4]_0\(2),
      I4 => \num_data_cnt_reg[4]_0\(4),
      I5 => \num_data_cnt_reg[4]_0\(3),
      O => \num_data_cnt_reg[0]\(3)
    );
\num_data_cnt[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000880888088808"
    )
        port map (
      I0 => wreq_valid,
      I1 => full_n_reg_0,
      I2 => \num_data_cnt_reg[4]\,
      I3 => local_CHN_AWREADY,
      I4 => \^dout_vld_reg\,
      I5 => full_n_reg_1,
      O => \num_data_cnt1__0_0\
    );
\raddr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(0),
      I1 => empty_n_reg_0,
      I2 => p_17_in,
      I3 => Q(1),
      O => D(0)
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => p_17_in,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => p_13_in,
      I5 => raddr118_out,
      O => \raddr_reg[3]\(0)
    );
\raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => p_17_in,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
\raddr[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8A8A"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^dout_vld_reg\,
      I2 => full_n_reg_1,
      I3 => next_wreq,
      I4 => full_n_reg_0,
      O => p_13_in
    );
\raddr[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^dout_vld_reg\,
      I2 => full_n_reg_0,
      I3 => next_wreq,
      I4 => empty_n_reg_0,
      O => raddr118_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2_1\ is
  port (
    ost_resp_info : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2_1\ : entity is "top_kernel_sum_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2_1\ is
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \^ost_resp_info\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  ost_resp_info <= \^ost_resp_info\;
\dout[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => ursp_ready,
      I1 => wrsp_type,
      I2 => \^ost_resp_info\,
      I3 => dout_vld_reg(0),
      I4 => dout_vld_reg_0,
      I5 => empty_n_reg_0,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^ost_resp_info\,
      R => SR(0)
    );
\dout_vld_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => ursp_ready,
      I2 => wrsp_type,
      I3 => \^ost_resp_info\,
      I4 => dout_vld_reg_0,
      I5 => dout_vld_reg(0),
      O => empty_n_reg
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => pop,
      I2 => empty_n_reg_2,
      I3 => ost_ctrl_valid,
      I4 => empty_n_reg_0,
      O => full_n_reg
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized4\ is
  port (
    push : out STD_LOGIC;
    \dout_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[63]_1\ : in STD_LOGIC;
    \dout_reg[63]_2\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized4\ : entity is "top_kernel_sum_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized4\ is
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][37]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][37]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][38]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][38]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][39]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][39]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][40]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][40]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][41]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][41]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][42]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][42]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][43]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][43]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][44]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][44]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][45]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][45]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][46]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][46]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][47]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][47]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][48]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][48]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][49]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][49]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][50]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][50]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][51]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][51]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][52]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][52]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][53]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][53]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][54]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][54]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][55]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][55]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][56]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][56]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][57]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][57]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][58]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][58]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][59]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][59]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][60]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][60]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][61]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][61]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][62]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][62]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][63]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][63]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  push <= \^push\;
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg[63]_0\(8),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg[63]_0\(9),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg[63]_0\(10),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg[63]_0\(11),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg[63]_0\(12),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg[63]_0\(13),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg[63]_0\(14),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg[63]_0\(15),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg[63]_0\(16),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg[63]_0\(17),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg[63]_0\(18),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg[63]_0\(19),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg[63]_0\(20),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg[63]_0\(21),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg[63]_0\(22),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg[63]_0\(23),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg[63]_0\(24),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg[63]_0\(25),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg[63]_0\(26),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg[63]_0\(27),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg[63]_0\(0),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \dout_reg[63]_0\(28),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \dout_reg[63]_0\(29),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg[63]_0\(30),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg[63]_0\(31),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][34]_srl15_n_0\,
      Q => \dout_reg[63]_0\(32),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][35]_srl15_n_0\,
      Q => \dout_reg[63]_0\(33),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][36]_srl15_n_0\,
      Q => \dout_reg[63]_0\(34),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][37]_srl15_n_0\,
      Q => \dout_reg[63]_0\(35),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][38]_srl15_n_0\,
      Q => \dout_reg[63]_0\(36),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][39]_srl15_n_0\,
      Q => \dout_reg[63]_0\(37),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg[63]_0\(1),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][40]_srl15_n_0\,
      Q => \dout_reg[63]_0\(38),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][41]_srl15_n_0\,
      Q => \dout_reg[63]_0\(39),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][42]_srl15_n_0\,
      Q => \dout_reg[63]_0\(40),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][43]_srl15_n_0\,
      Q => \dout_reg[63]_0\(41),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][44]_srl15_n_0\,
      Q => \dout_reg[63]_0\(42),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][45]_srl15_n_0\,
      Q => \dout_reg[63]_0\(43),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][46]_srl15_n_0\,
      Q => \dout_reg[63]_0\(44),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][47]_srl15_n_0\,
      Q => \dout_reg[63]_0\(45),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][48]_srl15_n_0\,
      Q => \dout_reg[63]_0\(46),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][49]_srl15_n_0\,
      Q => \dout_reg[63]_0\(47),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg[63]_0\(2),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][50]_srl15_n_0\,
      Q => \dout_reg[63]_0\(48),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][51]_srl15_n_0\,
      Q => \dout_reg[63]_0\(49),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][52]_srl15_n_0\,
      Q => \dout_reg[63]_0\(50),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][53]_srl15_n_0\,
      Q => \dout_reg[63]_0\(51),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][54]_srl15_n_0\,
      Q => \dout_reg[63]_0\(52),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][55]_srl15_n_0\,
      Q => \dout_reg[63]_0\(53),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][56]_srl15_n_0\,
      Q => \dout_reg[63]_0\(54),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][57]_srl15_n_0\,
      Q => \dout_reg[63]_0\(55),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][58]_srl15_n_0\,
      Q => \dout_reg[63]_0\(56),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][59]_srl15_n_0\,
      Q => \dout_reg[63]_0\(57),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg[63]_0\(3),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][60]_srl15_n_0\,
      Q => \dout_reg[63]_0\(58),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][61]_srl15_n_0\,
      Q => \dout_reg[63]_0\(59),
      R => SR(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][62]_srl15_n_0\,
      Q => \dout_reg[63]_0\(60),
      R => SR(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][63]_srl15_n_0\,
      Q => \dout_reg[63]_0\(61),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg[63]_0\(4),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg[63]_0\(5),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg[63]_0\(6),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg[63]_0\(7),
      R => SR(0)
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[63]_1\,
      I1 => \dout_reg[63]_2\,
      O => \^push\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][34]_srl15_n_0\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][35]_srl15_n_0\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][36]_srl15_n_0\
    );
\mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][37]_srl15_n_0\
    );
\mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][38]_srl15_n_0\
    );
\mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[14][39]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[14][40]_srl15_n_0\
    );
\mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[14][41]_srl15_n_0\
    );
\mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[14][42]_srl15_n_0\
    );
\mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[14][43]_srl15_n_0\
    );
\mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[14][44]_srl15_n_0\
    );
\mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[14][45]_srl15_n_0\
    );
\mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[14][46]_srl15_n_0\
    );
\mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[14][47]_srl15_n_0\
    );
\mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[14][48]_srl15_n_0\
    );
\mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[14][49]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[14][50]_srl15_n_0\
    );
\mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[14][51]_srl15_n_0\
    );
\mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[14][52]_srl15_n_0\
    );
\mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[14][53]_srl15_n_0\
    );
\mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[14][54]_srl15_n_0\
    );
\mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[14][55]_srl15_n_0\
    );
\mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[14][56]_srl15_n_0\
    );
\mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[14][57]_srl15_n_0\
    );
\mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[14][58]_srl15_n_0\
    );
\mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[14][59]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[14][60]_srl15_n_0\
    );
\mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[14][61]_srl15_n_0\
    );
\mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[14][62]_srl15_n_0\
    );
\mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[14][63]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_sequential is
  port (
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n : out STD_LOGIC;
    m_axi_a_ARREADY_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \num_data_cnt_reg[1]\ : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    \num_data_cnt_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_sequential;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_sequential is
  signal B : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \could_multi_bursts.burst_addr[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_10_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_11_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_12_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_13_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_next\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.burst_len_plus1[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_2_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_7\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal end_from_4k1_carry_n_4 : STD_LOGIC;
  signal end_from_4k1_carry_n_5 : STD_LOGIC;
  signal end_from_4k1_carry_n_6 : STD_LOGIC;
  signal end_from_4k1_carry_n_7 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_0 : STD_LOGIC;
  signal last_sect_i_11_n_0 : STD_LOGIC;
  signal last_sect_i_12_n_0 : STD_LOGIC;
  signal last_sect_i_2_n_0 : STD_LOGIC;
  signal last_sect_i_3_n_0 : STD_LOGIC;
  signal last_sect_i_4_n_0 : STD_LOGIC;
  signal last_sect_i_5_n_0 : STD_LOGIC;
  signal last_sect_i_6_n_0 : STD_LOGIC;
  signal last_sect_i_7_n_0 : STD_LOGIC;
  signal last_sect_i_8_n_0 : STD_LOGIC;
  signal last_sect_i_9_n_0 : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_a_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 3 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_125 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[5]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_9_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_could_multi_bursts.burst_addr_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_from_4k1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_end_from_4k1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[16]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[24]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[32]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[32]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[40]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[40]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[48]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[48]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[56]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[56]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[63]_i_2\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[63]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[8]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[2]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_3\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of last_sect_buf_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair72";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  m_axi_a_ARADDR(61 downto 0) <= \^m_axi_a_araddr\(61 downto 0);
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(3),
      Q => beat_len(1),
      R => ap_rst_n_inv
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(6),
      Q => beat_len(4),
      R => ap_rst_n_inv
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(7),
      Q => beat_len(5),
      R => ap_rst_n_inv
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(8),
      Q => beat_len(6),
      R => ap_rst_n_inv
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(17),
      Q => beat_len(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(14),
      O => \could_multi_bursts.burst_addr[16]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(13),
      O => \could_multi_bursts.burst_addr[16]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(12),
      O => \could_multi_bursts.burst_addr[16]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(11),
      O => \could_multi_bursts.burst_addr[16]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(10),
      O => \could_multi_bursts.burst_addr[16]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(9),
      O => \could_multi_bursts.burst_addr[16]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(8),
      O => \could_multi_bursts.burst_addr[16]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(7),
      O => \could_multi_bursts.burst_addr[16]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(22),
      O => \could_multi_bursts.burst_addr[24]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(21),
      O => \could_multi_bursts.burst_addr[24]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(20),
      O => \could_multi_bursts.burst_addr[24]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(19),
      O => \could_multi_bursts.burst_addr[24]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(18),
      O => \could_multi_bursts.burst_addr[24]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(17),
      O => \could_multi_bursts.burst_addr[24]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(16),
      O => \could_multi_bursts.burst_addr[24]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(15),
      O => \could_multi_bursts.burst_addr[24]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(30),
      O => \could_multi_bursts.burst_addr[32]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(29),
      O => \could_multi_bursts.burst_addr[32]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(28),
      O => \could_multi_bursts.burst_addr[32]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(27),
      O => \could_multi_bursts.burst_addr[32]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(26),
      O => \could_multi_bursts.burst_addr[32]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(25),
      O => \could_multi_bursts.burst_addr[32]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(24),
      O => \could_multi_bursts.burst_addr[32]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(23),
      O => \could_multi_bursts.burst_addr[32]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(38),
      O => \could_multi_bursts.burst_addr[40]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(37),
      O => \could_multi_bursts.burst_addr[40]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(36),
      O => \could_multi_bursts.burst_addr[40]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(35),
      O => \could_multi_bursts.burst_addr[40]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(34),
      O => \could_multi_bursts.burst_addr[40]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(33),
      O => \could_multi_bursts.burst_addr[40]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(32),
      O => \could_multi_bursts.burst_addr[40]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(31),
      O => \could_multi_bursts.burst_addr[40]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(46),
      O => \could_multi_bursts.burst_addr[48]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(45),
      O => \could_multi_bursts.burst_addr[48]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(44),
      O => \could_multi_bursts.burst_addr[48]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(43),
      O => \could_multi_bursts.burst_addr[48]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(42),
      O => \could_multi_bursts.burst_addr[48]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(41),
      O => \could_multi_bursts.burst_addr[48]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(40),
      O => \could_multi_bursts.burst_addr[48]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(39),
      O => \could_multi_bursts.burst_addr[48]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(54),
      O => \could_multi_bursts.burst_addr[56]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(53),
      O => \could_multi_bursts.burst_addr[56]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(52),
      O => \could_multi_bursts.burst_addr[56]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(51),
      O => \could_multi_bursts.burst_addr[56]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(50),
      O => \could_multi_bursts.burst_addr[56]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(49),
      O => \could_multi_bursts.burst_addr[56]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(48),
      O => \could_multi_bursts.burst_addr[56]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(47),
      O => \could_multi_bursts.burst_addr[56]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_a_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => ost_ctrl_valid
    );
\could_multi_bursts.burst_addr[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(61),
      O => \could_multi_bursts.burst_addr[63]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(60),
      O => \could_multi_bursts.burst_addr[63]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(59),
      O => \could_multi_bursts.burst_addr[63]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(58),
      O => \could_multi_bursts.burst_addr[63]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(57),
      O => \could_multi_bursts.burst_addr[63]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(56),
      O => \could_multi_bursts.burst_addr[63]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(55),
      O => \could_multi_bursts.burst_addr[63]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(5),
      I1 => \^m_axi_a_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.burst_addr[8]_i_10_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(4),
      I1 => \^m_axi_a_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.burst_addr[8]_i_11_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(3),
      I1 => \^m_axi_a_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.burst_addr[8]_i_12_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(2),
      I1 => \^m_axi_a_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.burst_addr[8]_i_13_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(6),
      O => \could_multi_bursts.burst_addr[8]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_a_araddr\(5),
      O => \could_multi_bursts.burst_addr[8]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(6),
      I1 => \^m_axi_a_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.burst_addr[8]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_14\,
      Q => \^m_axi_a_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_13\,
      Q => \^m_axi_a_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_12\,
      Q => \^m_axi_a_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_11\,
      Q => \^m_axi_a_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_10\,
      Q => \^m_axi_a_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_9\,
      Q => \^m_axi_a_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_8\,
      Q => \^m_axi_a_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[16]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[16]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[16]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[16]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[16]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[16]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[16]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[16]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[16]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_15\,
      Q => \^m_axi_a_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_14\,
      Q => \^m_axi_a_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_13\,
      Q => \^m_axi_a_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_12\,
      Q => \^m_axi_a_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_11\,
      Q => \^m_axi_a_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_10\,
      Q => \^m_axi_a_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_9\,
      Q => \^m_axi_a_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1_n_8\,
      Q => \^m_axi_a_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[24]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[24]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[24]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[24]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[24]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[24]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[24]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[24]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[24]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_15\,
      Q => \^m_axi_a_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_14\,
      Q => \^m_axi_a_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_13\,
      Q => \^m_axi_a_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_12\,
      Q => \^m_axi_a_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_11\,
      Q => \^m_axi_a_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_14\,
      Q => \^m_axi_a_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_10\,
      Q => \^m_axi_a_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_9\,
      Q => \^m_axi_a_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1_n_8\,
      Q => \^m_axi_a_araddr\(30),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[32]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[32]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[32]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[32]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[32]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[32]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[32]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[32]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[32]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_15\,
      Q => \^m_axi_a_araddr\(31),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_14\,
      Q => \^m_axi_a_araddr\(32),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_13\,
      Q => \^m_axi_a_araddr\(33),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_12\,
      Q => \^m_axi_a_araddr\(34),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_11\,
      Q => \^m_axi_a_araddr\(35),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_10\,
      Q => \^m_axi_a_araddr\(36),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_9\,
      Q => \^m_axi_a_araddr\(37),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_13\,
      Q => \^m_axi_a_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1_n_8\,
      Q => \^m_axi_a_araddr\(38),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[40]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[40]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[40]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[40]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[40]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[40]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[40]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[40]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[40]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_15\,
      Q => \^m_axi_a_araddr\(39),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_14\,
      Q => \^m_axi_a_araddr\(40),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_13\,
      Q => \^m_axi_a_araddr\(41),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_12\,
      Q => \^m_axi_a_araddr\(42),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_11\,
      Q => \^m_axi_a_araddr\(43),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_10\,
      Q => \^m_axi_a_araddr\(44),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_9\,
      Q => \^m_axi_a_araddr\(45),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1_n_8\,
      Q => \^m_axi_a_araddr\(46),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[48]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[48]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[48]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[48]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[48]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[48]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[48]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[48]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[48]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_15\,
      Q => \^m_axi_a_araddr\(47),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_12\,
      Q => \^m_axi_a_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_14\,
      Q => \^m_axi_a_araddr\(48),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_13\,
      Q => \^m_axi_a_araddr\(49),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_12\,
      Q => \^m_axi_a_araddr\(50),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_11\,
      Q => \^m_axi_a_araddr\(51),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_10\,
      Q => \^m_axi_a_araddr\(52),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_9\,
      Q => \^m_axi_a_araddr\(53),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1_n_8\,
      Q => \^m_axi_a_araddr\(54),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[56]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[56]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[56]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[56]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[56]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[56]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[56]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[56]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[56]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_15\,
      Q => \^m_axi_a_araddr\(55),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_14\,
      Q => \^m_axi_a_araddr\(56),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_13\,
      Q => \^m_axi_a_araddr\(57),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_11\,
      Q => \^m_axi_a_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_12\,
      Q => \^m_axi_a_araddr\(58),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_11\,
      Q => \^m_axi_a_araddr\(59),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_10\,
      Q => \^m_axi_a_araddr\(60),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2_n_9\,
      Q => \^m_axi_a_araddr\(61),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[63]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[56]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED\(7),
      O(6) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[63]_i_2_n_15\,
      S(7) => '0',
      S(6) => \could_multi_bursts.burst_addr[63]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[63]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[63]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[63]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[63]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[63]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[63]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_10\,
      Q => \^m_axi_a_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_9\,
      Q => \^m_axi_a_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1_n_8\,
      Q => \^m_axi_a_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \could_multi_bursts.burst_addr[8]_i_2_n_0\,
      DI(4) => \could_multi_bursts.burst_addr[8]_i_3_n_0\,
      DI(3) => \could_multi_bursts.burst_addr[8]_i_4_n_0\,
      DI(2) => \could_multi_bursts.burst_addr[8]_i_5_n_0\,
      DI(1) => \could_multi_bursts.burst_addr[8]_i_6_n_0\,
      DI(0) => '0',
      O(7) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[8]_i_1_n_14\,
      O(0) => \NLW_could_multi_bursts.burst_addr_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \could_multi_bursts.burst_addr[8]_i_7_n_0\,
      S(6) => \could_multi_bursts.burst_addr[8]_i_8_n_0\,
      S(5) => \could_multi_bursts.burst_addr[8]_i_9_n_0\,
      S(4) => \could_multi_bursts.burst_addr[8]_i_10_n_0\,
      S(3) => \could_multi_bursts.burst_addr[8]_i_11_n_0\,
      S(2) => \could_multi_bursts.burst_addr[8]_i_12_n_0\,
      S(1) => \could_multi_bursts.burst_addr[8]_i_13_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.burst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1_n_15\,
      Q => \^m_axi_a_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(0)
    );
\could_multi_bursts.burst_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(1)
    );
\could_multi_bursts.burst_len[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(2)
    );
\could_multi_bursts.burst_len[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(3)
    );
\could_multi_bursts.burst_len_plus1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.burst_len_plus1[0]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_plus1[1]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48888888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.burst_len_plus1[3]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3333333"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.burst_len_plus1[4]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[0]_i_1_n_0\,
      Q => B(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[1]_i_1_n_0\,
      Q => B(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0\,
      Q => B(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[3]_i_1_n_0\,
      Q => B(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[4]_i_1_n_0\,
      Q => B(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(0),
      Q => m_axi_a_ARLEN(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(1),
      Q => m_axi_a_ARLEN(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(2),
      Q => m_axi_a_ARLEN(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(3),
      Q => m_axi_a_ARLEN(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_valid_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => m_axi_a_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.burst_valid_i_2_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_2_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_loop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2_n_0\,
      I1 => \could_multi_bursts.last_loop_i_3_n_0\,
      I2 => \could_multi_bursts.loop_cnt[2]_i_2_n_0\,
      I3 => \could_multi_bursts.loop_cnt[5]_i_5_n_0\,
      I4 => \could_multi_bursts.loop_cnt[0]_i_2_n_0\,
      I5 => \could_multi_bursts.loop_cnt[1]_i_2_n_0\,
      O => \could_multi_bursts.last_loop_i_1_n_0\
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rs_req_n_2,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I5 => \could_multi_bursts.last_loop_i_4_n_0\,
      O => \could_multi_bursts.last_loop_i_2_n_0\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFECCFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_3_n_0\,
      I1 => rs_req_n_2,
      I2 => \could_multi_bursts.last_loop_i_5_n_0\,
      I3 => rs_req_n_123,
      I4 => beat_len(9),
      O => \could_multi_bursts.last_loop_i_3_n_0\
    );
\could_multi_bursts.last_loop_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      O => \could_multi_bursts.last_loop_i_4_n_0\
    );
\could_multi_bursts.last_loop_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBCB"
    )
        port map (
      I0 => end_from_4k(7),
      I1 => last_sect_reg_n_0,
      I2 => first_sect_reg_n_0,
      I3 => start_to_4k(7),
      O => \could_multi_bursts.last_loop_i_5_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[0]_i_2_n_0\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => rs_req_n_2,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444474444774744"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_123,
      I2 => end_from_4k(4),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => \could_multi_bursts.loop_cnt[0]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => rs_req_n_2,
      I3 => \could_multi_bursts.loop_cnt[1]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => rs_req_n_123,
      I2 => end_from_4k(5),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => \could_multi_bursts.loop_cnt[1]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => rs_req_n_2,
      I4 => \could_multi_bursts.loop_cnt[2]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => rs_req_n_123,
      I2 => end_from_4k(6),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => \could_multi_bursts.loop_cnt[2]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => rs_req_n_2,
      I5 => \could_multi_bursts.loop_cnt[3]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => rs_req_n_123,
      I2 => end_from_4k(7),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => \could_multi_bursts.loop_cnt[3]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3_n_0\,
      I2 => rs_req_n_2,
      I3 => beat_len(9),
      I4 => rs_req_n_123,
      I5 => \could_multi_bursts.loop_cnt[4]_i_3_n_0\,
      O => \could_multi_bursts.loop_cnt[4]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBCB"
    )
        port map (
      I0 => end_from_4k(8),
      I1 => last_sect_reg_n_0,
      I2 => first_sect_reg_n_0,
      I3 => start_to_4k(8),
      O => \could_multi_bursts.loop_cnt[4]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF00AAAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => m_axi_a_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => ost_ctrl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I2 => \could_multi_bursts.loop_cnt[5]_i_3_n_0\,
      I3 => rs_req_n_2,
      I4 => \could_multi_bursts.loop_cnt[5]_i_5_n_0\,
      O => \could_multi_bursts.loop_cnt[5]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => rs_req_n_123,
      I2 => end_from_4k(9),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => \could_multi_bursts.loop_cnt[5]_i_5_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFFAAAAAAAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => m_axi_a_ARREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => ost_ctrl_ready,
      I5 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.sect_handling_i_1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => ap_rst_n_inv
    );
end_from_4k1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => end_from_4k1_carry_n_0,
      CO(6) => end_from_4k1_carry_n_1,
      CO(5) => end_from_4k1_carry_n_2,
      CO(4) => end_from_4k1_carry_n_3,
      CO(3) => end_from_4k1_carry_n_4,
      CO(2) => end_from_4k1_carry_n_5,
      CO(1) => end_from_4k1_carry_n_6,
      CO(0) => end_from_4k1_carry_n_7,
      DI(7) => rs_req_n_115,
      DI(6) => rs_req_n_116,
      DI(5) => rs_req_n_117,
      DI(4) => rs_req_n_118,
      DI(3) => rs_req_n_119,
      DI(2) => rs_req_n_120,
      DI(1) => rs_req_n_121,
      DI(0) => rs_req_n_122,
      O(7 downto 0) => end_from_4k1(9 downto 2),
      S(7) => rs_req_n_146,
      S(6) => rs_req_n_147,
      S(5) => rs_req_n_148,
      S(4) => rs_req_n_149,
      S(3) => rs_req_n_150,
      S(2) => rs_req_n_151,
      S(1) => rs_req_n_152,
      S(0) => rs_req_n_153
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => end_from_4k1_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_end_from_4k1_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \end_from_4k1_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => rs_req_n_114,
      O(7 downto 2) => \NLW_end_from_4k1_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => end_from_4k1(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => rs_req_n_154,
      S(0) => rs_req_n_155
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => ap_rst_n_inv
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000000000000"
    )
        port map (
      I0 => m_axi_a_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => local_BURST_RREADY,
      I5 => \num_data_cnt_reg[0]\,
      O => full_n
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_sect_reg_n_0,
      I1 => rs_req_n_123,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => ap_rst_n_inv
    );
last_sect_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total(6),
      I2 => sect_total_buf_reg(12),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(12),
      O => last_sect_i_10_n_0
    );
last_sect_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => sect_total(14),
      I2 => sect_total_buf_reg(15),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(15),
      O => last_sect_i_11_n_0
    );
last_sect_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => sect_total(7),
      I2 => sect_total_buf_reg(11),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(11),
      O => last_sect_i_12_n_0
    );
last_sect_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => last_sect_i_3_n_0,
      I1 => last_sect_i_4_n_0,
      I2 => last_sect_i_5_n_0,
      I3 => last_sect_i_6_n_0,
      I4 => last_sect_i_7_n_0,
      O => last_sect_i_2_n_0
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      I3 => sect_total(3),
      I4 => sect_total_buf_reg(3),
      I5 => last_sect_i_8_n_0,
      O => last_sect_i_3_n_0
    );
last_sect_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      I3 => sect_total(4),
      I4 => sect_total_buf_reg(4),
      I5 => last_sect_i_9_n_0,
      O => last_sect_i_4_n_0
    );
last_sect_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      I3 => sect_total(19),
      I4 => sect_total_buf_reg(19),
      I5 => last_sect_i_10_n_0,
      O => last_sect_i_5_n_0
    );
last_sect_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      I3 => sect_total(13),
      I4 => sect_total_buf_reg(13),
      I5 => last_sect_i_11_n_0,
      O => last_sect_i_6_n_0
    );
last_sect_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      I3 => sect_total(1),
      I4 => sect_total_buf_reg(1),
      I5 => last_sect_i_12_n_0,
      O => last_sect_i_7_n_0
    );
last_sect_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => sect_total(8),
      I2 => sect_total_buf_reg(10),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(10),
      O => last_sect_i_8_n_0
    );
last_sect_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => sect_total(5),
      I2 => sect_total_buf_reg(18),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(18),
      O => last_sect_i_9_n_0
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_1,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_n_0\,
      I1 => ost_ctrl_ready,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_a_ARREADY,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \num_data_cnt_reg[1]\,
      I1 => m_axi_a_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => ost_ctrl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => full_n_reg
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
\num_data_cnt[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000B000B000"
    )
        port map (
      I0 => m_axi_a_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => local_BURST_RREADY,
      I5 => \num_data_cnt_reg[0]\,
      O => E(0)
    );
\num_data_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B000B000B000"
    )
        port map (
      I0 => m_axi_a_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => local_BURST_RREADY,
      I5 => \num_data_cnt_reg[0]\,
      O => m_axi_a_ARREADY_0
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_125,
      Q => req_handling_reg_n_0,
      R => ap_rst_n_inv
    );
rs_req: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice
     port map (
      D(51) => rs_req_n_4,
      D(50) => rs_req_n_5,
      D(49) => rs_req_n_6,
      D(48) => rs_req_n_7,
      D(47) => rs_req_n_8,
      D(46) => rs_req_n_9,
      D(45) => rs_req_n_10,
      D(44) => rs_req_n_11,
      D(43) => rs_req_n_12,
      D(42) => rs_req_n_13,
      D(41) => rs_req_n_14,
      D(40) => rs_req_n_15,
      D(39) => rs_req_n_16,
      D(38) => rs_req_n_17,
      D(37) => rs_req_n_18,
      D(36) => rs_req_n_19,
      D(35) => rs_req_n_20,
      D(34) => rs_req_n_21,
      D(33) => rs_req_n_22,
      D(32) => rs_req_n_23,
      D(31) => rs_req_n_24,
      D(30) => rs_req_n_25,
      D(29) => rs_req_n_26,
      D(28) => rs_req_n_27,
      D(27) => rs_req_n_28,
      D(26) => rs_req_n_29,
      D(25) => rs_req_n_30,
      D(24) => rs_req_n_31,
      D(23) => rs_req_n_32,
      D(22) => rs_req_n_33,
      D(21) => rs_req_n_34,
      D(20) => rs_req_n_35,
      D(19) => rs_req_n_36,
      D(18) => rs_req_n_37,
      D(17) => rs_req_n_38,
      D(16) => rs_req_n_39,
      D(15) => rs_req_n_40,
      D(14) => rs_req_n_41,
      D(13) => rs_req_n_42,
      D(12) => rs_req_n_43,
      D(11) => rs_req_n_44,
      D(10) => rs_req_n_45,
      D(9) => rs_req_n_46,
      D(8) => rs_req_n_47,
      D(7) => rs_req_n_48,
      D(6) => rs_req_n_49,
      D(5) => rs_req_n_50,
      D(4) => rs_req_n_51,
      D(3) => rs_req_n_52,
      D(2) => rs_req_n_53,
      D(1) => rs_req_n_54,
      D(0) => rs_req_n_55,
      E(0) => first_sect,
      Q(66) => p_1_in(17),
      Q(65 downto 63) => p_1_in(8 downto 6),
      Q(62) => p_1_in(3),
      Q(61) => rs_req_n_61,
      Q(60) => rs_req_n_62,
      Q(59) => rs_req_n_63,
      Q(58) => rs_req_n_64,
      Q(57) => rs_req_n_65,
      Q(56) => rs_req_n_66,
      Q(55) => rs_req_n_67,
      Q(54) => rs_req_n_68,
      Q(53) => rs_req_n_69,
      Q(52) => rs_req_n_70,
      Q(51) => rs_req_n_71,
      Q(50) => rs_req_n_72,
      Q(49) => rs_req_n_73,
      Q(48) => rs_req_n_74,
      Q(47) => rs_req_n_75,
      Q(46) => rs_req_n_76,
      Q(45) => rs_req_n_77,
      Q(44) => rs_req_n_78,
      Q(43) => rs_req_n_79,
      Q(42) => rs_req_n_80,
      Q(41) => rs_req_n_81,
      Q(40) => rs_req_n_82,
      Q(39) => rs_req_n_83,
      Q(38) => rs_req_n_84,
      Q(37) => rs_req_n_85,
      Q(36) => rs_req_n_86,
      Q(35) => rs_req_n_87,
      Q(34) => rs_req_n_88,
      Q(33) => rs_req_n_89,
      Q(32) => rs_req_n_90,
      Q(31) => rs_req_n_91,
      Q(30) => rs_req_n_92,
      Q(29) => rs_req_n_93,
      Q(28) => rs_req_n_94,
      Q(27) => rs_req_n_95,
      Q(26) => rs_req_n_96,
      Q(25) => rs_req_n_97,
      Q(24) => rs_req_n_98,
      Q(23) => rs_req_n_99,
      Q(22) => rs_req_n_100,
      Q(21) => rs_req_n_101,
      Q(20) => rs_req_n_102,
      Q(19) => rs_req_n_103,
      Q(18) => rs_req_n_104,
      Q(17) => rs_req_n_105,
      Q(16) => rs_req_n_106,
      Q(15) => rs_req_n_107,
      Q(14) => rs_req_n_108,
      Q(13) => rs_req_n_109,
      Q(12) => rs_req_n_110,
      Q(11) => rs_req_n_111,
      Q(10) => rs_req_n_112,
      Q(9) => rs_req_n_113,
      Q(8) => rs_req_n_114,
      Q(7) => rs_req_n_115,
      Q(6) => rs_req_n_116,
      Q(5) => rs_req_n_117,
      Q(4) => rs_req_n_118,
      Q(3) => rs_req_n_119,
      Q(2) => rs_req_n_120,
      Q(1) => rs_req_n_121,
      Q(0) => rs_req_n_122,
      S(7) => \sect_total[5]_i_5_n_0\,
      S(6) => \sect_total[5]_i_6_n_0\,
      S(5) => \sect_total[5]_i_7_n_0\,
      S(4) => \sect_total[5]_i_8_n_0\,
      S(3) => \sect_total[5]_i_9_n_0\,
      S(2) => \sect_total[5]_i_10_n_0\,
      S(1) => \sect_total[5]_i_11_n_0\,
      S(0) => \sect_total[5]_i_12_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_1,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.last_loop_reg\ => rs_req_n_2,
      \could_multi_bursts.loop_cnt[4]_i_2_0\(19 downto 0) => sect_total(19 downto 0),
      \data_p1_reg[11]_0\(1) => rs_req_n_154,
      \data_p1_reg[11]_0\(0) => rs_req_n_155,
      \data_p1_reg[81]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p1_reg[9]_0\(7) => rs_req_n_146,
      \data_p1_reg[9]_0\(6) => rs_req_n_147,
      \data_p1_reg[9]_0\(5) => rs_req_n_148,
      \data_p1_reg[9]_0\(4) => rs_req_n_149,
      \data_p1_reg[9]_0\(3) => rs_req_n_150,
      \data_p1_reg[9]_0\(2) => rs_req_n_151,
      \data_p1_reg[9]_0\(1) => rs_req_n_152,
      \data_p1_reg[9]_0\(0) => rs_req_n_153,
      \data_p2_reg[81]_0\(66 downto 0) => D(66 downto 0),
      last_sect_reg => rs_req_n_125,
      last_sect_reg_0 => last_sect_reg_n_0,
      last_sect_reg_1 => last_sect_i_2_n_0,
      last_sect_reg_2 => \could_multi_bursts.last_loop_reg_n_0\,
      last_sect_reg_3 => \^could_multi_bursts.burst_valid_reg_0\,
      last_sect_reg_4 => \could_multi_bursts.sect_handling_reg_n_0\,
      local_CHN_ARVALID => local_CHN_ARVALID,
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      req_handling_reg => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total_reg[5]\(1) => \sect_total[5]_i_3_n_0\,
      \sect_total_reg[5]\(0) => \sect_total[5]_i_4_n_0\,
      \sect_total_reg[8]\ => rs_req_n_123
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => rs_req_n_2,
      I1 => first_sect_reg_n_0,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A222222222"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => m_axi_a_ARREADY,
      I5 => \could_multi_bursts.last_loop_reg_n_0\,
      O => p_15_in
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt(0),
      CI_TOP => '0',
      CO(7) => sect_cnt0_carry_n_0,
      CO(6) => sect_cnt0_carry_n_1,
      CO(5) => sect_cnt0_carry_n_2,
      CO(4) => sect_cnt0_carry_n_3,
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(8 downto 1),
      S(7 downto 0) => sect_cnt(8 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__0_n_0\,
      CO(6) => \sect_cnt0_carry__0_n_1\,
      CO(5) => \sect_cnt0_carry__0_n_2\,
      CO(4) => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(16 downto 9),
      S(7 downto 0) => sect_cnt(16 downto 9)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__1_n_0\,
      CO(6) => \sect_cnt0_carry__1_n_1\,
      CO(5) => \sect_cnt0_carry__1_n_2\,
      CO(4) => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(24 downto 17),
      S(7 downto 0) => sect_cnt(24 downto 17)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__2_n_0\,
      CO(6) => \sect_cnt0_carry__2_n_1\,
      CO(5) => \sect_cnt0_carry__2_n_2\,
      CO(4) => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(32 downto 25),
      S(7 downto 0) => sect_cnt(32 downto 25)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__3_n_0\,
      CO(6) => \sect_cnt0_carry__3_n_1\,
      CO(5) => \sect_cnt0_carry__3_n_2\,
      CO(4) => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(40 downto 33),
      S(7 downto 0) => sect_cnt(40 downto 33)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__4_n_0\,
      CO(6) => \sect_cnt0_carry__4_n_1\,
      CO(5) => \sect_cnt0_carry__4_n_2\,
      CO(4) => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(48 downto 41),
      S(7 downto 0) => sect_cnt(48 downto 41)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt0_carry__5_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt0_carry__5_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(0),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(10),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(11),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(12),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(13),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(14),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(15),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(16),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(17),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(18),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(19),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(1),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(20),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(21),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(22),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(23),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(24),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(25),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(26),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(27),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(28),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(29),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(2),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(30),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(31),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(32),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(33),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(34),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(35),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(36),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(37),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(38),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(39),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(3),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(40),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(41),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(42),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(43),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(44),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(45),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(46),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(47),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(48),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(49),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(4),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_5,
      Q => sect_cnt(50),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_4,
      Q => sect_cnt(51),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(5),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(6),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(7),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(8),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(9),
      R => ap_rst_n_inv
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => rs_req_n_123,
      I2 => end_from_4k(0),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => rs_req_n_123,
      I2 => end_from_4k(1),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_123,
      I2 => end_from_4k(2),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_123,
      I2 => end_from_4k(3),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\sect_total[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_120,
      O => \sect_total[5]_i_10_n_0\
    );
\sect_total[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_121,
      O => \sect_total[5]_i_11_n_0\
    );
\sect_total[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_122,
      O => \sect_total[5]_i_12_n_0\
    );
\sect_total[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_113,
      O => \sect_total[5]_i_3_n_0\
    );
\sect_total[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_114,
      O => \sect_total[5]_i_4_n_0\
    );
\sect_total[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_115,
      O => \sect_total[5]_i_5_n_0\
    );
\sect_total[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => rs_req_n_116,
      O => \sect_total[5]_i_6_n_0\
    );
\sect_total[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_117,
      O => \sect_total[5]_i_7_n_0\
    );
\sect_total[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_118,
      O => \sect_total[5]_i_8_n_0\
    );
\sect_total[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_119,
      O => \sect_total[5]_i_9_n_0\
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(7),
      O => \sect_total_buf[0]_i_2_n_0\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(6),
      O => \sect_total_buf[0]_i_3_n_0\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(5),
      O => \sect_total_buf[0]_i_4_n_0\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(4),
      O => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(3),
      O => \sect_total_buf[0]_i_6_n_0\
    );
\sect_total_buf[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(2),
      O => \sect_total_buf[0]_i_7_n_0\
    );
\sect_total_buf[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(1),
      O => \sect_total_buf[0]_i_8_n_0\
    );
\sect_total_buf[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(0),
      O => \sect_total_buf[0]_i_9_n_0\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(19),
      O => \sect_total_buf[16]_i_2_n_0\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(18),
      O => \sect_total_buf[16]_i_3_n_0\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(17),
      O => \sect_total_buf[16]_i_4_n_0\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(16),
      O => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(15),
      O => \sect_total_buf[8]_i_2_n_0\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(14),
      O => \sect_total_buf[8]_i_3_n_0\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(13),
      O => \sect_total_buf[8]_i_4_n_0\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(12),
      O => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(11),
      O => \sect_total_buf[8]_i_6_n_0\
    );
\sect_total_buf[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(10),
      O => \sect_total_buf[8]_i_7_n_0\
    );
\sect_total_buf[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(9),
      O => \sect_total_buf[8]_i_8_n_0\
    );
\sect_total_buf[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(8),
      O => \sect_total_buf[8]_i_9_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_15\,
      Q => sect_total_buf_reg(0),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(6) => \sect_total_buf_reg[0]_i_1_n_1\,
      CO(5) => \sect_total_buf_reg[0]_i_1_n_2\,
      CO(4) => \sect_total_buf_reg[0]_i_1_n_3\,
      CO(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \sect_total_buf_reg[0]_i_1_n_8\,
      O(6) => \sect_total_buf_reg[0]_i_1_n_9\,
      O(5) => \sect_total_buf_reg[0]_i_1_n_10\,
      O(4) => \sect_total_buf_reg[0]_i_1_n_11\,
      O(3) => \sect_total_buf_reg[0]_i_1_n_12\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_13\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_14\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_15\,
      S(7) => \sect_total_buf[0]_i_2_n_0\,
      S(6) => \sect_total_buf[0]_i_3_n_0\,
      S(5) => \sect_total_buf[0]_i_4_n_0\,
      S(4) => \sect_total_buf[0]_i_5_n_0\,
      S(3) => \sect_total_buf[0]_i_6_n_0\,
      S(2) => \sect_total_buf[0]_i_7_n_0\,
      S(1) => \sect_total_buf[0]_i_8_n_0\,
      S(0) => \sect_total_buf[0]_i_9_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_13\,
      Q => sect_total_buf_reg(10),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_12\,
      Q => sect_total_buf_reg(11),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_11\,
      Q => sect_total_buf_reg(12),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_10\,
      Q => sect_total_buf_reg(13),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_9\,
      Q => sect_total_buf_reg(14),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_8\,
      Q => sect_total_buf_reg(15),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_15\,
      Q => sect_total_buf_reg(16),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000111",
      O(7 downto 4) => \NLW_sect_total_buf_reg[16]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \sect_total_buf_reg[16]_i_1_n_12\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_13\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_14\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_15\,
      S(7 downto 4) => B"0000",
      S(3) => \sect_total_buf[16]_i_2_n_0\,
      S(2) => \sect_total_buf[16]_i_3_n_0\,
      S(1) => \sect_total_buf[16]_i_4_n_0\,
      S(0) => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_14\,
      Q => sect_total_buf_reg(17),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_13\,
      Q => sect_total_buf_reg(18),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_12\,
      Q => sect_total_buf_reg(19),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_14\,
      Q => sect_total_buf_reg(1),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_13\,
      Q => sect_total_buf_reg(2),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_12\,
      Q => sect_total_buf_reg(3),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_11\,
      Q => sect_total_buf_reg(4),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_10\,
      Q => sect_total_buf_reg(5),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_9\,
      Q => sect_total_buf_reg(6),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_8\,
      Q => sect_total_buf_reg(7),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_15\,
      Q => sect_total_buf_reg(8),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(6) => \sect_total_buf_reg[8]_i_1_n_1\,
      CO(5) => \sect_total_buf_reg[8]_i_1_n_2\,
      CO(4) => \sect_total_buf_reg[8]_i_1_n_3\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \sect_total_buf_reg[8]_i_1_n_8\,
      O(6) => \sect_total_buf_reg[8]_i_1_n_9\,
      O(5) => \sect_total_buf_reg[8]_i_1_n_10\,
      O(4) => \sect_total_buf_reg[8]_i_1_n_11\,
      O(3) => \sect_total_buf_reg[8]_i_1_n_12\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_13\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_14\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_15\,
      S(7) => \sect_total_buf[8]_i_2_n_0\,
      S(6) => \sect_total_buf[8]_i_3_n_0\,
      S(5) => \sect_total_buf[8]_i_4_n_0\,
      S(4) => \sect_total_buf[8]_i_5_n_0\,
      S(3) => \sect_total_buf[8]_i_6_n_0\,
      S(2) => \sect_total_buf[8]_i_7_n_0\,
      S(1) => \sect_total_buf[8]_i_8_n_0\,
      S(0) => \sect_total_buf[8]_i_9_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_14\,
      Q => sect_total_buf_reg(9),
      R => ap_rst_n_inv
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => ap_rst_n_inv
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => ap_rst_n_inv
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => ap_rst_n_inv
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => ap_rst_n_inv
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => ap_rst_n_inv
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => ap_rst_n_inv
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => ap_rst_n_inv
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => ap_rst_n_inv
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => ap_rst_n_inv
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => ap_rst_n_inv
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => ap_rst_n_inv
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => ap_rst_n_inv
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => ap_rst_n_inv
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => ap_rst_n_inv
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => ap_rst_n_inv
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => ap_rst_n_inv
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => ap_rst_n_inv
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => ap_rst_n_inv
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => ap_rst_n_inv
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_122,
      Q => \start_addr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[35]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[36]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[37]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[40]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[41]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[42]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[43]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[44]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[45]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[46]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[47]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[50]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[51]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[52]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[53]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[54]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[55]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[56]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[57]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[58]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[59]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[60]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[61]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[62]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[63]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_122,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo is
  port (
    a_0_ARREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[70]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^a_0_arready\ : STD_LOGIC;
  signal dout_vld_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \num_data_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dout_vld_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \raddr[1]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair90";
begin
  E(0) <= \^e\(0);
  a_0_ARREADY <= \^a_0_arready\;
U_fifo_srl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl
     port map (
      D(0) => D(0),
      Q(64 downto 0) => Q(64 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[70]_0\ => \dout_reg[70]\,
      \dout_reg[70]_1\(1) => \raddr_reg_n_0_[1]\,
      \dout_reg[70]_1\(0) => \raddr_reg_n_0_[0]\,
      \dout_reg[70]_2\ => \raddr_reg_n_0_[2]\,
      local_CHN_ARREADY => local_CHN_ARREADY,
      pop => pop,
      push_0 => push_0,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
dout_vld_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => rreq_valid,
      I1 => local_CHN_ARREADY,
      I2 => tmp_valid_reg,
      I3 => empty_n_reg_n_0,
      O => dout_vld_i_1_n_0
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_0,
      Q => rreq_valid,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAA0000"
    )
        port map (
      I0 => empty_n_i_2_n_0,
      I1 => rreq_valid,
      I2 => local_CHN_ARREADY,
      I3 => tmp_valid_reg,
      I4 => empty_n_reg_n_0,
      I5 => push_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => empty_n_i_2_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFFFFF00D000D0"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => local_CHN_ARREADY,
      I2 => rreq_valid,
      I3 => push_0,
      I4 => full_n_i_2_n_0,
      I5 => \^a_0_arready\,
      O => full_n_i_1_n_0
    );
full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      O => full_n_i_2_n_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^a_0_arready\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push_0,
      I2 => pop,
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => pop,
      I1 => push_0,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955AAAA"
    )
        port map (
      I0 => push_0,
      I1 => rreq_valid,
      I2 => local_CHN_ARREADY,
      I3 => tmp_valid_reg,
      I4 => empty_n_reg_n_0,
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAA65"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => pop,
      I2 => push_0,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[3]_i_2_n_0\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\num_data_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1_n_0\
    );
\num_data_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655AAAA59AA5555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => tmp_valid_reg,
      I2 => local_CHN_ARREADY,
      I3 => rreq_valid,
      I4 => push_0,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1_n_0\
    );
\num_data_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20BA45"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \^e\(0),
      I2 => push_0,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1_n_0\
    );
\num_data_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => push_0,
      I1 => tmp_valid_reg,
      I2 => local_CHN_ARREADY,
      I3 => rreq_valid,
      O => \num_data_cnt[3]_i_1_n_0\
    );
\num_data_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAA9A99"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(0),
      I2 => \^e\(0),
      I3 => push_0,
      I4 => num_data_cnt_reg(1),
      I5 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1_n_0\,
      D => \num_data_cnt[1]_i_1_n_0\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1_n_0\,
      D => \num_data_cnt[2]_i_1_n_0\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1_n_0\,
      D => \num_data_cnt[3]_i_2_n_0\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1__0_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFFFC0000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => pop,
      I5 => push_0,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => push_0,
      I1 => pop,
      I2 => empty_n_reg_n_0,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[1]\,
      O => \raddr[1]_i_2_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => \raddr[2]_i_2_n_0\,
      I2 => \raddr[1]_i_1_n_0\,
      O => \raddr[2]_i_1_n_0\
    );
\raddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A96AA9A9A9A9A9"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => push_0,
      I4 => pop,
      I5 => empty_n_reg_n_0,
      O => \raddr[2]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[1]_i_1_n_0\,
      D => \raddr[0]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[1]_i_1_n_0\,
      D => \raddr[1]_i_2_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rreq_valid,
      I1 => local_CHN_ARREADY,
      I2 => tmp_valid_reg,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized0\ is
  port (
    a_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ready_for_outstanding : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DINPADINP : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_0_RREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized0\ : entity is "top_kernel_a_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized0\ is
  signal \dout_vld_i_1__0_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_10_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_11_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_4_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_6_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_7_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_8_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_9_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mOutPtr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal num_data_cnt1 : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_10_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_11_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_9_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \num_data_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_num_data_cnt_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair85";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mOutPtr_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mOutPtr_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \num_data_cnt_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \num_data_cnt_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \raddr[7]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair81";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_mem
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(7) => \raddr_reg_n_0_[7]\,
      Q(6) => \raddr_reg_n_0_[6]\,
      Q(5) => \raddr_reg_n_0_[5]\,
      Q(4) => \raddr_reg_n_0_[4]\,
      Q(3) => \raddr_reg_n_0_[3]\,
      Q(2) => \raddr_reg_n_0_[2]\,
      Q(1) => \raddr_reg_n_0_[1]\,
      Q(0) => \raddr_reg_n_0_[0]\,
      WEBWE(0) => push,
      a_0_RDATA(31 downto 0) => a_0_RDATA(31 downto 0),
      a_0_RREADY => a_0_RREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mem_reg_0(7) => \waddr_reg_n_0_[7]\,
      mem_reg_0(6) => \waddr_reg_n_0_[6]\,
      mem_reg_0(5) => \waddr_reg_n_0_[5]\,
      mem_reg_0(4) => \waddr_reg_n_0_[4]\,
      mem_reg_0(3) => \waddr_reg_n_0_[3]\,
      mem_reg_0(2) => \waddr_reg_n_0_[2]\,
      mem_reg_0(1) => \waddr_reg_n_0_[1]\,
      mem_reg_0(0) => \waddr_reg_n_0_[0]\,
      mem_reg_1(32 downto 0) => mem_reg(32 downto 0),
      mem_reg_2 => \^full_n_reg_0\,
      mem_reg_3(0) => Q(0),
      mem_reg_4 => empty_n_reg_n_0,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => \^dout_vld_reg_0\
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => a_0_RREADY,
      O => \dout_vld_i_1__0_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_0\,
      Q => \^dout_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => a_0_RREADY,
      I2 => \^dout_vld_reg_0\,
      I3 => \empty_n_i_2__0_n_0\,
      I4 => \^full_n_reg_0\,
      I5 => Q(0),
      O => \empty_n_i_1__12_n_0\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(4),
      I2 => mOutPtr_reg(5),
      I3 => empty_n_i_3_n_0,
      O => \empty_n_i_2__0_n_0\
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mOutPtr_reg(8),
      I1 => mOutPtr_reg(7),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(6),
      I4 => mOutPtr_reg(1),
      I5 => mOutPtr_reg(3),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FF88FF88FF88"
    )
        port map (
      I0 => a_0_RREADY,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => \^full_n_reg_0\,
      I4 => \full_n_i_2__1_n_0\,
      I5 => \full_n_i_3__0_n_0\,
      O => \full_n_i_1__12_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => num_data_cnt_reg(6),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(1),
      O => \full_n_i_2__1_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => num_data_cnt_reg(8),
      I1 => num_data_cnt_reg(7),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(5),
      O => \full_n_i_3__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_0\,
      Q => \^full_n_reg_0\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"758A8A8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => a_0_RREADY,
      I2 => \^dout_vld_reg_0\,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      O => \mOutPtr[8]_i_1_n_0\
    );
\mOutPtr[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \mOutPtr[8]_i_10_n_0\
    );
\mOutPtr[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758A00FF00FF00FF"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => a_0_RREADY,
      I2 => \^dout_vld_reg_0\,
      I3 => mOutPtr_reg(1),
      I4 => Q(0),
      I5 => \^full_n_reg_0\,
      O => \mOutPtr[8]_i_11_n_0\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => a_0_RREADY,
      I2 => \^dout_vld_reg_0\,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      O => \mOutPtr[8]_i_3_n_0\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(8),
      O => \mOutPtr[8]_i_4_n_0\
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr[8]_i_5_n_0\
    );
\mOutPtr[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr[8]_i_6_n_0\
    );
\mOutPtr[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(5),
      O => \mOutPtr[8]_i_7_n_0\
    );
\mOutPtr[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(4),
      O => \mOutPtr[8]_i_8_n_0\
    );
\mOutPtr[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \mOutPtr[8]_i_9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_15\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_14\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_13\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_12\,
      Q => mOutPtr_reg(4),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_11\,
      Q => mOutPtr_reg(5),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_10\,
      Q => mOutPtr_reg(6),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_9\,
      Q => mOutPtr_reg(7),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_i_2_n_8\,
      Q => mOutPtr_reg(8),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => mOutPtr_reg(0),
      CI_TOP => '0',
      CO(7) => \NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \mOutPtr_reg[8]_i_2_n_1\,
      CO(5) => \mOutPtr_reg[8]_i_2_n_2\,
      CO(4) => \mOutPtr_reg[8]_i_2_n_3\,
      CO(3) => \mOutPtr_reg[8]_i_2_n_4\,
      CO(2) => \mOutPtr_reg[8]_i_2_n_5\,
      CO(1) => \mOutPtr_reg[8]_i_2_n_6\,
      CO(0) => \mOutPtr_reg[8]_i_2_n_7\,
      DI(7) => '0',
      DI(6 downto 1) => mOutPtr_reg(6 downto 1),
      DI(0) => \mOutPtr[8]_i_3_n_0\,
      O(7) => \mOutPtr_reg[8]_i_2_n_8\,
      O(6) => \mOutPtr_reg[8]_i_2_n_9\,
      O(5) => \mOutPtr_reg[8]_i_2_n_10\,
      O(4) => \mOutPtr_reg[8]_i_2_n_11\,
      O(3) => \mOutPtr_reg[8]_i_2_n_12\,
      O(2) => \mOutPtr_reg[8]_i_2_n_13\,
      O(1) => \mOutPtr_reg[8]_i_2_n_14\,
      O(0) => \mOutPtr_reg[8]_i_2_n_15\,
      S(7) => \mOutPtr[8]_i_4_n_0\,
      S(6) => \mOutPtr[8]_i_5_n_0\,
      S(5) => \mOutPtr[8]_i_6_n_0\,
      S(4) => \mOutPtr[8]_i_7_n_0\,
      S(3) => \mOutPtr[8]_i_8_n_0\,
      S(2) => \mOutPtr[8]_i_9_n_0\,
      S(1) => \mOutPtr[8]_i_10_n_0\,
      S(0) => \mOutPtr[8]_i_11_n_0\
    );
\num_data_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__0_n_0\
    );
\num_data_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => a_0_RREADY,
      I1 => \^dout_vld_reg_0\,
      I2 => \^full_n_reg_0\,
      I3 => Q(0),
      O => \num_data_cnt[8]_i_1_n_0\
    );
\num_data_cnt[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(2),
      O => \num_data_cnt[8]_i_10_n_0\
    );
\num_data_cnt[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"780F0F0F"
    )
        port map (
      I0 => a_0_RREADY,
      I1 => \^dout_vld_reg_0\,
      I2 => num_data_cnt_reg(1),
      I3 => Q(0),
      I4 => \^full_n_reg_0\,
      O => \num_data_cnt[8]_i_11_n_0\
    );
\num_data_cnt[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => a_0_RREADY,
      I1 => \^dout_vld_reg_0\,
      I2 => \^full_n_reg_0\,
      I3 => Q(0),
      O => num_data_cnt1
    );
\num_data_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(7),
      I1 => num_data_cnt_reg(8),
      O => \num_data_cnt[8]_i_4_n_0\
    );
\num_data_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(6),
      I1 => num_data_cnt_reg(7),
      O => \num_data_cnt[8]_i_5_n_0\
    );
\num_data_cnt[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(5),
      I1 => num_data_cnt_reg(6),
      O => \num_data_cnt[8]_i_6_n_0\
    );
\num_data_cnt[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(5),
      O => \num_data_cnt[8]_i_7_n_0\
    );
\num_data_cnt[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(4),
      O => \num_data_cnt[8]_i_8_n_0\
    );
\num_data_cnt[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      O => \num_data_cnt[8]_i_9_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1__0_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_15\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_14\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_13\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_12\,
      Q => num_data_cnt_reg(4),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_11\,
      Q => num_data_cnt_reg(5),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_10\,
      Q => num_data_cnt_reg(6),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_9\,
      Q => num_data_cnt_reg(7),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_i_2_n_8\,
      Q => num_data_cnt_reg(8),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => num_data_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => \NLW_num_data_cnt_reg[8]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \num_data_cnt_reg[8]_i_2_n_1\,
      CO(5) => \num_data_cnt_reg[8]_i_2_n_2\,
      CO(4) => \num_data_cnt_reg[8]_i_2_n_3\,
      CO(3) => \num_data_cnt_reg[8]_i_2_n_4\,
      CO(2) => \num_data_cnt_reg[8]_i_2_n_5\,
      CO(1) => \num_data_cnt_reg[8]_i_2_n_6\,
      CO(0) => \num_data_cnt_reg[8]_i_2_n_7\,
      DI(7) => '0',
      DI(6 downto 1) => num_data_cnt_reg(6 downto 1),
      DI(0) => num_data_cnt1,
      O(7) => \num_data_cnt_reg[8]_i_2_n_8\,
      O(6) => \num_data_cnt_reg[8]_i_2_n_9\,
      O(5) => \num_data_cnt_reg[8]_i_2_n_10\,
      O(4) => \num_data_cnt_reg[8]_i_2_n_11\,
      O(3) => \num_data_cnt_reg[8]_i_2_n_12\,
      O(2) => \num_data_cnt_reg[8]_i_2_n_13\,
      O(1) => \num_data_cnt_reg[8]_i_2_n_14\,
      O(0) => \num_data_cnt_reg[8]_i_2_n_15\,
      S(7) => \num_data_cnt[8]_i_4_n_0\,
      S(6) => \num_data_cnt[8]_i_5_n_0\,
      S(5) => \num_data_cnt[8]_i_6_n_0\,
      S(4) => \num_data_cnt[8]_i_7_n_0\,
      S(3) => \num_data_cnt[8]_i_8_n_0\,
      S(2) => \num_data_cnt[8]_i_9_n_0\,
      S(1) => \num_data_cnt[8]_i_10_n_0\,
      S(0) => \num_data_cnt[8]_i_11_n_0\
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \raddr[7]_i_3_n_0\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr_reg_n_0_[4]\,
      I4 => \raddr_reg_n_0_[7]\,
      I5 => \raddr_reg_n_0_[6]\,
      O => \raddr[0]_i_1__1_n_0\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \raddr[1]_i_2__0_n_0\,
      I1 => \raddr_reg_n_0_[3]\,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => \raddr_reg_n_0_[0]\,
      O => \raddr[1]_i_1__1_n_0\
    );
\raddr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[5]\,
      I1 => \raddr_reg_n_0_[4]\,
      I2 => \raddr_reg_n_0_[7]\,
      I3 => \raddr_reg_n_0_[6]\,
      O => \raddr[1]_i_2__0_n_0\
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => \raddr[3]_i_2__0_n_0\,
      O => \raddr[2]_i_1__0_n_0\
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[3]\,
      I4 => \raddr[3]_i_2__0_n_0\,
      O => \raddr[3]_i_1__0_n_0\
    );
\raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr_reg_n_0_[4]\,
      I3 => \raddr_reg_n_0_[7]\,
      I4 => \raddr_reg_n_0_[6]\,
      I5 => \raddr_reg_n_0_[1]\,
      O => \raddr[3]_i_2__0_n_0\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[6]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr[7]_i_3_n_0\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[4]_i_1_n_0\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \raddr[7]_i_3_n_0\,
      I1 => \raddr_reg_n_0_[7]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[4]\,
      I5 => \raddr_reg_n_0_[5]\,
      O => \raddr[5]_i_1_n_0\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr[7]_i_3_n_0\,
      I4 => \raddr_reg_n_0_[5]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[6]_i_1_n_0\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => a_0_RREADY,
      I2 => \^dout_vld_reg_0\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \raddr_reg_n_0_[4]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr[7]_i_3_n_0\,
      I3 => \raddr_reg_n_0_[6]\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[7]\,
      O => \raddr[7]_i_2_n_0\
    );
\raddr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      O => \raddr[7]_i_3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_0\,
      Q => \raddr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_0\,
      Q => \raddr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_0\,
      Q => \raddr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_0\,
      Q => \raddr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \waddr[1]_i_2_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \waddr[3]_i_2_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1__0_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[6]_i_1_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr[7]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \waddr[7]_i_1_n_0\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[7]_i_2_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => \waddr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1_n_0\,
      Q => \waddr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \raddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DINPADINP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \num_data_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[1]_1\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \num_data_cnt_reg[2]_0\ : in STD_LOGIC;
    \num_data_cnt_reg[3]_0\ : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1\ : entity is "top_kernel_a_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1\ is
  signal \dout_vld_i_1__2_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal full_n_i_3_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_3_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_4_n_0\ : STD_LOGIC;
  signal \^raddr_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \raddr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \raddr[3]_i_3\ : label is "soft_lutpair4";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  \raddr_reg[3]_0\(3 downto 0) <= \^raddr_reg[3]_0\(3 downto 0);
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_srl__parameterized0\
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => empty_n_reg_n_0,
      \dout_reg[0]_2\(0) => \dout_reg[0]_0\(0),
      local_CHN_RREADY => local_CHN_RREADY,
      mem_reg => \^dout_vld_reg_0\,
      pop => pop
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => local_CHN_RREADY,
      I2 => \dout_reg[0]_0\(0),
      I3 => Q(0),
      I4 => \^dout_vld_reg_0\,
      O => \dout_vld_i_1__2_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_0\,
      Q => \^dout_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FF0022"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => empty_n_reg_0,
      I2 => \empty_n_i_2__2_n_0\,
      I3 => pop,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__1_n_0\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n_i_2__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(2),
      I4 => full_n_i_3_n_0,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__1_n_0\
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088800000000"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => \num_data_cnt_reg[1]_0\,
      I2 => \^dout_vld_reg_0\,
      I3 => Q(0),
      I4 => \num_data_cnt_reg[1]_1\,
      I5 => num_data_cnt_reg(0),
      O => full_n_i_3_n_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^full_n_reg_0\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr[4]_i_3_n_0\,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => \mOutPtr[4]_i_3_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \mOutPtr[4]_i_3_n_0\,
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_0\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFFD5550000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      I2 => \dout_reg[0]_0\(0),
      I3 => local_CHN_RREADY,
      I4 => empty_n_reg_n_0,
      I5 => \num_data_cnt_reg[1]_0\,
      O => \mOutPtr[4]_i_1_n_0\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAA6"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => \mOutPtr[4]_i_3_n_0\,
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[4]_i_2_n_0\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5550000FFFFFFFF"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      I2 => \dout_reg[0]_0\(0),
      I3 => local_CHN_RREADY,
      I4 => empty_n_reg_n_0,
      I5 => \num_data_cnt_reg[1]_0\,
      O => \mOutPtr[4]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[3]_i_1__0_n_0\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[4]_i_2_n_0\,
      Q => mOutPtr_reg(4),
      R => ap_rst_n_inv
    );
\num_data_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__2_n_0\
    );
\num_data_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2A55D5"
    )
        port map (
      I0 => \num_data_cnt_reg[1]_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => \num_data_cnt_reg[1]_1\,
      I4 => num_data_cnt_reg(0),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__0_n_0\
    );
\num_data_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF0200FF0200FD"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => empty_n_reg_0,
      I2 => \num_data_cnt_reg[2]_0\,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__0_n_0\
    );
\num_data_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20FB04"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt_reg[3]_0\,
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__0_n_0\
    );
\num_data_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^full_n_reg_0\,
      I2 => local_CHN_RREADY,
      I3 => \dout_reg[0]_0\(0),
      I4 => Q(0),
      I5 => \^dout_vld_reg_0\,
      O => \num_data_cnt[4]_i_1_n_0\
    );
\num_data_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAA9AAAA"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(0),
      I4 => \num_data_cnt_reg[3]_0\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[4]_i_2_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1__2_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[1]_i_1__0_n_0\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[2]_i_1__0_n_0\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[3]_i_1__0_n_0\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[4]_i_2_n_0\,
      Q => num_data_cnt_reg(4),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \raddr[3]_i_4_n_0\,
      I1 => \^raddr_reg[3]_0\(0),
      I2 => \^raddr_reg[3]_0\(1),
      O => \raddr[1]_i_1__0_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      I1 => \raddr[3]_i_4_n_0\,
      I2 => \^raddr_reg[3]_0\(2),
      I3 => \^raddr_reg[3]_0\(1),
      O => \raddr[2]_i_1_n_0\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFFF30000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr[3]_i_3_n_0\,
      I2 => \^raddr_reg[3]_0\(3),
      I3 => \^raddr_reg[3]_0\(2),
      I4 => pop,
      I5 => \num_data_cnt_reg[1]_0\,
      O => \raddr[3]_i_1_n_0\
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(3),
      I1 => \^raddr_reg[3]_0\(2),
      I2 => \raddr[3]_i_4_n_0\,
      I3 => \^raddr_reg[3]_0\(1),
      I4 => \^raddr_reg[3]_0\(0),
      O => \raddr[3]_i_2_n_0\
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(1),
      I1 => \^raddr_reg[3]_0\(0),
      O => \raddr[3]_i_3_n_0\
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888800000000"
    )
        port map (
      I0 => \num_data_cnt_reg[1]_0\,
      I1 => empty_n_reg_n_0,
      I2 => local_CHN_RREADY,
      I3 => \dout_reg[0]_0\(0),
      I4 => Q(0),
      I5 => \^dout_vld_reg_0\,
      O => \raddr[3]_i_4_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[0]_i_1_n_0\,
      Q => \^raddr_reg[3]_0\(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[1]_i_1__0_n_0\,
      Q => \^raddr_reg[3]_0\(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[2]_i_1_n_0\,
      Q => \^raddr_reg[3]_0\(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[3]_i_2_n_0\,
      Q => \^raddr_reg[3]_0\(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_sequential is
  port (
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n : out STD_LOGIC;
    m_axi_b_ARREADY_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \num_data_cnt_reg[1]\ : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    \num_data_cnt_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_sequential;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_sequential is
  signal B : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \could_multi_bursts.burst_addr[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[32]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[40]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[48]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[56]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[63]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_next\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_7\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal end_from_4k1_carry_n_4 : STD_LOGIC;
  signal end_from_4k1_carry_n_5 : STD_LOGIC;
  signal end_from_4k1_carry_n_6 : STD_LOGIC;
  signal end_from_4k1_carry_n_7 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_12__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_9__0_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 3 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_125 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__0_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_12__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_9__0_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_could_multi_bursts.burst_addr_reg[8]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_from_4k1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_end_from_4k1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[16]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[24]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[32]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[32]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[40]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[40]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[48]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[48]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[56]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[56]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[63]_i_2__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[63]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[8]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[0]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[1]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[2]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[3]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[0]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[1]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[2]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[3]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[4]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_4__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_5__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_3__0\ : label is "soft_lutpair133";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \last_sect_buf_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15__0_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15__0_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair163";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__0\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  m_axi_b_ARADDR(61 downto 0) <= \^m_axi_b_araddr\(61 downto 0);
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(3),
      Q => beat_len(1),
      R => ap_rst_n_inv
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(6),
      Q => beat_len(4),
      R => ap_rst_n_inv
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(7),
      Q => beat_len(5),
      R => ap_rst_n_inv
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(8),
      Q => beat_len(6),
      R => ap_rst_n_inv
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(17),
      Q => beat_len(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(14),
      O => \could_multi_bursts.burst_addr[16]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(13),
      O => \could_multi_bursts.burst_addr[16]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(12),
      O => \could_multi_bursts.burst_addr[16]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(11),
      O => \could_multi_bursts.burst_addr[16]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(10),
      O => \could_multi_bursts.burst_addr[16]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(9),
      O => \could_multi_bursts.burst_addr[16]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(8),
      O => \could_multi_bursts.burst_addr[16]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[16]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(7),
      O => \could_multi_bursts.burst_addr[16]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(22),
      O => \could_multi_bursts.burst_addr[24]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(21),
      O => \could_multi_bursts.burst_addr[24]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(20),
      O => \could_multi_bursts.burst_addr[24]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(19),
      O => \could_multi_bursts.burst_addr[24]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(18),
      O => \could_multi_bursts.burst_addr[24]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(17),
      O => \could_multi_bursts.burst_addr[24]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(16),
      O => \could_multi_bursts.burst_addr[24]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[24]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(15),
      O => \could_multi_bursts.burst_addr[24]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(30),
      O => \could_multi_bursts.burst_addr[32]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(29),
      O => \could_multi_bursts.burst_addr[32]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(28),
      O => \could_multi_bursts.burst_addr[32]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(27),
      O => \could_multi_bursts.burst_addr[32]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(26),
      O => \could_multi_bursts.burst_addr[32]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(25),
      O => \could_multi_bursts.burst_addr[32]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(24),
      O => \could_multi_bursts.burst_addr[32]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[32]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(23),
      O => \could_multi_bursts.burst_addr[32]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(38),
      O => \could_multi_bursts.burst_addr[40]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(37),
      O => \could_multi_bursts.burst_addr[40]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(36),
      O => \could_multi_bursts.burst_addr[40]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(35),
      O => \could_multi_bursts.burst_addr[40]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(34),
      O => \could_multi_bursts.burst_addr[40]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(33),
      O => \could_multi_bursts.burst_addr[40]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(32),
      O => \could_multi_bursts.burst_addr[40]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[40]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(31),
      O => \could_multi_bursts.burst_addr[40]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(46),
      O => \could_multi_bursts.burst_addr[48]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(45),
      O => \could_multi_bursts.burst_addr[48]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(44),
      O => \could_multi_bursts.burst_addr[48]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(43),
      O => \could_multi_bursts.burst_addr[48]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(42),
      O => \could_multi_bursts.burst_addr[48]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(41),
      O => \could_multi_bursts.burst_addr[48]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(40),
      O => \could_multi_bursts.burst_addr[48]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[48]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(39),
      O => \could_multi_bursts.burst_addr[48]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(54),
      O => \could_multi_bursts.burst_addr[56]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(53),
      O => \could_multi_bursts.burst_addr[56]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(52),
      O => \could_multi_bursts.burst_addr[56]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(51),
      O => \could_multi_bursts.burst_addr[56]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(50),
      O => \could_multi_bursts.burst_addr[56]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(49),
      O => \could_multi_bursts.burst_addr[56]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(48),
      O => \could_multi_bursts.burst_addr[56]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[56]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(47),
      O => \could_multi_bursts.burst_addr[56]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_b_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => ost_ctrl_valid
    );
\could_multi_bursts.burst_addr[63]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(61),
      O => \could_multi_bursts.burst_addr[63]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(60),
      O => \could_multi_bursts.burst_addr[63]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(59),
      O => \could_multi_bursts.burst_addr[63]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(58),
      O => \could_multi_bursts.burst_addr[63]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(57),
      O => \could_multi_bursts.burst_addr[63]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(56),
      O => \could_multi_bursts.burst_addr[63]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[63]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(55),
      O => \could_multi_bursts.burst_addr[63]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(5),
      I1 => \^m_axi_b_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.burst_addr[8]_i_10__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(4),
      I1 => \^m_axi_b_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.burst_addr[8]_i_11__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(3),
      I1 => \^m_axi_b_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.burst_addr[8]_i_12__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(2),
      I1 => \^m_axi_b_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.burst_addr[8]_i_13__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_3__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_4__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_5__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[8]_i_6__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(6),
      O => \could_multi_bursts.burst_addr[8]_i_7__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_b_araddr\(5),
      O => \could_multi_bursts.burst_addr[8]_i_8__0_n_0\
    );
\could_multi_bursts.burst_addr[8]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(6),
      I1 => \^m_axi_b_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.burst_addr[8]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_14\,
      Q => \^m_axi_b_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_13\,
      Q => \^m_axi_b_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_12\,
      Q => \^m_axi_b_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_11\,
      Q => \^m_axi_b_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_10\,
      Q => \^m_axi_b_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_9\,
      Q => \^m_axi_b_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_8\,
      Q => \^m_axi_b_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_15\,
      S(7) => \could_multi_bursts.burst_addr[16]_i_2__0_n_0\,
      S(6) => \could_multi_bursts.burst_addr[16]_i_3__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[16]_i_4__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[16]_i_5__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[16]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[16]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[16]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.burst_addr[16]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_15\,
      Q => \^m_axi_b_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_14\,
      Q => \^m_axi_b_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_13\,
      Q => \^m_axi_b_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_12\,
      Q => \^m_axi_b_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_11\,
      Q => \^m_axi_b_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_10\,
      Q => \^m_axi_b_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_9\,
      Q => \^m_axi_b_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_8\,
      Q => \^m_axi_b_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[24]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_15\,
      S(7) => \could_multi_bursts.burst_addr[24]_i_2__0_n_0\,
      S(6) => \could_multi_bursts.burst_addr[24]_i_3__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[24]_i_4__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[24]_i_5__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[24]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[24]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[24]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.burst_addr[24]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_15\,
      Q => \^m_axi_b_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_14\,
      Q => \^m_axi_b_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_13\,
      Q => \^m_axi_b_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_12\,
      Q => \^m_axi_b_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_11\,
      Q => \^m_axi_b_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_14\,
      Q => \^m_axi_b_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_10\,
      Q => \^m_axi_b_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_9\,
      Q => \^m_axi_b_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_8\,
      Q => \^m_axi_b_araddr\(30),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[32]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[24]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_15\,
      S(7) => \could_multi_bursts.burst_addr[32]_i_2__0_n_0\,
      S(6) => \could_multi_bursts.burst_addr[32]_i_3__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[32]_i_4__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[32]_i_5__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[32]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[32]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[32]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.burst_addr[32]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_15\,
      Q => \^m_axi_b_araddr\(31),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_14\,
      Q => \^m_axi_b_araddr\(32),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_13\,
      Q => \^m_axi_b_araddr\(33),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_12\,
      Q => \^m_axi_b_araddr\(34),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_11\,
      Q => \^m_axi_b_araddr\(35),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_10\,
      Q => \^m_axi_b_araddr\(36),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_9\,
      Q => \^m_axi_b_araddr\(37),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_13\,
      Q => \^m_axi_b_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_8\,
      Q => \^m_axi_b_araddr\(38),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[40]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[32]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_15\,
      S(7) => \could_multi_bursts.burst_addr[40]_i_2__0_n_0\,
      S(6) => \could_multi_bursts.burst_addr[40]_i_3__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[40]_i_4__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[40]_i_5__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[40]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[40]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[40]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.burst_addr[40]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_15\,
      Q => \^m_axi_b_araddr\(39),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_14\,
      Q => \^m_axi_b_araddr\(40),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_13\,
      Q => \^m_axi_b_araddr\(41),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_12\,
      Q => \^m_axi_b_araddr\(42),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_11\,
      Q => \^m_axi_b_araddr\(43),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_10\,
      Q => \^m_axi_b_araddr\(44),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_9\,
      Q => \^m_axi_b_araddr\(45),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_8\,
      Q => \^m_axi_b_araddr\(46),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[48]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[40]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_15\,
      S(7) => \could_multi_bursts.burst_addr[48]_i_2__0_n_0\,
      S(6) => \could_multi_bursts.burst_addr[48]_i_3__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[48]_i_4__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[48]_i_5__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[48]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[48]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[48]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.burst_addr[48]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_15\,
      Q => \^m_axi_b_araddr\(47),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_12\,
      Q => \^m_axi_b_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_14\,
      Q => \^m_axi_b_araddr\(48),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_13\,
      Q => \^m_axi_b_araddr\(49),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_12\,
      Q => \^m_axi_b_araddr\(50),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_11\,
      Q => \^m_axi_b_araddr\(51),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_10\,
      Q => \^m_axi_b_araddr\(52),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_9\,
      Q => \^m_axi_b_araddr\(53),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_8\,
      Q => \^m_axi_b_araddr\(54),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[56]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[48]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_15\,
      S(7) => \could_multi_bursts.burst_addr[56]_i_2__0_n_0\,
      S(6) => \could_multi_bursts.burst_addr[56]_i_3__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[56]_i_4__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[56]_i_5__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[56]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[56]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[56]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.burst_addr[56]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_15\,
      Q => \^m_axi_b_araddr\(55),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_14\,
      Q => \^m_axi_b_araddr\(56),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_13\,
      Q => \^m_axi_b_araddr\(57),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_11\,
      Q => \^m_axi_b_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_12\,
      Q => \^m_axi_b_araddr\(58),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_11\,
      Q => \^m_axi_b_araddr\(59),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_10\,
      Q => \^m_axi_b_araddr\(60),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_9\,
      Q => \^m_axi_b_araddr\(61),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[63]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[56]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.burst_addr_reg[63]_i_2__0_O_UNCONNECTED\(7),
      O(6) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[63]_i_2__0_n_15\,
      S(7) => '0',
      S(6) => \could_multi_bursts.burst_addr[63]_i_3__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[63]_i_4__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[63]_i_5__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[63]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[63]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[63]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.burst_addr[63]_i_9__0_n_0\
    );
\could_multi_bursts.burst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_10\,
      Q => \^m_axi_b_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_9\,
      Q => \^m_axi_b_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_8\,
      Q => \^m_axi_b_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_addr_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \could_multi_bursts.burst_addr[8]_i_2__0_n_0\,
      DI(4) => \could_multi_bursts.burst_addr[8]_i_3__0_n_0\,
      DI(3) => \could_multi_bursts.burst_addr[8]_i_4__0_n_0\,
      DI(2) => \could_multi_bursts.burst_addr[8]_i_5__0_n_0\,
      DI(1) => \could_multi_bursts.burst_addr[8]_i_6__0_n_0\,
      DI(0) => '0',
      O(7) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[8]_i_1__0_n_14\,
      O(0) => \NLW_could_multi_bursts.burst_addr_reg[8]_i_1__0_O_UNCONNECTED\(0),
      S(7) => \could_multi_bursts.burst_addr[8]_i_7__0_n_0\,
      S(6) => \could_multi_bursts.burst_addr[8]_i_8__0_n_0\,
      S(5) => \could_multi_bursts.burst_addr[8]_i_9__0_n_0\,
      S(4) => \could_multi_bursts.burst_addr[8]_i_10__0_n_0\,
      S(3) => \could_multi_bursts.burst_addr[8]_i_11__0_n_0\,
      S(2) => \could_multi_bursts.burst_addr[8]_i_12__0_n_0\,
      S(1) => \could_multi_bursts.burst_addr[8]_i_13__0_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.burst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_addr_reg[16]_i_1__0_n_15\,
      Q => \^m_axi_b_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(0)
    );
\could_multi_bursts.burst_len[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(1)
    );
\could_multi_bursts.burst_len[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(2)
    );
\could_multi_bursts.burst_len[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(3)
    );
\could_multi_bursts.burst_len_plus1[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.burst_len_plus1[2]_i_1__1_n_0\
    );
\could_multi_bursts.burst_len_plus1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48888888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3333333"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0\
    );
\could_multi_bursts.burst_len_plus1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0\,
      Q => B(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0\,
      Q => B(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[2]_i_1__1_n_0\,
      Q => B(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0\,
      Q => B(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0\,
      Q => B(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(0),
      Q => m_axi_b_ARLEN(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(1),
      Q => m_axi_b_ARLEN(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(2),
      Q => m_axi_b_ARLEN(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.burst_len_next\(3),
      Q => m_axi_b_ARLEN(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => m_axi_b_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.burst_valid_i_1_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_loop_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2__0_n_0\,
      I1 => \could_multi_bursts.last_loop_i_3__0_n_0\,
      I2 => \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\,
      I3 => \could_multi_bursts.loop_cnt[5]_i_5__0_n_0\,
      I4 => \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\,
      I5 => \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\,
      O => \could_multi_bursts.last_loop_i_1__0_n_0\
    );
\could_multi_bursts.last_loop_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rs_req_n_2,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I5 => \could_multi_bursts.last_loop_i_4__0_n_0\,
      O => \could_multi_bursts.last_loop_i_2__0_n_0\
    );
\could_multi_bursts.last_loop_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFECCFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_3__0_n_0\,
      I1 => rs_req_n_2,
      I2 => \could_multi_bursts.last_loop_i_5__0_n_0\,
      I3 => rs_req_n_123,
      I4 => beat_len(9),
      O => \could_multi_bursts.last_loop_i_3__0_n_0\
    );
\could_multi_bursts.last_loop_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      O => \could_multi_bursts.last_loop_i_4__0_n_0\
    );
\could_multi_bursts.last_loop_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBCB"
    )
        port map (
      I0 => end_from_4k(7),
      I1 => last_sect_reg_n_0,
      I2 => first_sect_reg_n_0,
      I3 => start_to_4k(7),
      O => \could_multi_bursts.last_loop_i_5__0_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1__0_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => rs_req_n_2,
      O => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444474444774744"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_123,
      I2 => end_from_4k(4),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => rs_req_n_2,
      I3 => \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\,
      O => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => rs_req_n_123,
      I2 => end_from_4k(5),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => rs_req_n_2,
      I4 => \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\,
      O => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => rs_req_n_123,
      I2 => end_from_4k(6),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I4 => rs_req_n_2,
      I5 => \could_multi_bursts.loop_cnt[3]_i_2__0_n_0\,
      O => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => rs_req_n_123,
      I2 => end_from_4k(7),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => \could_multi_bursts.loop_cnt[3]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\,
      I2 => rs_req_n_2,
      I3 => beat_len(9),
      I4 => rs_req_n_123,
      I5 => \could_multi_bursts.loop_cnt[4]_i_3__0_n_0\,
      O => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBCB"
    )
        port map (
      I0 => end_from_4k(8),
      I1 => last_sect_reg_n_0,
      I2 => first_sect_reg_n_0,
      I3 => start_to_4k(8),
      O => \could_multi_bursts.loop_cnt[4]_i_3__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF00AAAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => m_axi_b_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => ost_ctrl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I2 => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\,
      I3 => rs_req_n_2,
      I4 => \could_multi_bursts.loop_cnt[5]_i_5__0_n_0\,
      O => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => rs_req_n_123,
      I2 => end_from_4k(9),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => \could_multi_bursts.loop_cnt[5]_i_5__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFFAAAAAAAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => m_axi_b_ARREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => ost_ctrl_ready,
      I5 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.sect_handling_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => ap_rst_n_inv
    );
end_from_4k1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => end_from_4k1_carry_n_0,
      CO(6) => end_from_4k1_carry_n_1,
      CO(5) => end_from_4k1_carry_n_2,
      CO(4) => end_from_4k1_carry_n_3,
      CO(3) => end_from_4k1_carry_n_4,
      CO(2) => end_from_4k1_carry_n_5,
      CO(1) => end_from_4k1_carry_n_6,
      CO(0) => end_from_4k1_carry_n_7,
      DI(7) => rs_req_n_115,
      DI(6) => rs_req_n_116,
      DI(5) => rs_req_n_117,
      DI(4) => rs_req_n_118,
      DI(3) => rs_req_n_119,
      DI(2) => rs_req_n_120,
      DI(1) => rs_req_n_121,
      DI(0) => rs_req_n_122,
      O(7 downto 0) => end_from_4k1(9 downto 2),
      S(7) => rs_req_n_146,
      S(6) => rs_req_n_147,
      S(5) => rs_req_n_148,
      S(4) => rs_req_n_149,
      S(3) => rs_req_n_150,
      S(2) => rs_req_n_151,
      S(1) => rs_req_n_152,
      S(0) => rs_req_n_153
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => end_from_4k1_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_end_from_4k1_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \end_from_4k1_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => rs_req_n_114,
      O(7 downto 2) => \NLW_end_from_4k1_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => end_from_4k1(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => rs_req_n_154,
      S(0) => rs_req_n_155
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => ap_rst_n_inv
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000000000000"
    )
        port map (
      I0 => m_axi_b_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => local_BURST_RREADY,
      I5 => \num_data_cnt_reg[0]\,
      O => full_n
    );
\last_sect_buf_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_sect_reg_n_0,
      I1 => rs_req_n_123,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => ap_rst_n_inv
    );
\last_sect_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total(6),
      I2 => sect_total_buf_reg(12),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(12),
      O => \last_sect_i_10__0_n_0\
    );
\last_sect_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => sect_total(14),
      I2 => sect_total_buf_reg(15),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(15),
      O => \last_sect_i_11__0_n_0\
    );
\last_sect_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => sect_total(7),
      I2 => sect_total_buf_reg(11),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(11),
      O => \last_sect_i_12__0_n_0\
    );
\last_sect_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \last_sect_i_3__0_n_0\,
      I1 => \last_sect_i_4__0_n_0\,
      I2 => \last_sect_i_5__0_n_0\,
      I3 => \last_sect_i_6__0_n_0\,
      I4 => \last_sect_i_7__0_n_0\,
      O => \last_sect_i_2__0_n_0\
    );
\last_sect_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      I3 => sect_total(3),
      I4 => sect_total_buf_reg(3),
      I5 => \last_sect_i_8__0_n_0\,
      O => \last_sect_i_3__0_n_0\
    );
\last_sect_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      I3 => sect_total(4),
      I4 => sect_total_buf_reg(4),
      I5 => \last_sect_i_9__0_n_0\,
      O => \last_sect_i_4__0_n_0\
    );
\last_sect_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      I3 => sect_total(19),
      I4 => sect_total_buf_reg(19),
      I5 => \last_sect_i_10__0_n_0\,
      O => \last_sect_i_5__0_n_0\
    );
\last_sect_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      I3 => sect_total(13),
      I4 => sect_total_buf_reg(13),
      I5 => \last_sect_i_11__0_n_0\,
      O => \last_sect_i_6__0_n_0\
    );
\last_sect_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      I3 => sect_total(1),
      I4 => sect_total_buf_reg(1),
      I5 => \last_sect_i_12__0_n_0\,
      O => \last_sect_i_7__0_n_0\
    );
\last_sect_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => sect_total(8),
      I2 => sect_total_buf_reg(10),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(10),
      O => \last_sect_i_8__0_n_0\
    );
\last_sect_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => sect_total(5),
      I2 => sect_total_buf_reg(18),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(18),
      O => \last_sect_i_9__0_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_1,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_n_0\,
      I1 => ost_ctrl_ready,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_b_ARREADY,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\mem_reg[14][0]_srl15__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \num_data_cnt_reg[1]\,
      I1 => m_axi_b_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => ost_ctrl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => full_n_reg
    );
\mem_reg[14][0]_srl15__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
\num_data_cnt[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000B000B000"
    )
        port map (
      I0 => m_axi_b_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => local_BURST_RREADY,
      I5 => \num_data_cnt_reg[0]\,
      O => E(0)
    );
\num_data_cnt[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B000B000B000"
    )
        port map (
      I0 => m_axi_b_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => local_BURST_RREADY,
      I5 => \num_data_cnt_reg[0]\,
      O => m_axi_b_ARREADY_0
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_125,
      Q => req_handling_reg_n_0,
      R => ap_rst_n_inv
    );
rs_req: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice
     port map (
      D(51) => rs_req_n_4,
      D(50) => rs_req_n_5,
      D(49) => rs_req_n_6,
      D(48) => rs_req_n_7,
      D(47) => rs_req_n_8,
      D(46) => rs_req_n_9,
      D(45) => rs_req_n_10,
      D(44) => rs_req_n_11,
      D(43) => rs_req_n_12,
      D(42) => rs_req_n_13,
      D(41) => rs_req_n_14,
      D(40) => rs_req_n_15,
      D(39) => rs_req_n_16,
      D(38) => rs_req_n_17,
      D(37) => rs_req_n_18,
      D(36) => rs_req_n_19,
      D(35) => rs_req_n_20,
      D(34) => rs_req_n_21,
      D(33) => rs_req_n_22,
      D(32) => rs_req_n_23,
      D(31) => rs_req_n_24,
      D(30) => rs_req_n_25,
      D(29) => rs_req_n_26,
      D(28) => rs_req_n_27,
      D(27) => rs_req_n_28,
      D(26) => rs_req_n_29,
      D(25) => rs_req_n_30,
      D(24) => rs_req_n_31,
      D(23) => rs_req_n_32,
      D(22) => rs_req_n_33,
      D(21) => rs_req_n_34,
      D(20) => rs_req_n_35,
      D(19) => rs_req_n_36,
      D(18) => rs_req_n_37,
      D(17) => rs_req_n_38,
      D(16) => rs_req_n_39,
      D(15) => rs_req_n_40,
      D(14) => rs_req_n_41,
      D(13) => rs_req_n_42,
      D(12) => rs_req_n_43,
      D(11) => rs_req_n_44,
      D(10) => rs_req_n_45,
      D(9) => rs_req_n_46,
      D(8) => rs_req_n_47,
      D(7) => rs_req_n_48,
      D(6) => rs_req_n_49,
      D(5) => rs_req_n_50,
      D(4) => rs_req_n_51,
      D(3) => rs_req_n_52,
      D(2) => rs_req_n_53,
      D(1) => rs_req_n_54,
      D(0) => rs_req_n_55,
      E(0) => first_sect,
      Q(66) => p_1_in(17),
      Q(65 downto 63) => p_1_in(8 downto 6),
      Q(62) => p_1_in(3),
      Q(61) => rs_req_n_61,
      Q(60) => rs_req_n_62,
      Q(59) => rs_req_n_63,
      Q(58) => rs_req_n_64,
      Q(57) => rs_req_n_65,
      Q(56) => rs_req_n_66,
      Q(55) => rs_req_n_67,
      Q(54) => rs_req_n_68,
      Q(53) => rs_req_n_69,
      Q(52) => rs_req_n_70,
      Q(51) => rs_req_n_71,
      Q(50) => rs_req_n_72,
      Q(49) => rs_req_n_73,
      Q(48) => rs_req_n_74,
      Q(47) => rs_req_n_75,
      Q(46) => rs_req_n_76,
      Q(45) => rs_req_n_77,
      Q(44) => rs_req_n_78,
      Q(43) => rs_req_n_79,
      Q(42) => rs_req_n_80,
      Q(41) => rs_req_n_81,
      Q(40) => rs_req_n_82,
      Q(39) => rs_req_n_83,
      Q(38) => rs_req_n_84,
      Q(37) => rs_req_n_85,
      Q(36) => rs_req_n_86,
      Q(35) => rs_req_n_87,
      Q(34) => rs_req_n_88,
      Q(33) => rs_req_n_89,
      Q(32) => rs_req_n_90,
      Q(31) => rs_req_n_91,
      Q(30) => rs_req_n_92,
      Q(29) => rs_req_n_93,
      Q(28) => rs_req_n_94,
      Q(27) => rs_req_n_95,
      Q(26) => rs_req_n_96,
      Q(25) => rs_req_n_97,
      Q(24) => rs_req_n_98,
      Q(23) => rs_req_n_99,
      Q(22) => rs_req_n_100,
      Q(21) => rs_req_n_101,
      Q(20) => rs_req_n_102,
      Q(19) => rs_req_n_103,
      Q(18) => rs_req_n_104,
      Q(17) => rs_req_n_105,
      Q(16) => rs_req_n_106,
      Q(15) => rs_req_n_107,
      Q(14) => rs_req_n_108,
      Q(13) => rs_req_n_109,
      Q(12) => rs_req_n_110,
      Q(11) => rs_req_n_111,
      Q(10) => rs_req_n_112,
      Q(9) => rs_req_n_113,
      Q(8) => rs_req_n_114,
      Q(7) => rs_req_n_115,
      Q(6) => rs_req_n_116,
      Q(5) => rs_req_n_117,
      Q(4) => rs_req_n_118,
      Q(3) => rs_req_n_119,
      Q(2) => rs_req_n_120,
      Q(1) => rs_req_n_121,
      Q(0) => rs_req_n_122,
      S(7) => \sect_total[5]_i_5__0_n_0\,
      S(6) => \sect_total[5]_i_6__0_n_0\,
      S(5) => \sect_total[5]_i_7__0_n_0\,
      S(4) => \sect_total[5]_i_8__0_n_0\,
      S(3) => \sect_total[5]_i_9__0_n_0\,
      S(2) => \sect_total[5]_i_10__0_n_0\,
      S(1) => \sect_total[5]_i_11__0_n_0\,
      S(0) => \sect_total[5]_i_12__0_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_1,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.last_loop_reg\ => rs_req_n_2,
      \could_multi_bursts.loop_cnt[4]_i_2__0_0\(19 downto 0) => sect_total(19 downto 0),
      \data_p1_reg[11]_0\(1) => rs_req_n_154,
      \data_p1_reg[11]_0\(0) => rs_req_n_155,
      \data_p1_reg[81]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p1_reg[9]_0\(7) => rs_req_n_146,
      \data_p1_reg[9]_0\(6) => rs_req_n_147,
      \data_p1_reg[9]_0\(5) => rs_req_n_148,
      \data_p1_reg[9]_0\(4) => rs_req_n_149,
      \data_p1_reg[9]_0\(3) => rs_req_n_150,
      \data_p1_reg[9]_0\(2) => rs_req_n_151,
      \data_p1_reg[9]_0\(1) => rs_req_n_152,
      \data_p1_reg[9]_0\(0) => rs_req_n_153,
      \data_p2_reg[81]_0\(66 downto 0) => D(66 downto 0),
      last_sect_reg => rs_req_n_125,
      last_sect_reg_0 => last_sect_reg_n_0,
      last_sect_reg_1 => \last_sect_i_2__0_n_0\,
      last_sect_reg_2 => \could_multi_bursts.last_loop_reg_n_0\,
      last_sect_reg_3 => \^could_multi_bursts.burst_valid_reg_0\,
      last_sect_reg_4 => \could_multi_bursts.sect_handling_reg_n_0\,
      local_CHN_ARVALID => local_CHN_ARVALID,
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      req_handling_reg => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total_reg[5]\(1) => \sect_total[5]_i_3__0_n_0\,
      \sect_total_reg[5]\(0) => \sect_total[5]_i_4__0_n_0\,
      \sect_total_reg[8]\ => rs_req_n_123
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => rs_req_n_2,
      I1 => first_sect_reg_n_0,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A222222222"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => m_axi_b_ARREADY,
      I5 => \could_multi_bursts.last_loop_reg_n_0\,
      O => p_15_in
    );
\sect_addr_buf[63]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt(0),
      CI_TOP => '0',
      CO(7) => sect_cnt0_carry_n_0,
      CO(6) => sect_cnt0_carry_n_1,
      CO(5) => sect_cnt0_carry_n_2,
      CO(4) => sect_cnt0_carry_n_3,
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(8 downto 1),
      S(7 downto 0) => sect_cnt(8 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__0_n_0\,
      CO(6) => \sect_cnt0_carry__0_n_1\,
      CO(5) => \sect_cnt0_carry__0_n_2\,
      CO(4) => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(16 downto 9),
      S(7 downto 0) => sect_cnt(16 downto 9)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__1_n_0\,
      CO(6) => \sect_cnt0_carry__1_n_1\,
      CO(5) => \sect_cnt0_carry__1_n_2\,
      CO(4) => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(24 downto 17),
      S(7 downto 0) => sect_cnt(24 downto 17)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__2_n_0\,
      CO(6) => \sect_cnt0_carry__2_n_1\,
      CO(5) => \sect_cnt0_carry__2_n_2\,
      CO(4) => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(32 downto 25),
      S(7 downto 0) => sect_cnt(32 downto 25)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__3_n_0\,
      CO(6) => \sect_cnt0_carry__3_n_1\,
      CO(5) => \sect_cnt0_carry__3_n_2\,
      CO(4) => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(40 downto 33),
      S(7 downto 0) => sect_cnt(40 downto 33)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__4_n_0\,
      CO(6) => \sect_cnt0_carry__4_n_1\,
      CO(5) => \sect_cnt0_carry__4_n_2\,
      CO(4) => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(48 downto 41),
      S(7 downto 0) => sect_cnt(48 downto 41)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt0_carry__5_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt0_carry__5_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(0),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(10),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(11),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(12),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(13),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(14),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(15),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(16),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(17),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(18),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(19),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(1),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(20),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(21),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(22),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(23),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(24),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(25),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(26),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(27),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(28),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(29),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(2),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(30),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(31),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(32),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(33),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(34),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(35),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(36),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(37),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(38),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(39),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(3),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(40),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(41),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(42),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(43),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(44),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(45),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(46),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(47),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(48),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(49),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(4),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_5,
      Q => sect_cnt(50),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_4,
      Q => sect_cnt(51),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(5),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(6),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(7),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(8),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(9),
      R => ap_rst_n_inv
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => rs_req_n_123,
      I2 => end_from_4k(0),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1__0_n_0\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => rs_req_n_123,
      I2 => end_from_4k(1),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1__0_n_0\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_123,
      I2 => end_from_4k(2),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1__0_n_0\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_123,
      I2 => end_from_4k(3),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_1__0_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\sect_total[5]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_120,
      O => \sect_total[5]_i_10__0_n_0\
    );
\sect_total[5]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_121,
      O => \sect_total[5]_i_11__0_n_0\
    );
\sect_total[5]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_122,
      O => \sect_total[5]_i_12__0_n_0\
    );
\sect_total[5]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_113,
      O => \sect_total[5]_i_3__0_n_0\
    );
\sect_total[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_114,
      O => \sect_total[5]_i_4__0_n_0\
    );
\sect_total[5]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_115,
      O => \sect_total[5]_i_5__0_n_0\
    );
\sect_total[5]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => rs_req_n_116,
      O => \sect_total[5]_i_6__0_n_0\
    );
\sect_total[5]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_117,
      O => \sect_total[5]_i_7__0_n_0\
    );
\sect_total[5]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_118,
      O => \sect_total[5]_i_8__0_n_0\
    );
\sect_total[5]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_119,
      O => \sect_total[5]_i_9__0_n_0\
    );
\sect_total_buf[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(7),
      O => \sect_total_buf[0]_i_2__0_n_0\
    );
\sect_total_buf[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(6),
      O => \sect_total_buf[0]_i_3__0_n_0\
    );
\sect_total_buf[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(5),
      O => \sect_total_buf[0]_i_4__0_n_0\
    );
\sect_total_buf[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(4),
      O => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(3),
      O => \sect_total_buf[0]_i_6__0_n_0\
    );
\sect_total_buf[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(2),
      O => \sect_total_buf[0]_i_7__0_n_0\
    );
\sect_total_buf[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(1),
      O => \sect_total_buf[0]_i_8__0_n_0\
    );
\sect_total_buf[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(0),
      O => \sect_total_buf[0]_i_9__0_n_0\
    );
\sect_total_buf[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(19),
      O => \sect_total_buf[16]_i_2__0_n_0\
    );
\sect_total_buf[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(18),
      O => \sect_total_buf[16]_i_3__0_n_0\
    );
\sect_total_buf[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(17),
      O => \sect_total_buf[16]_i_4__0_n_0\
    );
\sect_total_buf[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(16),
      O => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(15),
      O => \sect_total_buf[8]_i_2__0_n_0\
    );
\sect_total_buf[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(14),
      O => \sect_total_buf[8]_i_3__0_n_0\
    );
\sect_total_buf[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(13),
      O => \sect_total_buf[8]_i_4__0_n_0\
    );
\sect_total_buf[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(12),
      O => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(11),
      O => \sect_total_buf[8]_i_6__0_n_0\
    );
\sect_total_buf[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(10),
      O => \sect_total_buf[8]_i_7__0_n_0\
    );
\sect_total_buf[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(9),
      O => \sect_total_buf[8]_i_8__0_n_0\
    );
\sect_total_buf[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(8),
      O => \sect_total_buf[8]_i_9__0_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_15\,
      Q => sect_total_buf_reg(0),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[0]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(6) => \sect_total_buf_reg[0]_i_1__0_n_1\,
      CO(5) => \sect_total_buf_reg[0]_i_1__0_n_2\,
      CO(4) => \sect_total_buf_reg[0]_i_1__0_n_3\,
      CO(3) => \sect_total_buf_reg[0]_i_1__0_n_4\,
      CO(2) => \sect_total_buf_reg[0]_i_1__0_n_5\,
      CO(1) => \sect_total_buf_reg[0]_i_1__0_n_6\,
      CO(0) => \sect_total_buf_reg[0]_i_1__0_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \sect_total_buf_reg[0]_i_1__0_n_8\,
      O(6) => \sect_total_buf_reg[0]_i_1__0_n_9\,
      O(5) => \sect_total_buf_reg[0]_i_1__0_n_10\,
      O(4) => \sect_total_buf_reg[0]_i_1__0_n_11\,
      O(3) => \sect_total_buf_reg[0]_i_1__0_n_12\,
      O(2) => \sect_total_buf_reg[0]_i_1__0_n_13\,
      O(1) => \sect_total_buf_reg[0]_i_1__0_n_14\,
      O(0) => \sect_total_buf_reg[0]_i_1__0_n_15\,
      S(7) => \sect_total_buf[0]_i_2__0_n_0\,
      S(6) => \sect_total_buf[0]_i_3__0_n_0\,
      S(5) => \sect_total_buf[0]_i_4__0_n_0\,
      S(4) => \sect_total_buf[0]_i_5__0_n_0\,
      S(3) => \sect_total_buf[0]_i_6__0_n_0\,
      S(2) => \sect_total_buf[0]_i_7__0_n_0\,
      S(1) => \sect_total_buf[0]_i_8__0_n_0\,
      S(0) => \sect_total_buf[0]_i_9__0_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_13\,
      Q => sect_total_buf_reg(10),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_12\,
      Q => sect_total_buf_reg(11),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_11\,
      Q => sect_total_buf_reg(12),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_10\,
      Q => sect_total_buf_reg(13),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_9\,
      Q => sect_total_buf_reg(14),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_8\,
      Q => sect_total_buf_reg(15),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_15\,
      Q => sect_total_buf_reg(16),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sect_total_buf_reg[16]_i_1__0_n_5\,
      CO(1) => \sect_total_buf_reg[16]_i_1__0_n_6\,
      CO(0) => \sect_total_buf_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000111",
      O(7 downto 4) => \NLW_sect_total_buf_reg[16]_i_1__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \sect_total_buf_reg[16]_i_1__0_n_12\,
      O(2) => \sect_total_buf_reg[16]_i_1__0_n_13\,
      O(1) => \sect_total_buf_reg[16]_i_1__0_n_14\,
      O(0) => \sect_total_buf_reg[16]_i_1__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3) => \sect_total_buf[16]_i_2__0_n_0\,
      S(2) => \sect_total_buf[16]_i_3__0_n_0\,
      S(1) => \sect_total_buf[16]_i_4__0_n_0\,
      S(0) => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_14\,
      Q => sect_total_buf_reg(17),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_13\,
      Q => sect_total_buf_reg(18),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_12\,
      Q => sect_total_buf_reg(19),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_14\,
      Q => sect_total_buf_reg(1),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_13\,
      Q => sect_total_buf_reg(2),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_12\,
      Q => sect_total_buf_reg(3),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_11\,
      Q => sect_total_buf_reg(4),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_10\,
      Q => sect_total_buf_reg(5),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_9\,
      Q => sect_total_buf_reg(6),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_8\,
      Q => sect_total_buf_reg(7),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_15\,
      Q => sect_total_buf_reg(8),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(6) => \sect_total_buf_reg[8]_i_1__0_n_1\,
      CO(5) => \sect_total_buf_reg[8]_i_1__0_n_2\,
      CO(4) => \sect_total_buf_reg[8]_i_1__0_n_3\,
      CO(3) => \sect_total_buf_reg[8]_i_1__0_n_4\,
      CO(2) => \sect_total_buf_reg[8]_i_1__0_n_5\,
      CO(1) => \sect_total_buf_reg[8]_i_1__0_n_6\,
      CO(0) => \sect_total_buf_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \sect_total_buf_reg[8]_i_1__0_n_8\,
      O(6) => \sect_total_buf_reg[8]_i_1__0_n_9\,
      O(5) => \sect_total_buf_reg[8]_i_1__0_n_10\,
      O(4) => \sect_total_buf_reg[8]_i_1__0_n_11\,
      O(3) => \sect_total_buf_reg[8]_i_1__0_n_12\,
      O(2) => \sect_total_buf_reg[8]_i_1__0_n_13\,
      O(1) => \sect_total_buf_reg[8]_i_1__0_n_14\,
      O(0) => \sect_total_buf_reg[8]_i_1__0_n_15\,
      S(7) => \sect_total_buf[8]_i_2__0_n_0\,
      S(6) => \sect_total_buf[8]_i_3__0_n_0\,
      S(5) => \sect_total_buf[8]_i_4__0_n_0\,
      S(4) => \sect_total_buf[8]_i_5__0_n_0\,
      S(3) => \sect_total_buf[8]_i_6__0_n_0\,
      S(2) => \sect_total_buf[8]_i_7__0_n_0\,
      S(1) => \sect_total_buf[8]_i_8__0_n_0\,
      S(0) => \sect_total_buf[8]_i_9__0_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_14\,
      Q => sect_total_buf_reg(9),
      R => ap_rst_n_inv
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => ap_rst_n_inv
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => ap_rst_n_inv
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => ap_rst_n_inv
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => ap_rst_n_inv
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => ap_rst_n_inv
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => ap_rst_n_inv
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => ap_rst_n_inv
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => ap_rst_n_inv
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => ap_rst_n_inv
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => ap_rst_n_inv
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => ap_rst_n_inv
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => ap_rst_n_inv
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => ap_rst_n_inv
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => ap_rst_n_inv
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => ap_rst_n_inv
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => ap_rst_n_inv
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => ap_rst_n_inv
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => ap_rst_n_inv
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => ap_rst_n_inv
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_122,
      Q => \start_addr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[35]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[36]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[37]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[40]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[41]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[42]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[43]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[44]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[45]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[46]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[47]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[50]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[51]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[52]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[53]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[54]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[55]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[56]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[57]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[58]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[59]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[60]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[61]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[62]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[63]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_to_4k[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_122,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo is
  port (
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[70]\ : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter15_reg_reg__0\ : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter9_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    int_ap_start_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter15_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    ready_for_outstanding_reg_0 : in STD_LOGIC;
    a_0_RVALID : in STD_LOGIC;
    \i1_fu_94_reg[0]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    sum_0_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    \i1_fu_94_reg[0]_0\ : in STD_LOGIC;
    a_0_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter16_reg_i_2_n_0 : STD_LOGIC;
  signal \dout_vld_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^full_n_reg_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \num_data_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \first_iter_0_reg_160[0]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mem_reg[30][0]_srl31_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1__0\ : label is "soft_lutpair183";
begin
  E(0) <= \^e\(0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  full_n_reg_0 <= \^full_n_reg_0\;
  full_n_reg_1 <= \^full_n_reg_1\;
U_fifo_srl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl
     port map (
      D(0) => D(0),
      Q(64 downto 0) => Q(64 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[70]_0\ => \dout_reg[70]\,
      \dout_reg[70]_1\(2) => \raddr_reg_n_0_[2]\,
      \dout_reg[70]_1\(1) => \raddr_reg_n_0_[1]\,
      \dout_reg[70]_1\(0) => \raddr_reg_n_0_[0]\,
      local_CHN_ARREADY => local_CHN_ARREADY,
      pop => pop,
      push_0 => push_0,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => \i1_fu_94_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => sum_0_WREADY,
      I4 => \i1_fu_94_reg[0]\,
      O => \^ap_block_pp0_stage0_subdone\
    );
ap_loop_exit_ready_pp0_iter16_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEE00000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter16_reg_reg,
      I1 => ap_loop_exit_ready_pp0_iter15_reg,
      I2 => \^full_n_reg_1\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_loop_exit_ready_pp0_iter16_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter16_reg_i_2_n_0,
      O => \ap_loop_exit_ready_pp0_iter15_reg_reg__0\
    );
ap_loop_exit_ready_pp0_iter16_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter15_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_exit_ready_pp0_iter16_reg,
      O => ap_loop_exit_ready_pp0_iter16_reg_i_2_n_0
    );
\dout_vld_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => rreq_valid,
      I1 => local_CHN_ARREADY,
      I2 => tmp_valid_reg,
      I3 => empty_n_reg_n_0,
      O => \dout_vld_i_1__3_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__3_n_0\,
      Q => rreq_valid,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAA0000"
    )
        port map (
      I0 => \empty_n_i_2__3_n_0\,
      I1 => rreq_valid,
      I2 => local_CHN_ARREADY,
      I3 => tmp_valid_reg,
      I4 => empty_n_reg_n_0,
      I5 => push_0,
      O => \empty_n_i_1__2_n_0\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \empty_n_i_2__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\first_iter_0_reg_160[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => a_0_ARREADY,
      O => \^full_n_reg_1\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFFFFF00D000D0"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => local_CHN_ARREADY,
      I2 => rreq_valid,
      I3 => push_0,
      I4 => \full_n_i_2__3_n_0\,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      O => \full_n_i_2__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^full_n_reg_0\,
      S => ap_rst_n_inv
    );
\i1_fu_94[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080880000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => ap_start,
      I2 => sum_0_WREADY,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \i1_fu_94_reg[0]_0\,
      I5 => \i1_fu_94_reg[0]\,
      O => int_ap_start_reg(0)
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push_0,
      I2 => pop,
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => pop,
      I1 => push_0,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955AAAA"
    )
        port map (
      I0 => push_0,
      I1 => rreq_valid,
      I2 => local_CHN_ARREADY,
      I3 => tmp_valid_reg,
      I4 => empty_n_reg_n_0,
      O => \mOutPtr[3]_i_1__2_n_0\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAA65"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => pop,
      I2 => push_0,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_0\,
      D => \mOutPtr[3]_i_2__0_n_0\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\mem_reg[30][0]_srl31_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^full_n_reg_0\,
      I2 => a_0_ARREADY,
      I3 => ap_loop_exit_ready_pp0_iter16_reg_reg_0,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ready_for_outstanding_reg,
      I3 => ready_for_outstanding_reg_0,
      I4 => a_0_RVALID,
      I5 => \i1_fu_94_reg[0]\,
      O => ap_enable_reg_pp0_iter9_reg
    );
\num_data_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__3_n_0\
    );
\num_data_cnt[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655AAAA59AA5555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => tmp_valid_reg,
      I2 => local_CHN_ARREADY,
      I3 => rreq_valid,
      I4 => push_0,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__2_n_0\
    );
\num_data_cnt[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20BA45"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \^e\(0),
      I2 => push_0,
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__2_n_0\
    );
\num_data_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => push_0,
      I1 => tmp_valid_reg,
      I2 => local_CHN_ARREADY,
      I3 => rreq_valid,
      O => \num_data_cnt[3]_i_1__2_n_0\
    );
\num_data_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAA9A99"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(0),
      I2 => \^e\(0),
      I3 => push_0,
      I4 => num_data_cnt_reg(1),
      I5 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2__0_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[0]_i_1__3_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[1]_i_1__2_n_0\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[2]_i_1__2_n_0\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__2_n_0\,
      D => \num_data_cnt[3]_i_2__0_n_0\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1__3_n_0\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => push_0,
      I1 => pop,
      I2 => empty_n_reg_n_0,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[1]\,
      O => \raddr[1]_i_1__2_n_0\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFFFC0000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => pop,
      I5 => push_0,
      O => \raddr[2]_i_1__1_n_0\
    );
\raddr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A96AA9A9A9A9A9"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => push_0,
      I4 => pop,
      I5 => empty_n_reg_n_0,
      O => \raddr[2]_i_2__0_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[2]_i_1__1_n_0\,
      D => \raddr[0]_i_1__3_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[2]_i_1__1_n_0\,
      D => \raddr[1]_i_1__2_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[2]_i_1__1_n_0\,
      D => \raddr[2]_i_2__0_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\tmp_addr[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rreq_valid,
      I1 => local_CHN_ARREADY,
      I2 => tmp_valid_reg,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized0\ is
  port (
    b_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    dout_vld_reg_2 : out STD_LOGIC;
    ready_for_outstanding : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DINPADINP : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_loop_init_reg : in STD_LOGIC;
    ap_loop_init_reg_0 : in STD_LOGIC;
    ap_loop_init_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    a_0_RVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    sum_0_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ap_loop_init_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized0\ : entity is "top_kernel_b_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized0\ is
  signal ap_loop_init_i_2_n_0 : STD_LOGIC;
  signal \dout_vld_i_1__4_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \^dout_vld_reg_1\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \full_n_i_3__3_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_9__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mOutPtr_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_10\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_11\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_12\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_13\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_14\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_15\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_8\ : STD_LOGIC;
  signal \mOutPtr_reg[8]_i_2__0_n_9\ : STD_LOGIC;
  signal num_data_cnt1 : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_9__0_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \num_data_cnt_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_10\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_11\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_12\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_13\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_14\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_15\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_8\ : STD_LOGIC;
  signal \num_data_cnt_reg[8]_i_2__0_n_9\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_mOutPtr_reg[8]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_num_data_cnt_reg[8]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair176";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mOutPtr_reg[8]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mOutPtr_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mem_reg[30][0]_srl31_i_2\ : label is "soft_lutpair177";
  attribute ADDER_THRESHOLD of \num_data_cnt_reg[8]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \num_data_cnt_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \raddr[7]_i_3__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \waddr[7]_i_2__0\ : label is "soft_lutpair172";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  dout_vld_reg_1 <= \^dout_vld_reg_1\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_mem
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(7) => \raddr_reg_n_0_[7]\,
      Q(6) => \raddr_reg_n_0_[6]\,
      Q(5) => \raddr_reg_n_0_[5]\,
      Q(4) => \raddr_reg_n_0_[4]\,
      Q(3) => \raddr_reg_n_0_[3]\,
      Q(2) => \raddr_reg_n_0_[2]\,
      Q(1) => \raddr_reg_n_0_[1]\,
      Q(0) => \raddr_reg_n_0_[0]\,
      WEBWE(0) => push,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      b_0_RDATA(31 downto 0) => b_0_RDATA(31 downto 0),
      mem_reg_0(7) => \waddr_reg_n_0_[7]\,
      mem_reg_0(6) => \waddr_reg_n_0_[6]\,
      mem_reg_0(5) => \waddr_reg_n_0_[5]\,
      mem_reg_0(4) => \waddr_reg_n_0_[4]\,
      mem_reg_0(3) => \waddr_reg_n_0_[3]\,
      mem_reg_0(2) => \waddr_reg_n_0_[2]\,
      mem_reg_0(1) => \waddr_reg_n_0_[1]\,
      mem_reg_0(0) => \waddr_reg_n_0_[0]\,
      mem_reg_1(32 downto 0) => mem_reg(32 downto 0),
      mem_reg_2 => \^full_n_reg_0\,
      mem_reg_3(0) => Q(0),
      mem_reg_4 => empty_n_reg_n_0,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => ready_for_outstanding_reg,
      ready_for_outstanding_reg_0 => \^dout_vld_reg_0\
    );
ap_loop_init_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init,
      I2 => \^dout_vld_reg_1\,
      I3 => ap_start,
      I4 => ap_loop_init_reg,
      I5 => ap_loop_init_i_2_n_0,
      O => ap_rst_n_0
    );
ap_loop_init_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^dout_vld_reg_1\,
      I1 => ap_loop_init_reg_0,
      I2 => ap_loop_init_reg,
      I3 => ap_loop_init_reg_1(1),
      I4 => ap_loop_init_reg_1(0),
      I5 => ap_loop_init_reg_1(2),
      O => ap_loop_init_i_2_n_0
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => ready_for_outstanding_reg,
      O => \dout_vld_i_1__4_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__4_n_0\,
      Q => \^dout_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => ready_for_outstanding_reg,
      I2 => \^dout_vld_reg_0\,
      I3 => \empty_n_i_2__4_n_0\,
      I4 => \^full_n_reg_0\,
      I5 => Q(0),
      O => \empty_n_i_1__13_n_0\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(4),
      I2 => mOutPtr_reg(5),
      I3 => \empty_n_i_3__0_n_0\,
      O => \empty_n_i_2__4_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mOutPtr_reg(8),
      I1 => mOutPtr_reg(7),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(6),
      I4 => mOutPtr_reg(1),
      I5 => mOutPtr_reg(3),
      O => \empty_n_i_3__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FF88FF88FF88"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => \^full_n_reg_0\,
      I4 => \full_n_i_2__5_n_0\,
      I5 => \full_n_i_3__3_n_0\,
      O => \full_n_i_1__13_n_0\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => num_data_cnt_reg(6),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(1),
      O => \full_n_i_2__5_n_0\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => num_data_cnt_reg(8),
      I1 => num_data_cnt_reg(7),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(5),
      O => \full_n_i_3__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_0\,
      Q => \^full_n_reg_0\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[8]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \mOutPtr[8]_i_10__0_n_0\
    );
\mOutPtr[8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758A00FF00FF00FF"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => ready_for_outstanding_reg,
      I2 => \^dout_vld_reg_0\,
      I3 => mOutPtr_reg(1),
      I4 => Q(0),
      I5 => \^full_n_reg_0\,
      O => \mOutPtr[8]_i_11__0_n_0\
    );
\mOutPtr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"758A8A8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => ready_for_outstanding_reg,
      I2 => \^dout_vld_reg_0\,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      O => \mOutPtr[8]_i_1__0_n_0\
    );
\mOutPtr[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => ready_for_outstanding_reg,
      I2 => \^dout_vld_reg_0\,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      O => \mOutPtr[8]_i_3__0_n_0\
    );
\mOutPtr[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(8),
      O => \mOutPtr[8]_i_4__0_n_0\
    );
\mOutPtr[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr[8]_i_5__0_n_0\
    );
\mOutPtr[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr[8]_i_6__0_n_0\
    );
\mOutPtr[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(5),
      O => \mOutPtr[8]_i_7__0_n_0\
    );
\mOutPtr[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(4),
      O => \mOutPtr[8]_i_8__0_n_0\
    );
\mOutPtr[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \mOutPtr[8]_i_9__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_15\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_14\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_13\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_12\,
      Q => mOutPtr_reg(4),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_11\,
      Q => mOutPtr_reg(5),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_10\,
      Q => mOutPtr_reg(6),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_9\,
      Q => mOutPtr_reg(7),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr_reg[8]_i_2__0_n_8\,
      Q => mOutPtr_reg(8),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[8]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => mOutPtr_reg(0),
      CI_TOP => '0',
      CO(7) => \NLW_mOutPtr_reg[8]_i_2__0_CO_UNCONNECTED\(7),
      CO(6) => \mOutPtr_reg[8]_i_2__0_n_1\,
      CO(5) => \mOutPtr_reg[8]_i_2__0_n_2\,
      CO(4) => \mOutPtr_reg[8]_i_2__0_n_3\,
      CO(3) => \mOutPtr_reg[8]_i_2__0_n_4\,
      CO(2) => \mOutPtr_reg[8]_i_2__0_n_5\,
      CO(1) => \mOutPtr_reg[8]_i_2__0_n_6\,
      CO(0) => \mOutPtr_reg[8]_i_2__0_n_7\,
      DI(7) => '0',
      DI(6 downto 1) => mOutPtr_reg(6 downto 1),
      DI(0) => \mOutPtr[8]_i_3__0_n_0\,
      O(7) => \mOutPtr_reg[8]_i_2__0_n_8\,
      O(6) => \mOutPtr_reg[8]_i_2__0_n_9\,
      O(5) => \mOutPtr_reg[8]_i_2__0_n_10\,
      O(4) => \mOutPtr_reg[8]_i_2__0_n_11\,
      O(3) => \mOutPtr_reg[8]_i_2__0_n_12\,
      O(2) => \mOutPtr_reg[8]_i_2__0_n_13\,
      O(1) => \mOutPtr_reg[8]_i_2__0_n_14\,
      O(0) => \mOutPtr_reg[8]_i_2__0_n_15\,
      S(7) => \mOutPtr[8]_i_4__0_n_0\,
      S(6) => \mOutPtr[8]_i_5__0_n_0\,
      S(5) => \mOutPtr[8]_i_6__0_n_0\,
      S(4) => \mOutPtr[8]_i_7__0_n_0\,
      S(3) => \mOutPtr[8]_i_8__0_n_0\,
      S(2) => \mOutPtr[8]_i_9__0_n_0\,
      S(1) => \mOutPtr[8]_i_10__0_n_0\,
      S(0) => \mOutPtr[8]_i_11__0_n_0\
    );
\mem_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F8F00000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => a_0_RVALID,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => sum_0_WREADY,
      I4 => ap_enable_reg_pp0_iter11,
      I5 => ap_loop_init_reg_2,
      O => \^dout_vld_reg_1\
    );
\mem_reg[30][0]_srl31_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => a_0_RVALID,
      I2 => ap_enable_reg_pp0_iter9,
      O => dout_vld_reg_2
    );
\num_data_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__4_n_0\
    );
\num_data_cnt[8]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => num_data_cnt_reg(2),
      O => \num_data_cnt[8]_i_10__0_n_0\
    );
\num_data_cnt[8]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"780F0F0F"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => \^dout_vld_reg_0\,
      I2 => num_data_cnt_reg(1),
      I3 => Q(0),
      I4 => \^full_n_reg_0\,
      O => \num_data_cnt[8]_i_11__0_n_0\
    );
\num_data_cnt[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => \^dout_vld_reg_0\,
      I2 => \^full_n_reg_0\,
      I3 => Q(0),
      O => \num_data_cnt[8]_i_1__0_n_0\
    );
\num_data_cnt[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => \^dout_vld_reg_0\,
      I2 => \^full_n_reg_0\,
      I3 => Q(0),
      O => num_data_cnt1
    );
\num_data_cnt[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(7),
      I1 => num_data_cnt_reg(8),
      O => \num_data_cnt[8]_i_4__0_n_0\
    );
\num_data_cnt[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(6),
      I1 => num_data_cnt_reg(7),
      O => \num_data_cnt[8]_i_5__0_n_0\
    );
\num_data_cnt[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(5),
      I1 => num_data_cnt_reg(6),
      O => \num_data_cnt[8]_i_6__0_n_0\
    );
\num_data_cnt[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(5),
      O => \num_data_cnt[8]_i_7__0_n_0\
    );
\num_data_cnt[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(4),
      O => \num_data_cnt[8]_i_8__0_n_0\
    );
\num_data_cnt[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      O => \num_data_cnt[8]_i_9__0_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt[0]_i_1__4_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_15\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_14\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_13\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_12\,
      Q => num_data_cnt_reg(4),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_11\,
      Q => num_data_cnt_reg(5),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_10\,
      Q => num_data_cnt_reg(6),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_9\,
      Q => num_data_cnt_reg(7),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1__0_n_0\,
      D => \num_data_cnt_reg[8]_i_2__0_n_8\,
      Q => num_data_cnt_reg(8),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[8]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => num_data_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => \NLW_num_data_cnt_reg[8]_i_2__0_CO_UNCONNECTED\(7),
      CO(6) => \num_data_cnt_reg[8]_i_2__0_n_1\,
      CO(5) => \num_data_cnt_reg[8]_i_2__0_n_2\,
      CO(4) => \num_data_cnt_reg[8]_i_2__0_n_3\,
      CO(3) => \num_data_cnt_reg[8]_i_2__0_n_4\,
      CO(2) => \num_data_cnt_reg[8]_i_2__0_n_5\,
      CO(1) => \num_data_cnt_reg[8]_i_2__0_n_6\,
      CO(0) => \num_data_cnt_reg[8]_i_2__0_n_7\,
      DI(7) => '0',
      DI(6 downto 1) => num_data_cnt_reg(6 downto 1),
      DI(0) => num_data_cnt1,
      O(7) => \num_data_cnt_reg[8]_i_2__0_n_8\,
      O(6) => \num_data_cnt_reg[8]_i_2__0_n_9\,
      O(5) => \num_data_cnt_reg[8]_i_2__0_n_10\,
      O(4) => \num_data_cnt_reg[8]_i_2__0_n_11\,
      O(3) => \num_data_cnt_reg[8]_i_2__0_n_12\,
      O(2) => \num_data_cnt_reg[8]_i_2__0_n_13\,
      O(1) => \num_data_cnt_reg[8]_i_2__0_n_14\,
      O(0) => \num_data_cnt_reg[8]_i_2__0_n_15\,
      S(7) => \num_data_cnt[8]_i_4__0_n_0\,
      S(6) => \num_data_cnt[8]_i_5__0_n_0\,
      S(5) => \num_data_cnt[8]_i_6__0_n_0\,
      S(4) => \num_data_cnt[8]_i_7__0_n_0\,
      S(3) => \num_data_cnt[8]_i_8__0_n_0\,
      S(2) => \num_data_cnt[8]_i_9__0_n_0\,
      S(1) => \num_data_cnt[8]_i_10__0_n_0\,
      S(0) => \num_data_cnt[8]_i_11__0_n_0\
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \raddr[7]_i_3__0_n_0\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr_reg_n_0_[4]\,
      I4 => \raddr_reg_n_0_[7]\,
      I5 => \raddr_reg_n_0_[6]\,
      O => \raddr[0]_i_1__4_n_0\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \raddr[1]_i_2__1_n_0\,
      I1 => \raddr_reg_n_0_[3]\,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => \raddr_reg_n_0_[0]\,
      O => \raddr[1]_i_1__4_n_0\
    );
\raddr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[5]\,
      I1 => \raddr_reg_n_0_[4]\,
      I2 => \raddr_reg_n_0_[7]\,
      I3 => \raddr_reg_n_0_[6]\,
      O => \raddr[1]_i_2__1_n_0\
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => \raddr[3]_i_2__2_n_0\,
      O => \raddr[2]_i_1__3_n_0\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[3]\,
      I4 => \raddr[3]_i_2__2_n_0\,
      O => \raddr[3]_i_1__2_n_0\
    );
\raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr_reg_n_0_[4]\,
      I3 => \raddr_reg_n_0_[7]\,
      I4 => \raddr_reg_n_0_[6]\,
      I5 => \raddr_reg_n_0_[1]\,
      O => \raddr[3]_i_2__2_n_0\
    );
\raddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[6]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr[7]_i_3__0_n_0\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[4]_i_1__0_n_0\
    );
\raddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \raddr[7]_i_3__0_n_0\,
      I1 => \raddr_reg_n_0_[7]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[4]\,
      I5 => \raddr_reg_n_0_[5]\,
      O => \raddr[5]_i_1__0_n_0\
    );
\raddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr[7]_i_3__0_n_0\,
      I4 => \raddr_reg_n_0_[5]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[6]_i_1__0_n_0\
    );
\raddr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => ready_for_outstanding_reg,
      I2 => \^dout_vld_reg_0\,
      O => pop
    );
\raddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \raddr_reg_n_0_[4]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr[7]_i_3__0_n_0\,
      I3 => \raddr_reg_n_0_[6]\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[7]\,
      O => \raddr[7]_i_2__0_n_0\
    );
\raddr[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      O => \raddr[7]_i_3__0_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__4_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__4_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__3_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__2_n_0\,
      Q => \raddr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2__0_n_0\,
      Q => \raddr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2__0_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2__0_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => \waddr[1]_i_1__0_n_0\
    );
\waddr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \waddr[1]_i_2__0_n_0\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr[3]_i_2__0_n_0\,
      O => \waddr[2]_i_1__0_n_0\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr[3]_i_2__0_n_0\,
      O => \waddr[3]_i_1__0_n_0\
    );
\waddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \waddr[3]_i_2__0_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr[7]_i_2__0_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2__0_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1__1_n_0\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr[7]_i_2__0_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[6]_i_1__0_n_0\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr[7]_i_2__0_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \waddr[7]_i_1__0_n_0\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[7]_i_2__0_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \raddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DINPADINP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \num_data_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[1]_1\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \num_data_cnt_reg[2]_0\ : in STD_LOGIC;
    \num_data_cnt_reg[3]_0\ : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1\ : entity is "top_kernel_b_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1\ is
  signal \dout_vld_i_1__6_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__6_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_3__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \^raddr_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \raddr[3]_i_2__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__0\ : label is "soft_lutpair95";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  \raddr_reg[3]_0\(3 downto 0) <= \^raddr_reg[3]_0\(3 downto 0);
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_srl__parameterized0\
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => empty_n_reg_n_0,
      \dout_reg[0]_2\(0) => \dout_reg[0]_0\(0),
      local_CHN_RREADY => local_CHN_RREADY,
      mem_reg => \^dout_vld_reg_0\,
      pop => pop
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => local_CHN_RREADY,
      I2 => \dout_reg[0]_0\(0),
      I3 => Q(0),
      I4 => \^dout_vld_reg_0\,
      O => \dout_vld_i_1__6_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__6_n_0\,
      Q => \^dout_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FF0022"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => empty_n_reg_0,
      I2 => \empty_n_i_2__6_n_0\,
      I3 => pop,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__4_n_0\
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(4),
      O => \empty_n_i_2__6_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(2),
      I4 => \full_n_i_3__2_n_0\,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__4_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088800000000"
    )
        port map (
      I0 => num_data_cnt_reg(1),
      I1 => \num_data_cnt_reg[1]_0\,
      I2 => \^dout_vld_reg_0\,
      I3 => Q(0),
      I4 => \num_data_cnt_reg[1]_1\,
      I5 => num_data_cnt_reg(0),
      O => \full_n_i_3__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^full_n_reg_0\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr[4]_i_3__1_n_0\,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => \mOutPtr[4]_i_3__1_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \mOutPtr[4]_i_3__1_n_0\,
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__3_n_0\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFFD5550000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      I2 => \dout_reg[0]_0\(0),
      I3 => local_CHN_RREADY,
      I4 => empty_n_reg_n_0,
      I5 => \num_data_cnt_reg[1]_0\,
      O => \mOutPtr[4]_i_1__0_n_0\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAA6"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => \mOutPtr[4]_i_3__1_n_0\,
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[4]_i_2__1_n_0\
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5550000FFFFFFFF"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      I2 => \dout_reg[0]_0\(0),
      I3 => local_CHN_RREADY,
      I4 => empty_n_reg_n_0,
      I5 => \num_data_cnt_reg[1]_0\,
      O => \mOutPtr[4]_i_3__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => mOutPtr_reg(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => mOutPtr_reg(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => mOutPtr_reg(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_1__3_n_0\,
      Q => mOutPtr_reg(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[4]_i_2__1_n_0\,
      Q => mOutPtr_reg(4),
      R => ap_rst_n_inv
    );
\num_data_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__6_n_0\
    );
\num_data_cnt[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2A55D5"
    )
        port map (
      I0 => \num_data_cnt_reg[1]_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => \num_data_cnt_reg[1]_1\,
      I4 => num_data_cnt_reg(0),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__3_n_0\
    );
\num_data_cnt[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF0200FF0200FD"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => empty_n_reg_0,
      I2 => \num_data_cnt_reg[2]_0\,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__3_n_0\
    );
\num_data_cnt[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20FB04"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt_reg[3]_0\,
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__3_n_0\
    );
\num_data_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^full_n_reg_0\,
      I2 => local_CHN_RREADY,
      I3 => \dout_reg[0]_0\(0),
      I4 => Q(0),
      I5 => \^dout_vld_reg_0\,
      O => \num_data_cnt[4]_i_1__0_n_0\
    );
\num_data_cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAA9AAAA"
    )
        port map (
      I0 => num_data_cnt_reg(4),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(0),
      I4 => \num_data_cnt_reg[3]_0\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[4]_i_2__1_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[0]_i_1__6_n_0\,
      Q => num_data_cnt_reg(0),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[1]_i_1__3_n_0\,
      Q => num_data_cnt_reg(1),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[2]_i_1__3_n_0\,
      Q => num_data_cnt_reg(2),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[3]_i_1__3_n_0\,
      Q => num_data_cnt_reg(3),
      R => ap_rst_n_inv
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__0_n_0\,
      D => \num_data_cnt[4]_i_2__1_n_0\,
      Q => num_data_cnt_reg(4),
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      O => \raddr[0]_i_1__2_n_0\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \raddr[3]_i_4__0_n_0\,
      I1 => \^raddr_reg[3]_0\(0),
      I2 => \^raddr_reg[3]_0\(1),
      O => \raddr[1]_i_1__3_n_0\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      I1 => \raddr[3]_i_4__0_n_0\,
      I2 => \^raddr_reg[3]_0\(2),
      I3 => \^raddr_reg[3]_0\(1),
      O => \raddr[2]_i_1__2_n_0\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFFF30000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr[3]_i_3__0_n_0\,
      I2 => \^raddr_reg[3]_0\(3),
      I3 => \^raddr_reg[3]_0\(2),
      I4 => pop,
      I5 => \num_data_cnt_reg[1]_0\,
      O => \raddr[3]_i_1__1_n_0\
    );
\raddr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(3),
      I1 => \^raddr_reg[3]_0\(2),
      I2 => \raddr[3]_i_4__0_n_0\,
      I3 => \^raddr_reg[3]_0\(1),
      I4 => \^raddr_reg[3]_0\(0),
      O => \raddr[3]_i_2__1_n_0\
    );
\raddr[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(1),
      I1 => \^raddr_reg[3]_0\(0),
      O => \raddr[3]_i_3__0_n_0\
    );
\raddr[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888800000000"
    )
        port map (
      I0 => \num_data_cnt_reg[1]_0\,
      I1 => empty_n_reg_n_0,
      I2 => local_CHN_RREADY,
      I3 => \dout_reg[0]_0\(0),
      I4 => Q(0),
      I5 => \^dout_vld_reg_0\,
      O => \raddr[3]_i_4__0_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[0]_i_1__2_n_0\,
      Q => \^raddr_reg[3]_0\(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[1]_i_1__3_n_0\,
      Q => \^raddr_reg[3]_0\(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[2]_i_1__2_n_0\,
      Q => \^raddr_reg[3]_0\(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_0\,
      D => \raddr[3]_i_2__1_n_0\,
      Q => \^raddr_reg[3]_0\(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_sequential is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \could_multi_bursts.burst_len_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    local_CHN_AWVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 );
    \data_p2_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_sequential;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_sequential is
  signal B : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \could_multi_bursts.burst_addr[17]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[17]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[25]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_10_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_11_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_12_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_13_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[2]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[33]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[41]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[49]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[57]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr[9]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[33]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[41]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[49]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[57]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_next\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.burst_len_plus1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len_plus1[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_4__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_5__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_7\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal end_from_4k1_carry_n_4 : STD_LOGIC;
  signal end_from_4k1_carry_n_5 : STD_LOGIC;
  signal end_from_4k1_carry_n_6 : STD_LOGIC;
  signal end_from_4k1_carry_n_7 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_12__1_n_0\ : STD_LOGIC;
  signal last_sect_i_13_n_0 : STD_LOGIC;
  signal last_sect_i_14_n_0 : STD_LOGIC;
  signal last_sect_i_15_n_0 : STD_LOGIC;
  signal last_sect_i_16_n_0 : STD_LOGIC;
  signal \last_sect_i_2__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_9__1_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal next_req : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 17 downto 3 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_124 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_156 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[5]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total[5]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_9__1_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.burst_addr_reg[57]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_could_multi_bursts.burst_addr_reg[57]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_end_from_4k1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_end_from_4k1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[17]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[25]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[25]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[2]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[33]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[33]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[41]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[41]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[49]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[49]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[57]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[57]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.burst_addr_reg[9]_i_1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.burst_addr_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[0]_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[1]_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[2]_i_1__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[3]_i_1__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[0]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[1]_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[2]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[3]_i_1__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len_plus1[4]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_5__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_6\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_7\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_8\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3__1\ : label is "soft_lutpair322";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \last_sect_i_12__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of last_sect_i_13 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of last_sect_i_15 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \last_sect_i_6__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \last_sect_i_8__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1__2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair327";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[0]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[16]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__1\ : label is 16;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  \in\(61 downto 0) <= \^in\(61 downto 0);
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \p_1_in__0\(3),
      Q => beat_len(1),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \p_1_in__0\(6),
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \p_1_in__0\(7),
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \p_1_in__0\(8),
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \p_1_in__0\(17),
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(22),
      O => \could_multi_bursts.burst_addr[17]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(21),
      O => \could_multi_bursts.burst_addr[17]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(20),
      O => \could_multi_bursts.burst_addr[17]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(19),
      O => \could_multi_bursts.burst_addr[17]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(18),
      O => \could_multi_bursts.burst_addr[17]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(17),
      O => \could_multi_bursts.burst_addr[17]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(16),
      O => \could_multi_bursts.burst_addr[17]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(15),
      O => \could_multi_bursts.burst_addr[17]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(30),
      O => \could_multi_bursts.burst_addr[25]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(29),
      O => \could_multi_bursts.burst_addr[25]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(28),
      O => \could_multi_bursts.burst_addr[25]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(27),
      O => \could_multi_bursts.burst_addr[25]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(26),
      O => \could_multi_bursts.burst_addr[25]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(25),
      O => \could_multi_bursts.burst_addr[25]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(24),
      O => \could_multi_bursts.burst_addr[25]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(23),
      O => \could_multi_bursts.burst_addr[25]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(5),
      I1 => \^in\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.burst_addr[2]_i_10_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(4),
      I1 => \^in\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.burst_addr[2]_i_11_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(3),
      I1 => \^in\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.burst_addr[2]_i_12_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(2),
      I1 => \^in\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.burst_addr[2]_i_13_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr[2]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(6),
      O => \could_multi_bursts.burst_addr[2]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(5),
      O => \could_multi_bursts.burst_addr[2]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => B(6),
      I1 => \^in\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.burst_addr[2]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(38),
      O => \could_multi_bursts.burst_addr[33]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(37),
      O => \could_multi_bursts.burst_addr[33]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(36),
      O => \could_multi_bursts.burst_addr[33]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(35),
      O => \could_multi_bursts.burst_addr[33]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(34),
      O => \could_multi_bursts.burst_addr[33]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(33),
      O => \could_multi_bursts.burst_addr[33]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(32),
      O => \could_multi_bursts.burst_addr[33]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[33]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(31),
      O => \could_multi_bursts.burst_addr[33]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(46),
      O => \could_multi_bursts.burst_addr[41]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(45),
      O => \could_multi_bursts.burst_addr[41]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(44),
      O => \could_multi_bursts.burst_addr[41]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(43),
      O => \could_multi_bursts.burst_addr[41]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(42),
      O => \could_multi_bursts.burst_addr[41]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(41),
      O => \could_multi_bursts.burst_addr[41]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(40),
      O => \could_multi_bursts.burst_addr[41]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[41]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(39),
      O => \could_multi_bursts.burst_addr[41]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(54),
      O => \could_multi_bursts.burst_addr[49]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(53),
      O => \could_multi_bursts.burst_addr[49]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(52),
      O => \could_multi_bursts.burst_addr[49]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(51),
      O => \could_multi_bursts.burst_addr[49]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(50),
      O => \could_multi_bursts.burst_addr[49]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(49),
      O => \could_multi_bursts.burst_addr[49]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(48),
      O => \could_multi_bursts.burst_addr[49]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[49]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(47),
      O => \could_multi_bursts.burst_addr[49]_i_9_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(61),
      O => \could_multi_bursts.burst_addr[57]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(60),
      O => \could_multi_bursts.burst_addr[57]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(59),
      O => \could_multi_bursts.burst_addr[57]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(58),
      O => \could_multi_bursts.burst_addr[57]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(57),
      O => \could_multi_bursts.burst_addr[57]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(56),
      O => \could_multi_bursts.burst_addr[57]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[57]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(55),
      O => \could_multi_bursts.burst_addr[57]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(14),
      O => \could_multi_bursts.burst_addr[9]_i_2_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(13),
      O => \could_multi_bursts.burst_addr[9]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(12),
      O => \could_multi_bursts.burst_addr[9]_i_4_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(11),
      O => \could_multi_bursts.burst_addr[9]_i_5_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(10),
      O => \could_multi_bursts.burst_addr[9]_i_6_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(9),
      O => \could_multi_bursts.burst_addr[9]_i_7_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(8),
      O => \could_multi_bursts.burst_addr[9]_i_8_n_0\
    );
\could_multi_bursts.burst_addr[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(7),
      O => \could_multi_bursts.burst_addr[9]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_14\,
      Q => \^in\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_13\,
      Q => \^in\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_12\,
      Q => \^in\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_11\,
      Q => \^in\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_10\,
      Q => \^in\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_9\,
      Q => \^in\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_8\,
      Q => \^in\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_15\,
      Q => \^in\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[17]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[17]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[17]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[17]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[17]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[17]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[17]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[17]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[17]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_14\,
      Q => \^in\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_13\,
      Q => \^in\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_12\,
      Q => \^in\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_11\,
      Q => \^in\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_10\,
      Q => \^in\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_9\,
      Q => \^in\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[17]_i_1_n_8\,
      Q => \^in\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_15\,
      Q => \^in\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[17]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[25]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[25]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[25]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[25]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[25]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[25]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[25]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[25]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[25]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_14\,
      Q => \^in\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_13\,
      Q => \^in\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_12\,
      Q => \^in\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_11\,
      Q => \^in\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_14\,
      Q => \^in\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[2]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \could_multi_bursts.burst_addr[2]_i_2_n_0\,
      DI(4) => \could_multi_bursts.burst_addr[2]_i_3_n_0\,
      DI(3) => \could_multi_bursts.burst_addr[2]_i_4_n_0\,
      DI(2) => \could_multi_bursts.burst_addr[2]_i_5_n_0\,
      DI(1) => \could_multi_bursts.burst_addr[2]_i_6_n_0\,
      DI(0) => '0',
      O(7) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[2]_i_1_n_14\,
      O(0) => \NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED\(0),
      S(7) => \could_multi_bursts.burst_addr[2]_i_7_n_0\,
      S(6) => \could_multi_bursts.burst_addr[2]_i_8_n_0\,
      S(5) => \could_multi_bursts.burst_addr[2]_i_9_n_0\,
      S(4) => \could_multi_bursts.burst_addr[2]_i_10_n_0\,
      S(3) => \could_multi_bursts.burst_addr[2]_i_11_n_0\,
      S(2) => \could_multi_bursts.burst_addr[2]_i_12_n_0\,
      S(1) => \could_multi_bursts.burst_addr[2]_i_13_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.burst_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_10\,
      Q => \^in\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_9\,
      Q => \^in\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[25]_i_1_n_8\,
      Q => \^in\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_15\,
      Q => \^in\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[33]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[25]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[33]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[33]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[33]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[33]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[33]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[33]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[33]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[33]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[33]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_14\,
      Q => \^in\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_13\,
      Q => \^in\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_12\,
      Q => \^in\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_11\,
      Q => \^in\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_10\,
      Q => \^in\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_9\,
      Q => \^in\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_13\,
      Q => \^in\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[33]_i_1_n_8\,
      Q => \^in\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_15\,
      Q => \^in\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[41]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[33]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[41]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[41]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[41]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[41]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[41]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[41]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[41]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[41]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[41]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_14\,
      Q => \^in\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_13\,
      Q => \^in\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_12\,
      Q => \^in\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_11\,
      Q => \^in\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_10\,
      Q => \^in\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_9\,
      Q => \^in\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[41]_i_1_n_8\,
      Q => \^in\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_15\,
      Q => \^in\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[49]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[41]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[49]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[49]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[49]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[49]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[49]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[49]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[49]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[49]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[49]_i_9_n_0\
    );
\could_multi_bursts.burst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_12\,
      Q => \^in\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_14\,
      Q => \^in\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_13\,
      Q => \^in\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_12\,
      Q => \^in\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_11\,
      Q => \^in\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_10\,
      Q => \^in\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_9\,
      Q => \^in\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[49]_i_1_n_8\,
      Q => \^in\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_15\,
      Q => \^in\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[57]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[49]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.burst_addr_reg[57]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.burst_addr_reg[57]_i_1_O_UNCONNECTED\(7),
      O(6) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[57]_i_1_n_15\,
      S(7) => '0',
      S(6) => \could_multi_bursts.burst_addr[57]_i_2_n_0\,
      S(5) => \could_multi_bursts.burst_addr[57]_i_3_n_0\,
      S(4) => \could_multi_bursts.burst_addr[57]_i_4_n_0\,
      S(3) => \could_multi_bursts.burst_addr[57]_i_5_n_0\,
      S(2) => \could_multi_bursts.burst_addr[57]_i_6_n_0\,
      S(1) => \could_multi_bursts.burst_addr[57]_i_7_n_0\,
      S(0) => \could_multi_bursts.burst_addr[57]_i_8_n_0\
    );
\could_multi_bursts.burst_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_14\,
      Q => \^in\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_13\,
      Q => \^in\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_11\,
      Q => \^in\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_12\,
      Q => \^in\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_11\,
      Q => \^in\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_10\,
      Q => \^in\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[57]_i_1_n_9\,
      Q => \^in\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_10\,
      Q => \^in\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_9\,
      Q => \^in\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[2]_i_1_n_8\,
      Q => \^in\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_reg[9]_i_1_n_15\,
      Q => \^in\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.burst_addr_reg[2]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_0\,
      CO(6) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_1\,
      CO(5) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_2\,
      CO(4) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_3\,
      CO(3) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_4\,
      CO(2) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_5\,
      CO(1) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_6\,
      CO(0) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_8\,
      O(6) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_9\,
      O(5) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_10\,
      O(4) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_11\,
      O(3) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_12\,
      O(2) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_13\,
      O(1) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_14\,
      O(0) => \could_multi_bursts.burst_addr_reg[9]_i_1_n_15\,
      S(7) => \could_multi_bursts.burst_addr[9]_i_2_n_0\,
      S(6) => \could_multi_bursts.burst_addr[9]_i_3_n_0\,
      S(5) => \could_multi_bursts.burst_addr[9]_i_4_n_0\,
      S(4) => \could_multi_bursts.burst_addr[9]_i_5_n_0\,
      S(3) => \could_multi_bursts.burst_addr[9]_i_6_n_0\,
      S(2) => \could_multi_bursts.burst_addr[9]_i_7_n_0\,
      S(1) => \could_multi_bursts.burst_addr[9]_i_8_n_0\,
      S(0) => \could_multi_bursts.burst_addr[9]_i_9_n_0\
    );
\could_multi_bursts.burst_len[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(0)
    );
\could_multi_bursts.burst_len[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(1)
    );
\could_multi_bursts.burst_len[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(2)
    );
\could_multi_bursts.burst_len[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.burst_len_next\(3)
    );
\could_multi_bursts.burst_len_plus1[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.burst_len_plus1[0]_i_1__1_n_0\
    );
\could_multi_bursts.burst_len_plus1[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.burst_len_plus1[1]_i_1__1_n_0\
    );
\could_multi_bursts.burst_len_plus1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.burst_len_plus1[2]_i_1_n_0\
    );
\could_multi_bursts.burst_len_plus1[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \sect_len_buf_reg_n_0_[3]\,
      O => \could_multi_bursts.burst_len_plus1[3]_i_1__1_n_0\
    );
\could_multi_bursts.burst_len_plus1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => local_BURST_AWREADY,
      O => \^e\(0)
    );
\could_multi_bursts.burst_len_plus1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.burst_len_plus1[4]_i_2_n_0\
    );
\could_multi_bursts.burst_len_plus1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[0]_i_1__1_n_0\,
      Q => B(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[1]_i_1__1_n_0\,
      Q => B(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[2]_i_1_n_0\,
      Q => B(4),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[3]_i_1__1_n_0\,
      Q => B(5),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_plus1[4]_i_2_n_0\,
      Q => B(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(0),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(1),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(2),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_len_next\(3),
      Q => \could_multi_bursts.burst_len_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => local_BURST_AWREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => ost_ctrl_ready,
      O => \could_multi_bursts.burst_valid_i_1__0_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1__0_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2__1_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(3),
      I3 => \could_multi_bursts.last_loop_i_3__1_n_0\,
      I4 => p_15_in,
      I5 => \could_multi_bursts.last_loop_i_4__1_n_0\,
      O => \could_multi_bursts.last_loop_i_1__1_n_0\
    );
\could_multi_bursts.last_loop_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_5__1_n_0\,
      I1 => beat_len(6),
      I2 => \could_multi_bursts.last_loop_i_6_n_0\,
      I3 => \single_sect__18\,
      I4 => beat_len(4),
      O => \could_multi_bursts.last_loop_i_2__1_n_0\
    );
\could_multi_bursts.last_loop_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_7_n_0\,
      I1 => beat_len(5),
      I2 => \could_multi_bursts.last_loop_i_8_n_0\,
      I3 => \single_sect__18\,
      I4 => beat_len(9),
      O => \could_multi_bursts.last_loop_i_3__1_n_0\
    );
\could_multi_bursts.last_loop_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_4__1_n_0\
    );
\could_multi_bursts.last_loop_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(6),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(6),
      O => \could_multi_bursts.last_loop_i_5__1_n_0\
    );
\could_multi_bursts.last_loop_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(4),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(4),
      O => \could_multi_bursts.last_loop_i_6_n_0\
    );
\could_multi_bursts.last_loop_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(5),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(5),
      O => \could_multi_bursts.last_loop_i_7_n_0\
    );
\could_multi_bursts.last_loop_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(8),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(8),
      O => \could_multi_bursts.last_loop_i_8_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1__1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => end_from_4k(4),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_15_in,
      I3 => p_0_in(1),
      O => \could_multi_bursts.loop_cnt[1]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => \single_sect__18\,
      I2 => end_from_4k(5),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_15_in,
      I4 => p_0_in(2),
      O => \could_multi_bursts.loop_cnt[2]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => \single_sect__18\,
      I2 => end_from_4k(6),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_15_in,
      I5 => p_0_in(3),
      O => \could_multi_bursts.loop_cnt[3]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => end_from_4k(7),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__1_n_0\,
      I2 => p_15_in,
      I3 => p_0_in(4),
      O => \could_multi_bursts.loop_cnt[4]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2__1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => end_from_4k(8),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => local_BURST_AWREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => ost_ctrl_ready,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3__1_n_0\,
      I2 => p_15_in,
      I3 => p_0_in(5),
      O => \could_multi_bursts.loop_cnt[5]_i_2__1_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3__1_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => end_from_4k(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DFF0000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => local_BURST_AWREADY,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1__1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
end_from_4k1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => end_from_4k1_carry_n_0,
      CO(6) => end_from_4k1_carry_n_1,
      CO(5) => end_from_4k1_carry_n_2,
      CO(4) => end_from_4k1_carry_n_3,
      CO(3) => end_from_4k1_carry_n_4,
      CO(2) => end_from_4k1_carry_n_5,
      CO(1) => end_from_4k1_carry_n_6,
      CO(0) => end_from_4k1_carry_n_7,
      DI(7) => rs_req_n_117,
      DI(6) => rs_req_n_118,
      DI(5) => rs_req_n_119,
      DI(4) => rs_req_n_120,
      DI(3) => rs_req_n_121,
      DI(2) => rs_req_n_122,
      DI(1) => rs_req_n_123,
      DI(0) => rs_req_n_124,
      O(7 downto 0) => end_from_4k1(9 downto 2),
      S(7) => rs_req_n_147,
      S(6) => rs_req_n_148,
      S(5) => rs_req_n_149,
      S(4) => rs_req_n_150,
      S(3) => rs_req_n_151,
      S(2) => rs_req_n_152,
      S(1) => rs_req_n_153,
      S(0) => rs_req_n_154
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => end_from_4k1_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_end_from_4k1_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \end_from_4k1_carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => rs_req_n_116,
      O(7 downto 2) => \NLW_end_from_4k1_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => end_from_4k1(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => rs_req_n_155,
      S(0) => rs_req_n_156
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => \^sr\(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => \^sr\(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => \^sr\(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => \^sr\(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => \^sr\(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => \^sr\(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => \^sr\(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => \^sr\(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => \^sr\(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => \^sr\(0)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => \^sr\(0)
    );
\last_sect_buf_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^sr\(0)
    );
\last_sect_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => last_sect_i_14_n_0,
      I1 => sect_total_buf_reg(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total(8),
      I4 => last_sect_i_15_n_0,
      I5 => last_sect_i_16_n_0,
      O => \last_sect_i_10__1_n_0\
    );
\last_sect_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total_buf_reg(1),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(7),
      I4 => sect_total_buf_reg(6),
      O => \last_sect_i_11__1_n_0\
    );
\last_sect_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \last_sect_i_12__1_n_0\
    );
last_sect_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      O => last_sect_i_13_n_0
    );
last_sect_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33500050"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => sect_total(3),
      I2 => sect_total_buf_reg(0),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(0),
      O => last_sect_i_14_n_0
    );
last_sect_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => last_sect_i_15_n_0
    );
last_sect_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(5),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(5),
      O => last_sect_i_16_n_0
    );
\last_sect_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008000"
    )
        port map (
      I0 => \last_sect_i_4__1_n_0\,
      I1 => \last_sect_i_5__1_n_0\,
      I2 => \last_sect_i_6__1_n_0\,
      I3 => \last_sect_i_7__1_n_0\,
      I4 => \last_sect_i_8__1_n_0\,
      O => \last_sect_i_2__1_n_0\
    );
\last_sect_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002000000"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => \last_sect_i_9__1_n_0\,
      I4 => \last_sect_i_10__1_n_0\,
      I5 => \last_sect_i_11__1_n_0\,
      O => \last_sect_i_3__1_n_0\
    );
\last_sect_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      I3 => sect_total(19),
      I4 => sect_total_buf_reg(19),
      I5 => \last_sect_i_12__1_n_0\,
      O => \last_sect_i_4__1_n_0\
    );
\last_sect_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => sect_total_buf_reg(17),
      I2 => first_sect_reg_n_0,
      I3 => sect_total(16),
      I4 => sect_total(17),
      O => \last_sect_i_5__1_n_0\
    );
\last_sect_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => sect_total_buf_reg(12),
      I2 => first_sect_reg_n_0,
      O => \last_sect_i_6__1_n_0\
    );
\last_sect_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      I3 => sect_total(11),
      I4 => sect_total_buf_reg(11),
      I5 => last_sect_i_13_n_0,
      O => \last_sect_i_7__1_n_0\
    );
\last_sect_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sect_total(14),
      I1 => sect_total(12),
      I2 => first_sect_reg_n_0,
      O => \last_sect_i_8__1_n_0\
    );
\last_sect_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sect_total(6),
      I1 => sect_total(7),
      O => \last_sect_i_9__1_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_2,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => local_BURST_AWREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => ost_ctrl_ready,
      O => push
    );
\mem_reg[14][0]_srl15_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_126,
      Q => req_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_req: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice
     port map (
      D(51) => rs_req_n_6,
      D(50) => rs_req_n_7,
      D(49) => rs_req_n_8,
      D(48) => rs_req_n_9,
      D(47) => rs_req_n_10,
      D(46) => rs_req_n_11,
      D(45) => rs_req_n_12,
      D(44) => rs_req_n_13,
      D(43) => rs_req_n_14,
      D(42) => rs_req_n_15,
      D(41) => rs_req_n_16,
      D(40) => rs_req_n_17,
      D(39) => rs_req_n_18,
      D(38) => rs_req_n_19,
      D(37) => rs_req_n_20,
      D(36) => rs_req_n_21,
      D(35) => rs_req_n_22,
      D(34) => rs_req_n_23,
      D(33) => rs_req_n_24,
      D(32) => rs_req_n_25,
      D(31) => rs_req_n_26,
      D(30) => rs_req_n_27,
      D(29) => rs_req_n_28,
      D(28) => rs_req_n_29,
      D(27) => rs_req_n_30,
      D(26) => rs_req_n_31,
      D(25) => rs_req_n_32,
      D(24) => rs_req_n_33,
      D(23) => rs_req_n_34,
      D(22) => rs_req_n_35,
      D(21) => rs_req_n_36,
      D(20) => rs_req_n_37,
      D(19) => rs_req_n_38,
      D(18) => rs_req_n_39,
      D(17) => rs_req_n_40,
      D(16) => rs_req_n_41,
      D(15) => rs_req_n_42,
      D(14) => rs_req_n_43,
      D(13) => rs_req_n_44,
      D(12) => rs_req_n_45,
      D(11) => rs_req_n_46,
      D(10) => rs_req_n_47,
      D(9) => rs_req_n_48,
      D(8) => rs_req_n_49,
      D(7) => rs_req_n_50,
      D(6) => rs_req_n_51,
      D(5) => rs_req_n_52,
      D(4) => rs_req_n_53,
      D(3) => rs_req_n_54,
      D(2) => rs_req_n_55,
      D(1) => rs_req_n_56,
      D(0) => rs_req_n_57,
      E(0) => first_sect,
      Q(66) => \p_1_in__0\(17),
      Q(65 downto 63) => \p_1_in__0\(8 downto 6),
      Q(62) => \p_1_in__0\(3),
      Q(61) => rs_req_n_63,
      Q(60) => rs_req_n_64,
      Q(59) => rs_req_n_65,
      Q(58) => rs_req_n_66,
      Q(57) => rs_req_n_67,
      Q(56) => rs_req_n_68,
      Q(55) => rs_req_n_69,
      Q(54) => rs_req_n_70,
      Q(53) => rs_req_n_71,
      Q(52) => rs_req_n_72,
      Q(51) => rs_req_n_73,
      Q(50) => rs_req_n_74,
      Q(49) => rs_req_n_75,
      Q(48) => rs_req_n_76,
      Q(47) => rs_req_n_77,
      Q(46) => rs_req_n_78,
      Q(45) => rs_req_n_79,
      Q(44) => rs_req_n_80,
      Q(43) => rs_req_n_81,
      Q(42) => rs_req_n_82,
      Q(41) => rs_req_n_83,
      Q(40) => rs_req_n_84,
      Q(39) => rs_req_n_85,
      Q(38) => rs_req_n_86,
      Q(37) => rs_req_n_87,
      Q(36) => rs_req_n_88,
      Q(35) => rs_req_n_89,
      Q(34) => rs_req_n_90,
      Q(33) => rs_req_n_91,
      Q(32) => rs_req_n_92,
      Q(31) => rs_req_n_93,
      Q(30) => rs_req_n_94,
      Q(29) => rs_req_n_95,
      Q(28) => rs_req_n_96,
      Q(27) => rs_req_n_97,
      Q(26) => rs_req_n_98,
      Q(25) => rs_req_n_99,
      Q(24) => rs_req_n_100,
      Q(23) => rs_req_n_101,
      Q(22) => rs_req_n_102,
      Q(21) => rs_req_n_103,
      Q(20) => rs_req_n_104,
      Q(19) => rs_req_n_105,
      Q(18) => rs_req_n_106,
      Q(17) => rs_req_n_107,
      Q(16) => rs_req_n_108,
      Q(15) => rs_req_n_109,
      Q(14) => rs_req_n_110,
      Q(13) => rs_req_n_111,
      Q(12) => rs_req_n_112,
      Q(11) => rs_req_n_113,
      Q(10) => rs_req_n_114,
      Q(9) => rs_req_n_115,
      Q(8) => rs_req_n_116,
      Q(7) => rs_req_n_117,
      Q(6) => rs_req_n_118,
      Q(5) => rs_req_n_119,
      Q(4) => rs_req_n_120,
      Q(3) => rs_req_n_121,
      Q(2) => rs_req_n_122,
      Q(1) => rs_req_n_123,
      Q(0) => rs_req_n_124,
      S(7) => \sect_total[5]_i_5_n_0\,
      S(6) => \sect_total[5]_i_6_n_0\,
      S(5) => \sect_total[5]_i_7_n_0\,
      S(4) => \sect_total[5]_i_8_n_0\,
      S(3) => \sect_total[5]_i_9_n_0\,
      S(2) => \sect_total[5]_i_10_n_0\,
      S(1) => \sect_total[5]_i_11_n_0\,
      S(0) => \sect_total[5]_i_12_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      ap_rst_n_1 => rs_req_n_2,
      \data_p1_reg[11]_0\(1) => rs_req_n_155,
      \data_p1_reg[11]_0\(0) => rs_req_n_156,
      \data_p1_reg[81]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p1_reg[9]_0\(7) => rs_req_n_147,
      \data_p1_reg[9]_0\(6) => rs_req_n_148,
      \data_p1_reg[9]_0\(5) => rs_req_n_149,
      \data_p1_reg[9]_0\(4) => rs_req_n_150,
      \data_p1_reg[9]_0\(3) => rs_req_n_151,
      \data_p1_reg[9]_0\(2) => rs_req_n_152,
      \data_p1_reg[9]_0\(1) => rs_req_n_153,
      \data_p1_reg[9]_0\(0) => rs_req_n_154,
      \data_p2_reg[2]_0\(0) => \data_p2_reg[2]\(0),
      \data_p2_reg[81]_0\(66 downto 0) => D(66 downto 0),
      last_sect_reg => rs_req_n_126,
      last_sect_reg_0 => \last_sect_i_2__1_n_0\,
      last_sect_reg_1 => \last_sect_i_3__1_n_0\,
      last_sect_reg_2 => last_sect_reg_n_0,
      local_BURST_AWREADY => local_BURST_AWREADY,
      local_CHN_AWVALID => local_CHN_AWVALID,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      p_15_in => p_15_in,
      req_handling_reg => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total[19]_i_3_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_buf_reg[19]\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_buf_reg[19]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[19]_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \sect_total_reg[5]\(1) => \sect_total[5]_i_3_n_0\,
      \sect_total_reg[5]\(0) => \sect_total[5]_i_4_n_0\,
      \single_sect__18\ => \single_sect__18\
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_15_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt(0),
      CI_TOP => '0',
      CO(7) => sect_cnt0_carry_n_0,
      CO(6) => sect_cnt0_carry_n_1,
      CO(5) => sect_cnt0_carry_n_2,
      CO(4) => sect_cnt0_carry_n_3,
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(8 downto 1),
      S(7 downto 0) => sect_cnt(8 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__0_n_0\,
      CO(6) => \sect_cnt0_carry__0_n_1\,
      CO(5) => \sect_cnt0_carry__0_n_2\,
      CO(4) => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(16 downto 9),
      S(7 downto 0) => sect_cnt(16 downto 9)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__1_n_0\,
      CO(6) => \sect_cnt0_carry__1_n_1\,
      CO(5) => \sect_cnt0_carry__1_n_2\,
      CO(4) => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(24 downto 17),
      S(7 downto 0) => sect_cnt(24 downto 17)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__2_n_0\,
      CO(6) => \sect_cnt0_carry__2_n_1\,
      CO(5) => \sect_cnt0_carry__2_n_2\,
      CO(4) => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(32 downto 25),
      S(7 downto 0) => sect_cnt(32 downto 25)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__3_n_0\,
      CO(6) => \sect_cnt0_carry__3_n_1\,
      CO(5) => \sect_cnt0_carry__3_n_2\,
      CO(4) => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(40 downto 33),
      S(7 downto 0) => sect_cnt(40 downto 33)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__4_n_0\,
      CO(6) => \sect_cnt0_carry__4_n_1\,
      CO(5) => \sect_cnt0_carry__4_n_2\,
      CO(4) => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(48 downto 41),
      S(7 downto 0) => sect_cnt(48 downto 41)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt0_carry__5_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt0_carry__5_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_57,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(20),
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(21),
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(22),
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(23),
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(24),
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(25),
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(26),
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(27),
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(28),
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(29),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(30),
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(31),
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(32),
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(33),
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(34),
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(35),
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(36),
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(37),
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(38),
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(39),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(40),
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(41),
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(42),
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(43),
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(44),
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(45),
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(46),
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(47),
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(48),
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(49),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(50),
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(51),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => end_from_4k(0),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1__1_n_0\
    );
\sect_len_buf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => end_from_4k(1),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1__1_n_0\
    );
\sect_len_buf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => end_from_4k(2),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1__1_n_0\
    );
\sect_len_buf[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => end_from_4k(3),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_1__1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_total[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => rs_req_n_122,
      O => \sect_total[5]_i_10_n_0\
    );
\sect_total[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(3),
      I1 => rs_req_n_123,
      O => \sect_total[5]_i_11_n_0\
    );
\sect_total[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(3),
      I1 => rs_req_n_124,
      O => \sect_total[5]_i_12_n_0\
    );
\sect_total[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(17),
      I1 => rs_req_n_115,
      O => \sect_total[5]_i_3_n_0\
    );
\sect_total[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(17),
      I1 => rs_req_n_116,
      O => \sect_total[5]_i_4_n_0\
    );
\sect_total[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(17),
      I1 => rs_req_n_117,
      O => \sect_total[5]_i_5_n_0\
    );
\sect_total[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(8),
      I1 => rs_req_n_118,
      O => \sect_total[5]_i_6_n_0\
    );
\sect_total[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(7),
      I1 => rs_req_n_119,
      O => \sect_total[5]_i_7_n_0\
    );
\sect_total[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => rs_req_n_120,
      O => \sect_total[5]_i_8_n_0\
    );
\sect_total[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => rs_req_n_121,
      O => \sect_total[5]_i_9_n_0\
    );
\sect_total_buf[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[0]_i_2__1_n_0\
    );
\sect_total_buf[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[0]_i_3__1_n_0\
    );
\sect_total_buf[0]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[0]_i_4__1_n_0\
    );
\sect_total_buf[0]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[0]_i_5__1_n_0\
    );
\sect_total_buf[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_6__1_n_0\
    );
\sect_total_buf[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_7__1_n_0\
    );
\sect_total_buf[0]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_8__1_n_0\
    );
\sect_total_buf[0]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_9__1_n_0\
    );
\sect_total_buf[16]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2__1_n_0\
    );
\sect_total_buf[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3__1_n_0\
    );
\sect_total_buf[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4__1_n_0\
    );
\sect_total_buf[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5__1_n_0\
    );
\sect_total_buf[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[8]_i_2__1_n_0\
    );
\sect_total_buf[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[8]_i_3__1_n_0\
    );
\sect_total_buf[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[8]_i_4__1_n_0\
    );
\sect_total_buf[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[8]_i_5__1_n_0\
    );
\sect_total_buf[8]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_6__1_n_0\
    );
\sect_total_buf[8]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_7__1_n_0\
    );
\sect_total_buf[8]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_8__1_n_0\
    );
\sect_total_buf[8]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_9__1_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_15\,
      Q => sect_total_buf_reg(0),
      R => \^sr\(0)
    );
\sect_total_buf_reg[0]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sect_total_buf_reg[0]_i_1__1_n_0\,
      CO(6) => \sect_total_buf_reg[0]_i_1__1_n_1\,
      CO(5) => \sect_total_buf_reg[0]_i_1__1_n_2\,
      CO(4) => \sect_total_buf_reg[0]_i_1__1_n_3\,
      CO(3) => \sect_total_buf_reg[0]_i_1__1_n_4\,
      CO(2) => \sect_total_buf_reg[0]_i_1__1_n_5\,
      CO(1) => \sect_total_buf_reg[0]_i_1__1_n_6\,
      CO(0) => \sect_total_buf_reg[0]_i_1__1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \sect_total_buf_reg[0]_i_1__1_n_8\,
      O(6) => \sect_total_buf_reg[0]_i_1__1_n_9\,
      O(5) => \sect_total_buf_reg[0]_i_1__1_n_10\,
      O(4) => \sect_total_buf_reg[0]_i_1__1_n_11\,
      O(3) => \sect_total_buf_reg[0]_i_1__1_n_12\,
      O(2) => \sect_total_buf_reg[0]_i_1__1_n_13\,
      O(1) => \sect_total_buf_reg[0]_i_1__1_n_14\,
      O(0) => \sect_total_buf_reg[0]_i_1__1_n_15\,
      S(7) => \sect_total_buf[0]_i_2__1_n_0\,
      S(6) => \sect_total_buf[0]_i_3__1_n_0\,
      S(5) => \sect_total_buf[0]_i_4__1_n_0\,
      S(4) => \sect_total_buf[0]_i_5__1_n_0\,
      S(3) => \sect_total_buf[0]_i_6__1_n_0\,
      S(2) => \sect_total_buf[0]_i_7__1_n_0\,
      S(1) => \sect_total_buf[0]_i_8__1_n_0\,
      S(0) => \sect_total_buf[0]_i_9__1_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_13\,
      Q => sect_total_buf_reg(10),
      R => \^sr\(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_12\,
      Q => sect_total_buf_reg(11),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_11\,
      Q => sect_total_buf_reg(12),
      R => \^sr\(0)
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_10\,
      Q => sect_total_buf_reg(13),
      R => \^sr\(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_9\,
      Q => sect_total_buf_reg(14),
      R => \^sr\(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_8\,
      Q => sect_total_buf_reg(15),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_15\,
      Q => sect_total_buf_reg(16),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_buf_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sect_total_buf_reg[16]_i_1__1_n_5\,
      CO(1) => \sect_total_buf_reg[16]_i_1__1_n_6\,
      CO(0) => \sect_total_buf_reg[16]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000111",
      O(7 downto 4) => \NLW_sect_total_buf_reg[16]_i_1__1_O_UNCONNECTED\(7 downto 4),
      O(3) => \sect_total_buf_reg[16]_i_1__1_n_12\,
      O(2) => \sect_total_buf_reg[16]_i_1__1_n_13\,
      O(1) => \sect_total_buf_reg[16]_i_1__1_n_14\,
      O(0) => \sect_total_buf_reg[16]_i_1__1_n_15\,
      S(7 downto 4) => B"0000",
      S(3) => \sect_total_buf[16]_i_2__1_n_0\,
      S(2) => \sect_total_buf[16]_i_3__1_n_0\,
      S(1) => \sect_total_buf[16]_i_4__1_n_0\,
      S(0) => \sect_total_buf[16]_i_5__1_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_14\,
      Q => sect_total_buf_reg(17),
      R => \^sr\(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_13\,
      Q => sect_total_buf_reg(18),
      R => \^sr\(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_12\,
      Q => sect_total_buf_reg(19),
      R => \^sr\(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_14\,
      Q => sect_total_buf_reg(1),
      R => \^sr\(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_13\,
      Q => sect_total_buf_reg(2),
      R => \^sr\(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_12\,
      Q => sect_total_buf_reg(3),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_11\,
      Q => sect_total_buf_reg(4),
      R => \^sr\(0)
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_10\,
      Q => sect_total_buf_reg(5),
      R => \^sr\(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_9\,
      Q => sect_total_buf_reg(6),
      R => \^sr\(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_8\,
      Q => sect_total_buf_reg(7),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_15\,
      Q => sect_total_buf_reg(8),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_total_buf_reg[0]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_total_buf_reg[8]_i_1__1_n_0\,
      CO(6) => \sect_total_buf_reg[8]_i_1__1_n_1\,
      CO(5) => \sect_total_buf_reg[8]_i_1__1_n_2\,
      CO(4) => \sect_total_buf_reg[8]_i_1__1_n_3\,
      CO(3) => \sect_total_buf_reg[8]_i_1__1_n_4\,
      CO(2) => \sect_total_buf_reg[8]_i_1__1_n_5\,
      CO(1) => \sect_total_buf_reg[8]_i_1__1_n_6\,
      CO(0) => \sect_total_buf_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \sect_total_buf_reg[8]_i_1__1_n_8\,
      O(6) => \sect_total_buf_reg[8]_i_1__1_n_9\,
      O(5) => \sect_total_buf_reg[8]_i_1__1_n_10\,
      O(4) => \sect_total_buf_reg[8]_i_1__1_n_11\,
      O(3) => \sect_total_buf_reg[8]_i_1__1_n_12\,
      O(2) => \sect_total_buf_reg[8]_i_1__1_n_13\,
      O(1) => \sect_total_buf_reg[8]_i_1__1_n_14\,
      O(0) => \sect_total_buf_reg[8]_i_1__1_n_15\,
      S(7) => \sect_total_buf[8]_i_2__1_n_0\,
      S(6) => \sect_total_buf[8]_i_3__1_n_0\,
      S(5) => \sect_total_buf[8]_i_4__1_n_0\,
      S(4) => \sect_total_buf[8]_i_5__1_n_0\,
      S(3) => \sect_total_buf[8]_i_6__1_n_0\,
      S(2) => \sect_total_buf[8]_i_7__1_n_0\,
      S(1) => \sect_total_buf[8]_i_8__1_n_0\,
      S(0) => \sect_total_buf[8]_i_9__1_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_14\,
      Q => sect_total_buf_reg(9),
      R => \^sr\(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => \^sr\(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => \^sr\(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => \^sr\(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => \^sr\(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => \^sr\(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => \^sr\(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => \^sr\(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => \^sr\(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => \^sr\(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => \^sr\(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => \^sr\(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => \^sr\(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => \^sr\(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => \^sr\(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => \^sr\(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => \^sr\(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => \^sr\(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => \^sr\(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => \^sr\(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_124,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_123,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_122,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_124,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_123,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_122,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => \^sr\(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => \^sr\(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => \^sr\(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => \^sr\(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => \^sr\(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => \^sr\(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => \^sr\(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => \^sr\(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => \^sr\(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    local_BURST_WREADY : in STD_LOGIC;
    \conservative_gen.local_BURST_WVALID_reg\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo is
  signal U_fifo_srl_n_0 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal U_fifo_srl_n_22 : STD_LOGIC;
  signal U_fifo_srl_n_23 : STD_LOGIC;
  signal U_fifo_srl_n_24 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal U_fifo_srl_n_33 : STD_LOGIC;
  signal U_fifo_srl_n_34 : STD_LOGIC;
  signal U_fifo_srl_n_35 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \conservative_gen.burst_valid\ : STD_LOGIC;
  signal \empty_n_i_2__7_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_2__7_n_0\ : STD_LOGIC;
  signal full_n_reg_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_4__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__7_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal raddr112_in : STD_LOGIC;
  signal \raddr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__7\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__5\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__1\ : label is "soft_lutpair386";
begin
U_fifo_srl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl
     port map (
      D(3) => U_fifo_srl_n_3,
      D(2) => U_fifo_srl_n_4,
      D(1) => U_fifo_srl_n_5,
      D(0) => U_fifo_srl_n_6,
      DI(5 downto 0) => DI(5 downto 0),
      E(0) => U_fifo_srl_n_0,
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \conservative_gen.burst_valid\ => \conservative_gen.burst_valid\,
      \conservative_gen.local_BURST_WLEN_reg[3]\(7 downto 0) => Q(7 downto 0),
      \conservative_gen.local_BURST_WVALID_reg\ => \conservative_gen.local_BURST_WVALID_reg\,
      \conservative_gen.num_beat_cnt_reg[7]\ => p_0_in(0),
      \dout_reg[3]_0\(3 downto 0) => \dout_reg[3]\(3 downto 0),
      \dout_reg[3]_1\(3 downto 0) => raddr_reg(3 downto 0),
      dout_vld_reg => U_fifo_srl_n_33,
      empty_n_reg(0) => U_fifo_srl_n_2,
      empty_n_reg_0 => U_fifo_srl_n_34,
      empty_n_reg_1 => full_n_reg_n_0,
      empty_n_reg_2 => empty_n_reg_n_0,
      empty_n_reg_3 => \empty_n_i_2__7_n_0\,
      full_n_reg(0) => U_fifo_srl_n_7,
      full_n_reg_0 => U_fifo_srl_n_35,
      full_n_reg_1 => \full_n_i_2__7_n_0\,
      \in\(3 downto 0) => \in\(3 downto 0),
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      \num_data_cnt_reg[0]\(3) => U_fifo_srl_n_8,
      \num_data_cnt_reg[0]\(2) => U_fifo_srl_n_9,
      \num_data_cnt_reg[0]\(1) => U_fifo_srl_n_10,
      \num_data_cnt_reg[0]\(0) => U_fifo_srl_n_11,
      \num_data_cnt_reg[4]\(4 downto 0) => num_data_cnt_reg(4 downto 0),
      push => push,
      raddr112_in => raddr112_in,
      \raddr_reg[0]\(2) => U_fifo_srl_n_22,
      \raddr_reg[0]\(1) => U_fifo_srl_n_23,
      \raddr_reg[0]\(0) => U_fifo_srl_n_24,
      \raddr_reg[3]\ => \mOutPtr[4]_i_4__1_n_0\,
      s_ready_t_reg => s_ready_t_reg
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_34,
      Q => \conservative_gen.burst_valid\,
      R => SR(0)
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__7_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_33,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(4),
      I4 => num_data_cnt_reg(3),
      O => \full_n_i_2__7_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_35,
      Q => full_n_reg_n_0,
      S => SR(0)
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \conservative_gen.local_BURST_WVALID_reg\,
      I1 => local_BURST_WREADY,
      I2 => \conservative_gen.burst_valid\,
      O => \mOutPtr[4]_i_4__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_6,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_5,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_4,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_0,
      D => U_fifo_srl_n_3,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__7_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => \num_data_cnt[0]_i_1__7_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_11,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_10,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_9,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_8,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__5_n_0\
    );
\raddr[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => raddr112_in
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => \raddr[0]_i_1__5_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_24,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_23,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_22,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized0\ is
  port (
    wreq_valid : out STD_LOGIC;
    sum_0_AWREADY : out STD_LOGIC;
    \first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0\ : out STD_LOGIC;
    next_wreq : out STD_LOGIC;
    valid_length : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[69]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    first_iter_0_reg_160_pp0_iter9_reg : in STD_LOGIC;
    \dout_reg[70]\ : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    \dout_reg[70]_0\ : in STD_LOGIC;
    \dout_reg[70]_1\ : in STD_LOGIC;
    \pop_dout__0\ : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized0\ : entity is "top_kernel_sum_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized0\ is
  signal \dout_vld_i_1__8_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \num_data_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \num_data_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^sum_0_awready\ : STD_LOGIC;
  signal \^wreq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__8\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__12\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__6\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__10\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \raddr[1]_i_2__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1__1\ : label is "soft_lutpair391";
begin
  next_wreq <= \^next_wreq\;
  sum_0_AWREADY <= \^sum_0_awready\;
  wreq_valid <= \^wreq_valid\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized0\
     port map (
      D(0) => D(0),
      Q(64 downto 0) => Q(64 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \^wreq_valid\,
      \dout_reg[0]_1\ => empty_n_reg_n_0,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[69]_0\ => \dout_reg[69]\,
      \dout_reg[70]_0\ => \dout_reg[70]\,
      \dout_reg[70]_1\ => \^sum_0_awready\,
      \dout_reg[70]_2\ => \dout_reg[70]_0\,
      \dout_reg[70]_3\ => \dout_reg[70]_1\,
      \dout_reg[70]_4\(1) => \raddr_reg_n_0_[1]\,
      \dout_reg[70]_4\(0) => \raddr_reg_n_0_[0]\,
      first_iter_0_reg_160_pp0_iter9_reg => first_iter_0_reg_160_pp0_iter9_reg,
      local_CHN_AWREADY => local_CHN_AWREADY,
      pop => pop,
      push => push,
      tmp_valid_reg => tmp_valid_reg,
      tmp_valid_reg_0 => \^next_wreq\,
      valid_length => valid_length,
      wrsp_ready => wrsp_ready
    );
\dout_vld_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEEEAE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^wreq_valid\,
      I2 => wrsp_ready,
      I3 => tmp_valid_reg,
      I4 => local_CHN_AWREADY,
      O => \dout_vld_i_1__8_n_0\
    );
dout_vld_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => first_iter_0_reg_160_pp0_iter9_reg,
      I1 => \dout_reg[70]\,
      I2 => \^sum_0_awready\,
      O => \first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__8_n_0\,
      Q => \^wreq_valid\,
      R => SR(0)
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__6_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00FF0000"
    )
        port map (
      I0 => \num_data_cnt_reg_n_0_[2]\,
      I1 => \num_data_cnt_reg_n_0_[1]\,
      I2 => \num_data_cnt_reg_n_0_[0]\,
      I3 => push,
      I4 => \pop_dout__0\,
      I5 => \^sum_0_awready\,
      O => \full_n_i_1__6_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_0\,
      Q => \^sum_0_awready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__12_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59599959AAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \^wreq_valid\,
      I2 => wrsp_ready,
      I3 => tmp_valid_reg,
      I4 => local_CHN_AWREADY,
      I5 => empty_n_reg_n_0,
      O => \mOutPtr[2]_i_1__6_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => pop,
      I3 => push,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_0\,
      D => \mOutPtr[0]_i_1__12_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_0\,
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_0\,
      D => \mOutPtr[2]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\num_data_cnt[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \num_data_cnt_reg_n_0_[0]\,
      O => \num_data_cnt[0]_i_1__12_n_0\
    );
\num_data_cnt[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F70708F"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => \^next_wreq\,
      I2 => push,
      I3 => \num_data_cnt_reg_n_0_[1]\,
      I4 => \num_data_cnt_reg_n_0_[0]\,
      O => \num_data_cnt[1]_i_1__6_n_0\
    );
\num_data_cnt[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAAAA"
    )
        port map (
      I0 => push,
      I1 => local_CHN_AWREADY,
      I2 => tmp_valid_reg,
      I3 => wrsp_ready,
      I4 => \^wreq_valid\,
      O => \num_data_cnt[2]_i_1__6_n_0\
    );
\num_data_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777EEEE18881111"
    )
        port map (
      I0 => \num_data_cnt_reg_n_0_[1]\,
      I1 => \num_data_cnt_reg_n_0_[0]\,
      I2 => \^wreq_valid\,
      I3 => \^next_wreq\,
      I4 => push,
      I5 => \num_data_cnt_reg_n_0_[2]\,
      O => \num_data_cnt[2]_i_2__1_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[2]_i_1__6_n_0\,
      D => \num_data_cnt[0]_i_1__12_n_0\,
      Q => \num_data_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[2]_i_1__6_n_0\,
      D => \num_data_cnt[1]_i_1__6_n_0\,
      Q => \num_data_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[2]_i_1__6_n_0\,
      D => \num_data_cnt[2]_i_2__1_n_0\,
      Q => \num_data_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\raddr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1__10_n_0\
    );
\raddr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EEF000"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => empty_n_reg_n_0,
      I3 => push,
      I4 => pop,
      O => \raddr[1]_i_1__5_n_0\
    );
\raddr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => push,
      I2 => pop,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[1]\,
      O => \raddr[1]_i_2__2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[1]_i_1__5_n_0\,
      D => \raddr[0]_i_1__10_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[1]_i_1__5_n_0\,
      D => \raddr[1]_i_2__2_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\tmp_addr[63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => wrsp_ready,
      I2 => tmp_valid_reg,
      I3 => local_CHN_AWREADY,
      O => \^next_wreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    local_CHN_WVALID : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter11_reg : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    \dout_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]\ : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]_0\ : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]_1\ : in STD_LOGIC;
    icmp_ln11_reg_283 : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    a_0_RVALID : in STD_LOGIC;
    b_0_RVALID : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    \num_data_cnt1__0\ : in STD_LOGIC;
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized1\ : entity is "top_kernel_sum_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized1\ is
  signal \empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__8_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \full_n_i_2__9_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^full_n_reg_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \num_data_cnt[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \raddr112_in__1\ : STD_LOGIC;
  signal \raddr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_3 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__8\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \mem_reg[5][0]_srl6_i_3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__8\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__8\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__6\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__7\ : label is "soft_lutpair380";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  full_n_reg_1 <= \^full_n_reg_1\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized1\
     port map (
      Q(4 downto 0) => raddr_reg(4 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[31]_0\(31 downto 0) => \dout_reg[31]\(31 downto 0),
      \dout_reg[35]_0\(35 downto 0) => \dout_reg[35]\(35 downto 0),
      pop => pop,
      push => push
    );
ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter11,
      O => full_n_reg_2
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_reg_0,
      Q => local_CHN_WVALID,
      R => SR(0)
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F730"
    )
        port map (
      I0 => \empty_n_i_2__8_n_0\,
      I1 => pop,
      I2 => push,
      I3 => \^empty_n_reg_0\,
      O => \empty_n_i_1__7_n_0\
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(5),
      I5 => mOutPtr_reg(4),
      O => \empty_n_i_2__8_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\first_iter_0_reg_160[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF5D0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \first_iter_0_reg_160_reg[0]\,
      I2 => \first_iter_0_reg_160_reg[0]_0\,
      I3 => \^full_n_reg_1\,
      I4 => \first_iter_0_reg_160_reg[0]_1\,
      I5 => icmp_ln11_reg_283,
      O => ap_enable_reg_pp0_iter1_reg
    );
\first_iter_0_reg_160[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44F4F4F4"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => a_0_RVALID,
      I4 => b_0_RVALID,
      I5 => \first_iter_0_reg_160_reg[0]_2\,
      O => \^full_n_reg_1\
    );
\full_n_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F730"
    )
        port map (
      I0 => \full_n_i_2__9_n_0\,
      I1 => push,
      I2 => p_4_in,
      I3 => \^full_n_reg_0\,
      O => \full_n_i_1__7_n_0\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(5),
      I5 => num_data_cnt_reg(4),
      O => \full_n_i_2__9_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A65"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => push,
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__8_n_0\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__7_n_0\
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_1__3_n_0\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr[5]_i_3_n_0\,
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(5),
      I3 => mOutPtr_reg(4),
      O => \mOutPtr[5]_i_2_n_0\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554D5555554"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => push,
      I5 => pop,
      O => \mOutPtr[5]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__8_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__7_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_1__3_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[5]_i_2_n_0\,
      Q => mOutPtr_reg(5),
      R => SR(0)
    );
\mem_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0D0D0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \^full_n_reg_0\,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => a_0_RVALID,
      I4 => b_0_RVALID,
      O => ap_enable_reg_pp0_iter11_reg
    );
\num_data_cnt[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__8_n_0\
    );
\num_data_cnt[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A65"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => p_4_in,
      I2 => push,
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__8_n_0\
    );
\num_data_cnt[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => p_4_in,
      I1 => push,
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__8_n_0\
    );
\num_data_cnt[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => p_4_in,
      I1 => push,
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(3),
      I5 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__7_n_0\
    );
\num_data_cnt[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_1__3_n_0\
    );
\num_data_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt[5]_i_3_n_0\,
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(5),
      I3 => num_data_cnt_reg(4),
      O => \num_data_cnt[5]_i_2_n_0\
    );
\num_data_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554D5555554"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      I4 => push,
      I5 => p_4_in,
      O => \num_data_cnt[5]_i_3_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[0]_0\(0),
      D => \num_data_cnt[0]_i_1__8_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[0]_0\(0),
      D => \num_data_cnt[1]_i_1__8_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[0]_0\(0),
      D => \num_data_cnt[2]_i_1__8_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[0]_0\(0),
      D => \num_data_cnt[3]_i_1__7_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[0]_0\(0),
      D => \num_data_cnt[4]_i_1__3_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\num_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt_reg[0]_0\(0),
      D => \num_data_cnt[5]_i_2_n_0\,
      Q => num_data_cnt_reg(5),
      R => SR(0)
    );
\raddr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__6_n_0\
    );
\raddr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => \^empty_n_reg_0\,
      I2 => push,
      I3 => pop,
      I4 => raddr_reg(1),
      O => \raddr[1]_i_1__7_n_0\
    );
\raddr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => push,
      I2 => pop,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__5_n_0\
    );
\raddr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_1__5_n_0\
    );
\raddr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \raddr112_in__1\,
      I1 => \^empty_n_reg_0\,
      I2 => push,
      I3 => pop,
      O => \raddr[4]_i_1__1_n_0\
    );
\raddr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \raddr[4]_i_4_n_0\,
      I1 => raddr_reg(2),
      I2 => raddr_reg(4),
      I3 => raddr_reg(3),
      O => \raddr[4]_i_2_n_0\
    );
\raddr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => raddr_reg(4),
      I2 => raddr_reg(2),
      I3 => raddr_reg(3),
      I4 => raddr_reg(0),
      O => \raddr112_in__1\
    );
\raddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54D5545454545454"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => pop,
      I4 => push,
      I5 => \^empty_n_reg_0\,
      O => \raddr[4]_i_4_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1__1_n_0\,
      D => \raddr[0]_i_1__6_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1__1_n_0\,
      D => \raddr[1]_i_1__7_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1__1_n_0\,
      D => \raddr[2]_i_1__5_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1__1_n_0\,
      D => \raddr[3]_i_1__5_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1__1_n_0\,
      D => \raddr[4]_i_2_n_0\,
      Q => raddr_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2\ is
  port (
    \pop_dout__0\ : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC;
    wrsp_valid : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    \push__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt1__0\ : out STD_LOGIC;
    valid_length : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_AWREADY : in STD_LOGIC;
    \num_data_cnt_reg[4]_0\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pop_dout__0_0\ : in STD_LOGIC;
    \num_data_cnt_reg[1]_0\ : in STD_LOGIC;
    sum_0_BVALID : in STD_LOGIC;
    icmp_ln11_reg_283_pp0_iter15_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    \num_data_cnt_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2\ : entity is "top_kernel_sum_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2\ is
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_15 : STD_LOGIC;
  signal U_fifo_srl_n_16 : STD_LOGIC;
  signal U_fifo_srl_n_19 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal U_fifo_srl_n_20 : STD_LOGIC;
  signal U_fifo_srl_n_21 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \empty_n_i_2__9_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__9_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \raddr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal \^wrsp_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair397";
begin
  wrsp_ready <= \^wrsp_ready\;
  wrsp_valid <= \^wrsp_valid\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2\
     port map (
      D(2) => U_fifo_srl_n_4,
      D(1) => U_fifo_srl_n_5,
      D(0) => U_fifo_srl_n_6,
      E(0) => U_fifo_srl_n_2,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      dout_vld_reg => \push__0\,
      dout_vld_reg_0(0) => E(0),
      dout_vld_reg_1 => U_fifo_srl_n_19,
      dout_vld_reg_2 => dout_vld_reg_0,
      dout_vld_reg_3(0) => dout_vld_reg_1(0),
      empty_n_reg => U_fifo_srl_n_20,
      empty_n_reg_0 => empty_n_reg_n_0,
      empty_n_reg_1 => \empty_n_i_2__9_n_0\,
      full_n_reg => U_fifo_srl_n_21,
      full_n_reg_0 => \^wrsp_ready\,
      full_n_reg_1 => \^wrsp_valid\,
      icmp_ln11_reg_283_pp0_iter15_reg => icmp_ln11_reg_283_pp0_iter15_reg,
      local_CHN_AWREADY => local_CHN_AWREADY,
      \mOutPtr_reg[0]\(3) => U_fifo_srl_n_8,
      \mOutPtr_reg[0]\(2) => U_fifo_srl_n_9,
      \mOutPtr_reg[0]\(1) => U_fifo_srl_n_10,
      \mOutPtr_reg[0]\(0) => U_fifo_srl_n_11,
      \mOutPtr_reg[4]\(4 downto 0) => mOutPtr_reg(4 downto 0),
      next_wreq => next_wreq,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[0]\(3) => U_fifo_srl_n_13,
      \num_data_cnt_reg[0]\(2) => U_fifo_srl_n_14,
      \num_data_cnt_reg[0]\(1) => U_fifo_srl_n_15,
      \num_data_cnt_reg[0]\(0) => U_fifo_srl_n_16,
      \num_data_cnt_reg[1]\ => \num_data_cnt_reg[1]_0\,
      \num_data_cnt_reg[1]_0\ => \num_data_cnt_reg[1]_1\,
      \num_data_cnt_reg[4]\ => \num_data_cnt_reg[4]_0\,
      \num_data_cnt_reg[4]_0\(4 downto 0) => num_data_cnt_reg(4 downto 0),
      ost_resp_info => ost_resp_info,
      \pop_dout__0\ => \pop_dout__0\,
      \pop_dout__0_0\ => \pop_dout__0_0\,
      \raddr_reg[3]\(0) => U_fifo_srl_n_7,
      s_ready_t_reg(0) => U_fifo_srl_n_12,
      sum_0_BVALID => sum_0_BVALID,
      valid_length => valid_length,
      wreq_valid => wreq_valid
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_20,
      Q => \^wrsp_valid\,
      R => SR(0)
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__9_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_19,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_21,
      Q => \^wrsp_ready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_11,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_10,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_9,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_8,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__9_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_12,
      D => \num_data_cnt[0]_i_1__9_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_12,
      D => U_fifo_srl_n_16,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_12,
      D => U_fifo_srl_n_15,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_12,
      D => U_fifo_srl_n_14,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_12,
      D => U_fifo_srl_n_13,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__7_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => \raddr[0]_i_1__7_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_6,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_5,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_4,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2_0\ is
  port (
    ost_resp_info : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    ost_ctrl_ready : out STD_LOGIC;
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_valid : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2_0\ : entity is "top_kernel_sum_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2_0\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_2__10_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__7_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__7_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__5_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__10\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__11\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__9\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__10\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__11\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__9\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__9\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__7\ : label is "soft_lutpair289";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ost_ctrl_ready <= \^ost_ctrl_ready\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized2_1\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      dout_vld_reg(0) => Q(0),
      dout_vld_reg_0 => \^dout_vld_reg_0\,
      empty_n_reg => U_fifo_srl_n_2,
      empty_n_reg_0 => empty_n_reg_n_0,
      empty_n_reg_1 => \empty_n_i_2__10_n_0\,
      empty_n_reg_2 => \^ost_ctrl_ready\,
      full_n_reg => U_fifo_srl_n_1,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_info => ost_resp_info,
      push => push,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_2,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__10_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_1,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => \^ost_ctrl_ready\,
      I2 => Q(0),
      I3 => \^dout_vld_reg_0\,
      I4 => p_1_in,
      O => \full_n_i_1__11_n_0\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(0),
      I5 => \num_data_cnt1__0\,
      O => \full_n1__4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_0\,
      Q => \^ost_ctrl_ready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__11_n_0\
    );
\mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__11_n_0\
    );
\mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__9_n_0\
    );
\mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888777788888888"
    )
        port map (
      I0 => \^ost_ctrl_ready\,
      I1 => ost_ctrl_valid,
      I2 => p_1_in,
      I3 => Q(0),
      I4 => \^dout_vld_reg_0\,
      I5 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_1__5_n_0\
    );
\mOutPtr[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__7_n_0\
    );
\mOutPtr[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\,
      I2 => empty_n_reg_n_0,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => p_1_in,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[1]_i_1__11_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[2]_i_1__11_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[3]_i_1__9_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[4]_i_2__7_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__10_n_0\
    );
\num_data_cnt[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__11_n_0\
    );
\num_data_cnt[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__11_n_0\
    );
\num_data_cnt[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__9_n_0\
    );
\num_data_cnt[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^ost_ctrl_ready\,
      I1 => ost_ctrl_valid,
      I2 => Q(0),
      I3 => \^dout_vld_reg_0\,
      I4 => p_1_in,
      O => \num_data_cnt[4]_i_1__5_n_0\
    );
\num_data_cnt[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__7_n_0\
    );
\num_data_cnt[4]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\,
      I2 => p_1_in,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[0]_i_1__10_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[1]_i_1__11_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[2]_i_1__11_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[3]_i_1__9_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__5_n_0\,
      D => \num_data_cnt[4]_i_2__7_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__8_n_0\
    );
\raddr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_0,
      I2 => p_17_in,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__9_n_0\
    );
\raddr[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__7_n_0\
    );
\raddr[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => p_13_in,
      I5 => raddr118_out,
      O => \raddr[3]_i_1__7_n_0\
    );
\raddr[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__5_n_0\
    );
\raddr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => p_1_in,
      I4 => ost_ctrl_valid,
      I5 => \^ost_ctrl_ready\,
      O => p_13_in
    );
\raddr[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => p_1_in,
      I1 => Q(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^ost_ctrl_ready\,
      I4 => ost_ctrl_valid,
      I5 => empty_n_reg_n_0,
      O => raddr118_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[0]_i_1__8_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[1]_i_1__9_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[2]_i_1__7_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__7_n_0\,
      D => \raddr[3]_i_2__5_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized4\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    burst_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[63]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    pop : in STD_LOGIC;
    burst_handling : in STD_LOGIC;
    local_BURST_AWREADY_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized4\ : entity is "top_kernel_sum_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized4\ is
  signal \^burst_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__13_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__11_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \full_n_i_2__11_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__6_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__6_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr112_in__4\ : STD_LOGIC;
  signal \raddr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__11\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__11\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__9\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__8\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__9\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__4\ : label is "soft_lutpair368";
begin
  burst_valid <= \^burst_valid\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_srl__parameterized4\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[63]_0\(61 downto 0) => \dout_reg[63]\(61 downto 0),
      \dout_reg[63]_1\ => \^full_n_reg_0\,
      \dout_reg[63]_2\ => full_n_reg_1,
      \in\(61 downto 0) => \in\(61 downto 0),
      pop => pop,
      push => push
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => Q(0),
      I2 => burst_handling,
      I3 => local_BURST_AWREADY_0,
      O => E(0)
    );
\dout_vld_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_6_in,
      I2 => \^burst_valid\,
      I3 => Q(0),
      O => \dout_vld_i_1__13_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__13_n_0\,
      Q => \^burst_valid\,
      R => SR(0)
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n_i_2__11_n_0\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => full_n_reg_1,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__11_n_0\
    );
\empty_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__11_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4C4C4C4C4C4C4C"
    )
        port map (
      I0 => \full_n_i_2__11_n_0\,
      I1 => \^full_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => Q(0),
      I4 => \^burst_valid\,
      I5 => p_6_in,
      O => \full_n_i_1__9_n_0\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(4),
      I4 => num_data_cnt_reg(3),
      O => \full_n_i_2__11_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => full_n_reg_1,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__9_n_0\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__8_n_0\
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => full_n_reg_1,
      I2 => pop,
      O => \mOutPtr[4]_i_1__4_n_0\
    );
\mOutPtr[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__6_n_0\
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^full_n_reg_0\,
      I2 => \^empty_n_reg_0\,
      I3 => \^burst_valid\,
      I4 => Q(0),
      I5 => p_6_in,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[2]_i_1__9_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[3]_i_1__8_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[4]_i_2__6_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__11_n_0\
    );
\num_data_cnt[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__9_n_0\
    );
\num_data_cnt[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__9_n_0\
    );
\num_data_cnt[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__8_n_0\
    );
\num_data_cnt[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => full_n_reg_1,
      I2 => Q(0),
      I3 => \^burst_valid\,
      I4 => p_6_in,
      O => \num_data_cnt[4]_i_1__4_n_0\
    );
\num_data_cnt[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__6_n_0\
    );
\num_data_cnt[4]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^full_n_reg_0\,
      I2 => p_6_in,
      I3 => \^burst_valid\,
      I4 => Q(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[0]_i_1__11_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[1]_i_1__9_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[2]_i_1__9_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[3]_i_1__8_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[4]_i_2__6_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__9_n_0\
    );
\raddr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => \^empty_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__8_n_0\
    );
\raddr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => push,
      I2 => pop,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__6_n_0\
    );
\raddr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \raddr112_in__4\,
      I1 => \^empty_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \raddr[3]_i_1__6_n_0\
    );
\raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__4_n_0\
    );
\raddr[3]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => \raddr112_in__4\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[0]_i_1__9_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[1]_i_1__8_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[2]_i_1__6_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[3]_i_2__4_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_converter is
  port (
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n : out STD_LOGIC;
    m_axi_a_ARREADY_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \num_data_cnt_reg[1]\ : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    \num_data_cnt_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_converter is
begin
burst_sequential: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_sequential
     port map (
      D(66 downto 0) => D(66 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg\,
      full_n => full_n,
      full_n_reg => full_n_reg,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      m_axi_a_ARADDR(61 downto 0) => m_axi_a_ARADDR(61 downto 0),
      m_axi_a_ARLEN(3 downto 0) => m_axi_a_ARLEN(3 downto 0),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_ARREADY_0 => m_axi_a_ARREADY_0,
      \num_data_cnt_reg[0]\ => \num_data_cnt_reg[0]\,
      \num_data_cnt_reg[1]\ => \num_data_cnt_reg[1]\,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      s_ready_t_reg => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_load is
  port (
    a_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    a_0_ARREADY : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    local_CHN_RREADY : out STD_LOGIC;
    local_CHN_ARVALID : out STD_LOGIC;
    local_BURST_RREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 66 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DINPADINP : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_0_RREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_load is
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal \^local_chn_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal out_rreq_pack : STD_LOGIC_VECTOR ( 70 downto 66 );
  signal ready_for_outstanding : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal tmp_len0_carry_n_7 : STD_LOGIC;
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  local_CHN_ARVALID <= \^local_chn_arvalid\;
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized0\
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(0) => Q(0),
      a_0_RDATA(31 downto 0) => a_0_RDATA(31 downto 0),
      a_0_RREADY => a_0_RREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_vld_reg_0 => dout_vld_reg,
      full_n_reg_0 => local_CHN_RREADY,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      ready_for_outstanding => ready_for_outstanding
    );
fifo_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo
     port map (
      D(0) => tmp_len0(6),
      E(0) => next_rreq,
      Q(64 downto 63) => out_rreq_pack(70 downto 69),
      Q(62) => out_rreq_pack(66),
      Q(61) => fifo_rreq_n_7,
      Q(60) => fifo_rreq_n_8,
      Q(59) => fifo_rreq_n_9,
      Q(58) => fifo_rreq_n_10,
      Q(57) => fifo_rreq_n_11,
      Q(56) => fifo_rreq_n_12,
      Q(55) => fifo_rreq_n_13,
      Q(54) => fifo_rreq_n_14,
      Q(53) => fifo_rreq_n_15,
      Q(52) => fifo_rreq_n_16,
      Q(51) => fifo_rreq_n_17,
      Q(50) => fifo_rreq_n_18,
      Q(49) => fifo_rreq_n_19,
      Q(48) => fifo_rreq_n_20,
      Q(47) => fifo_rreq_n_21,
      Q(46) => fifo_rreq_n_22,
      Q(45) => fifo_rreq_n_23,
      Q(44) => fifo_rreq_n_24,
      Q(43) => fifo_rreq_n_25,
      Q(42) => fifo_rreq_n_26,
      Q(41) => fifo_rreq_n_27,
      Q(40) => fifo_rreq_n_28,
      Q(39) => fifo_rreq_n_29,
      Q(38) => fifo_rreq_n_30,
      Q(37) => fifo_rreq_n_31,
      Q(36) => fifo_rreq_n_32,
      Q(35) => fifo_rreq_n_33,
      Q(34) => fifo_rreq_n_34,
      Q(33) => fifo_rreq_n_35,
      Q(32) => fifo_rreq_n_36,
      Q(31) => fifo_rreq_n_37,
      Q(30) => fifo_rreq_n_38,
      Q(29) => fifo_rreq_n_39,
      Q(28) => fifo_rreq_n_40,
      Q(27) => fifo_rreq_n_41,
      Q(26) => fifo_rreq_n_42,
      Q(25) => fifo_rreq_n_43,
      Q(24) => fifo_rreq_n_44,
      Q(23) => fifo_rreq_n_45,
      Q(22) => fifo_rreq_n_46,
      Q(21) => fifo_rreq_n_47,
      Q(20) => fifo_rreq_n_48,
      Q(19) => fifo_rreq_n_49,
      Q(18) => fifo_rreq_n_50,
      Q(17) => fifo_rreq_n_51,
      Q(16) => fifo_rreq_n_52,
      Q(15) => fifo_rreq_n_53,
      Q(14) => fifo_rreq_n_54,
      Q(13) => fifo_rreq_n_55,
      Q(12) => fifo_rreq_n_56,
      Q(11) => fifo_rreq_n_57,
      Q(10) => fifo_rreq_n_58,
      Q(9) => fifo_rreq_n_59,
      Q(8) => fifo_rreq_n_60,
      Q(7) => fifo_rreq_n_61,
      Q(6) => fifo_rreq_n_62,
      Q(5) => fifo_rreq_n_63,
      Q(4) => fifo_rreq_n_64,
      Q(3) => fifo_rreq_n_65,
      Q(2) => fifo_rreq_n_66,
      Q(1) => fifo_rreq_n_67,
      Q(0) => fifo_rreq_n_68,
      S(1) => fifo_rreq_n_2,
      S(0) => fifo_rreq_n_3,
      a_0_ARREADY => a_0_ARREADY,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[70]\ => fifo_rreq_n_70,
      local_CHN_ARREADY => local_CHN_ARREADY,
      push_0 => push_0,
      tmp_valid_reg => \^local_chn_arvalid\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => local_BURST_RREADY,
      R => ap_rst_n_inv
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => D(8),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => D(9),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => D(10),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => D(11),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => D(12),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => D(13),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => D(14),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => D(15),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => D(16),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => D(17),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => D(18),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => D(19),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => D(20),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => D(21),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => D(22),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => D(23),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => D(24),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => D(25),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => D(26),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => D(27),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => D(0),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => D(28),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => D(29),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => D(30),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => D(31),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => D(32),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => D(33),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => D(34),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => D(35),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => D(36),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => D(37),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => D(1),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => D(38),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => D(39),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => D(40),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => D(41),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => D(42),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => D(43),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => D(44),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => D(45),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => D(46),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => D(47),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => D(2),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => D(48),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => D(49),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_18,
      Q => D(50),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_17,
      Q => D(51),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_16,
      Q => D(52),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_15,
      Q => D(53),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_14,
      Q => D(54),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_13,
      Q => D(55),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_12,
      Q => D(56),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_11,
      Q => D(57),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => D(3),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_10,
      Q => D(58),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_9,
      Q => D(59),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_8,
      Q => D(60),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_7,
      Q => D(61),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => D(4),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => D(5),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => D(6),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => D(7),
      R => ap_rst_n_inv
    );
tmp_len0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => out_rreq_pack(66),
      CI_TOP => '0',
      CO(7 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => tmp_len0_carry_n_6,
      CO(0) => tmp_len0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => out_rreq_pack(70 downto 69),
      O(7 downto 3) => NLW_tmp_len0_carry_O_UNCONNECTED(7 downto 3),
      O(2) => tmp_len0(17),
      O(1 downto 0) => tmp_len0(8 downto 7),
      S(7 downto 2) => B"000001",
      S(1) => fifo_rreq_n_2,
      S(0) => fifo_rreq_n_3
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(17),
      Q => D(66),
      R => ap_rst_n_inv
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => '1',
      Q => D(62),
      R => ap_rst_n_inv
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(6),
      Q => D(63),
      R => ap_rst_n_inv
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(7),
      Q => D(64),
      R => ap_rst_n_inv
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(8),
      Q => D(65),
      R => ap_rst_n_inv
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_70,
      Q => \^local_chn_arvalid\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_converter is
  port (
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n : out STD_LOGIC;
    m_axi_b_ARREADY_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \num_data_cnt_reg[1]\ : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    \num_data_cnt_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_converter is
begin
burst_sequential: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_sequential
     port map (
      D(66 downto 0) => D(66 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg\,
      full_n => full_n,
      full_n_reg => full_n_reg,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      m_axi_b_ARADDR(61 downto 0) => m_axi_b_ARADDR(61 downto 0),
      m_axi_b_ARLEN(3 downto 0) => m_axi_b_ARLEN(3 downto 0),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_ARREADY_0 => m_axi_b_ARREADY_0,
      \num_data_cnt_reg[0]\ => \num_data_cnt_reg[0]\,
      \num_data_cnt_reg[1]\ => \num_data_cnt_reg[1]\,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      s_ready_t_reg => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_load is
  port (
    b_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    local_CHN_RREADY : out STD_LOGIC;
    local_CHN_ARVALID : out STD_LOGIC;
    local_BURST_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter9_reg : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter15_reg_reg__0\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 66 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DINPADINP : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter16_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter15_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \i1_fu_94_reg[0]\ : in STD_LOGIC;
    ap_loop_init_reg : in STD_LOGIC;
    ap_loop_init_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    a_0_RVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    sum_0_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ready_for_outstanding_reg_0 : in STD_LOGIC;
    a_0_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_load is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter9_reg\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal \^dout_vld_reg_1\ : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal \^local_chn_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal out_rreq_pack : STD_LOGIC_VECTOR ( 70 downto 66 );
  signal ready_for_outstanding : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal tmp_len0_carry_n_7 : STD_LOGIC;
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_enable_reg_pp0_iter9_reg <= \^ap_enable_reg_pp0_iter9_reg\;
  dout_vld_reg <= \^dout_vld_reg\;
  dout_vld_reg_1 <= \^dout_vld_reg_1\;
  local_CHN_ARVALID <= \^local_chn_arvalid\;
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized0\
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(0) => Q(0),
      a_0_RVALID => a_0_RVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_init => ap_loop_init,
      ap_loop_init_reg => \i1_fu_94_reg[0]\,
      ap_loop_init_reg_0 => ap_loop_init_reg,
      ap_loop_init_reg_1(2 downto 0) => ap_loop_init_reg_0(2 downto 0),
      ap_loop_init_reg_2 => \^ap_enable_reg_pp0_iter1_reg\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      b_0_RDATA(31 downto 0) => b_0_RDATA(31 downto 0),
      dout_vld_reg_0 => \^dout_vld_reg\,
      dout_vld_reg_1 => dout_vld_reg_0,
      dout_vld_reg_2 => \^dout_vld_reg_1\,
      full_n_reg_0 => local_CHN_RREADY,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => \^ap_enable_reg_pp0_iter9_reg\,
      sum_0_WREADY => sum_0_WREADY
    );
fifo_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo
     port map (
      D(0) => tmp_len0(6),
      E(0) => next_rreq,
      Q(64 downto 63) => out_rreq_pack(70 downto 69),
      Q(62) => out_rreq_pack(66),
      Q(61) => fifo_rreq_n_7,
      Q(60) => fifo_rreq_n_8,
      Q(59) => fifo_rreq_n_9,
      Q(58) => fifo_rreq_n_10,
      Q(57) => fifo_rreq_n_11,
      Q(56) => fifo_rreq_n_12,
      Q(55) => fifo_rreq_n_13,
      Q(54) => fifo_rreq_n_14,
      Q(53) => fifo_rreq_n_15,
      Q(52) => fifo_rreq_n_16,
      Q(51) => fifo_rreq_n_17,
      Q(50) => fifo_rreq_n_18,
      Q(49) => fifo_rreq_n_19,
      Q(48) => fifo_rreq_n_20,
      Q(47) => fifo_rreq_n_21,
      Q(46) => fifo_rreq_n_22,
      Q(45) => fifo_rreq_n_23,
      Q(44) => fifo_rreq_n_24,
      Q(43) => fifo_rreq_n_25,
      Q(42) => fifo_rreq_n_26,
      Q(41) => fifo_rreq_n_27,
      Q(40) => fifo_rreq_n_28,
      Q(39) => fifo_rreq_n_29,
      Q(38) => fifo_rreq_n_30,
      Q(37) => fifo_rreq_n_31,
      Q(36) => fifo_rreq_n_32,
      Q(35) => fifo_rreq_n_33,
      Q(34) => fifo_rreq_n_34,
      Q(33) => fifo_rreq_n_35,
      Q(32) => fifo_rreq_n_36,
      Q(31) => fifo_rreq_n_37,
      Q(30) => fifo_rreq_n_38,
      Q(29) => fifo_rreq_n_39,
      Q(28) => fifo_rreq_n_40,
      Q(27) => fifo_rreq_n_41,
      Q(26) => fifo_rreq_n_42,
      Q(25) => fifo_rreq_n_43,
      Q(24) => fifo_rreq_n_44,
      Q(23) => fifo_rreq_n_45,
      Q(22) => fifo_rreq_n_46,
      Q(21) => fifo_rreq_n_47,
      Q(20) => fifo_rreq_n_48,
      Q(19) => fifo_rreq_n_49,
      Q(18) => fifo_rreq_n_50,
      Q(17) => fifo_rreq_n_51,
      Q(16) => fifo_rreq_n_52,
      Q(15) => fifo_rreq_n_53,
      Q(14) => fifo_rreq_n_54,
      Q(13) => fifo_rreq_n_55,
      Q(12) => fifo_rreq_n_56,
      Q(11) => fifo_rreq_n_57,
      Q(10) => fifo_rreq_n_58,
      Q(9) => fifo_rreq_n_59,
      Q(8) => fifo_rreq_n_60,
      Q(7) => fifo_rreq_n_61,
      Q(6) => fifo_rreq_n_62,
      Q(5) => fifo_rreq_n_63,
      Q(4) => fifo_rreq_n_64,
      Q(3) => fifo_rreq_n_65,
      Q(2) => fifo_rreq_n_66,
      Q(1) => fifo_rreq_n_67,
      Q(0) => fifo_rreq_n_68,
      S(1) => fifo_rreq_n_2,
      S(0) => fifo_rreq_n_3,
      a_0_ARREADY => a_0_ARREADY,
      a_0_RVALID => a_0_RVALID,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1_reg\,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_enable_reg_pp0_iter9_reg => \^ap_enable_reg_pp0_iter9_reg\,
      ap_loop_exit_ready_pp0_iter15_reg => ap_loop_exit_ready_pp0_iter15_reg,
      \ap_loop_exit_ready_pp0_iter15_reg_reg__0\ => \ap_loop_exit_ready_pp0_iter15_reg_reg__0\,
      ap_loop_exit_ready_pp0_iter16_reg => ap_loop_exit_ready_pp0_iter16_reg,
      ap_loop_exit_ready_pp0_iter16_reg_reg => ap_loop_exit_ready_pp0_iter16_reg_reg,
      ap_loop_exit_ready_pp0_iter16_reg_reg_0 => ap_loop_exit_ready_pp0_iter16_reg_reg_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[70]\ => fifo_rreq_n_70,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_0,
      \i1_fu_94_reg[0]\ => \i1_fu_94_reg[0]\,
      \i1_fu_94_reg[0]_0\ => \^dout_vld_reg_1\,
      int_ap_start_reg(0) => E(0),
      local_CHN_ARREADY => local_CHN_ARREADY,
      push_0 => push_0,
      ready_for_outstanding_reg => ready_for_outstanding_reg_0,
      ready_for_outstanding_reg_0 => \^dout_vld_reg\,
      sum_0_WREADY => sum_0_WREADY,
      tmp_valid_reg => \^local_chn_arvalid\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => local_BURST_RREADY,
      R => ap_rst_n_inv
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => D(8),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => D(9),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => D(10),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => D(11),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => D(12),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => D(13),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => D(14),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => D(15),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => D(16),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => D(17),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => D(18),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => D(19),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => D(20),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => D(21),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => D(22),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => D(23),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => D(24),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => D(25),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => D(26),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => D(27),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => D(0),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => D(28),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => D(29),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => D(30),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => D(31),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => D(32),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => D(33),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => D(34),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => D(35),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => D(36),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => D(37),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => D(1),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => D(38),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => D(39),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => D(40),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => D(41),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => D(42),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => D(43),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => D(44),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => D(45),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => D(46),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => D(47),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => D(2),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => D(48),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => D(49),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_18,
      Q => D(50),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_17,
      Q => D(51),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_16,
      Q => D(52),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_15,
      Q => D(53),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_14,
      Q => D(54),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_13,
      Q => D(55),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_12,
      Q => D(56),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_11,
      Q => D(57),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => D(3),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_10,
      Q => D(58),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_9,
      Q => D(59),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_8,
      Q => D(60),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_7,
      Q => D(61),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => D(4),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => D(5),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => D(6),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => D(7),
      R => ap_rst_n_inv
    );
tmp_len0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => out_rreq_pack(66),
      CI_TOP => '0',
      CO(7 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => tmp_len0_carry_n_6,
      CO(0) => tmp_len0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => out_rreq_pack(70 downto 69),
      O(7 downto 3) => NLW_tmp_len0_carry_O_UNCONNECTED(7 downto 3),
      O(2) => tmp_len0(17),
      O(1 downto 0) => tmp_len0(8 downto 7),
      S(7 downto 2) => B"000001",
      S(1) => fifo_rreq_n_2,
      S(0) => fifo_rreq_n_3
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(17),
      Q => D(66),
      R => ap_rst_n_inv
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => '1',
      Q => D(62),
      R => ap_rst_n_inv
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(6),
      Q => D(63),
      R => ap_rst_n_inv
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(7),
      Q => D(64),
      R => ap_rst_n_inv
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(8),
      Q => D(65),
      R => ap_rst_n_inv
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_70,
      Q => \^local_chn_arvalid\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_converter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \could_multi_bursts.burst_len_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    local_CHN_AWVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_converter is
begin
burst_sequential: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_sequential
     port map (
      D(66 downto 0) => D(66 downto 0),
      E(0) => ost_ctrl_valid,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_len_reg[3]_0\(3 downto 0) => \could_multi_bursts.burst_len_reg[3]\(3 downto 0),
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \data_p2_reg[2]\(0) => E(0),
      \in\(61 downto 0) => \in\(61 downto 0),
      local_BURST_AWREADY => local_BURST_AWREADY,
      local_CHN_AWVALID => local_CHN_AWVALID,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      push => push,
      s_ready_t_reg => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_store is
  port (
    wrsp_type : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    local_CHN_WVALID : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    local_CHN_AWVALID : out STD_LOGIC;
    local_CHN_BURST_WVALID : out STD_LOGIC;
    task_ap_ready : out STD_LOGIC;
    ap_loop_exit_ready : out STD_LOGIC;
    int_isr : out STD_LOGIC;
    push : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.local_BURST_WVALID_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    D : out STD_LOGIC_VECTOR ( 66 downto 0 );
    \conservative_gen.local_BURST_WLEN_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_0_ARREADY : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    a_0_ARREADY : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]_0\ : in STD_LOGIC;
    icmp_ln11_reg_283 : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    a_0_RVALID : in STD_LOGIC;
    b_0_RVALID : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]_0\ : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]_1\ : in STD_LOGIC;
    int_ap_start_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    icmp_ln11_reg_283_pp0_iter15_reg : in STD_LOGIC;
    \i1_fu_94_reg[0]\ : in STD_LOGIC;
    first_iter_0_reg_160_pp0_iter9_reg : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    pop : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_store;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_store is
  signal \_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_13\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_14\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_15\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_8\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_9\ : STD_LOGIC;
  signal buff_wdata_n_5 : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_1\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_2 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wrsp_n_5 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^full_n_reg_1\ : STD_LOGIC;
  signal \^local_chn_awvalid\ : STD_LOGIC;
  signal \^local_chn_burst_wvalid\ : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt1__0_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_17_in : STD_LOGIC;
  signal \pop_dout__0\ : STD_LOGIC;
  signal \pop_dout__0_0\ : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal sum_0_AWREADY : STD_LOGIC;
  signal sum_0_BVALID : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal tmp_len0_carry_n_7 : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal user_resp_n_10 : STD_LOGIC;
  signal user_resp_n_12 : STD_LOGIC;
  signal user_resp_n_14 : STD_LOGIC;
  signal user_resp_n_16 : STD_LOGIC;
  signal user_resp_n_8 : STD_LOGIC;
  signal user_resp_n_9 : STD_LOGIC;
  signal valid_length : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal wreq_valid : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal \^wrsp_type\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  signal \NLW__inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__2/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  dout_vld_reg <= \^dout_vld_reg\;
  full_n_reg <= \^full_n_reg\;
  full_n_reg_1 <= \^full_n_reg_1\;
  local_CHN_AWVALID <= \^local_chn_awvalid\;
  local_CHN_BURST_WVALID <= \^local_chn_burst_wvalid\;
  ursp_ready <= \^ursp_ready\;
  wrsp_type <= \^wrsp_type\;
\_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => user_resp_n_16,
      CI_TOP => '0',
      CO(7) => \NLW__inferred__2/i__carry_CO_UNCONNECTED\(7),
      CO(6) => \_inferred__2/i__carry_n_1\,
      CO(5) => \_inferred__2/i__carry_n_2\,
      CO(4) => \_inferred__2/i__carry_n_3\,
      CO(3) => \_inferred__2/i__carry_n_4\,
      CO(2) => \_inferred__2/i__carry_n_5\,
      CO(1) => \_inferred__2/i__carry_n_6\,
      CO(0) => \_inferred__2/i__carry_n_7\,
      DI(7) => '0',
      DI(6) => \conservative_gen.fifo_burst_n_1\,
      DI(5) => \conservative_gen.fifo_burst_n_2\,
      DI(4) => \conservative_gen.fifo_burst_n_3\,
      DI(3) => \conservative_gen.fifo_burst_n_4\,
      DI(2) => \conservative_gen.fifo_burst_n_5\,
      DI(1) => \conservative_gen.fifo_burst_n_6\,
      DI(0) => push_2,
      O(7) => \_inferred__2/i__carry_n_8\,
      O(6) => \_inferred__2/i__carry_n_9\,
      O(5) => \_inferred__2/i__carry_n_10\,
      O(4) => \_inferred__2/i__carry_n_11\,
      O(3) => \_inferred__2/i__carry_n_12\,
      O(2) => \_inferred__2/i__carry_n_13\,
      O(1) => \_inferred__2/i__carry_n_14\,
      O(0) => \_inferred__2/i__carry_n_15\,
      S(7) => \conservative_gen.fifo_burst_n_11\,
      S(6) => \conservative_gen.fifo_burst_n_12\,
      S(5) => \conservative_gen.fifo_burst_n_13\,
      S(4) => \conservative_gen.fifo_burst_n_14\,
      S(3) => \conservative_gen.fifo_burst_n_15\,
      S(2) => \conservative_gen.fifo_burst_n_16\,
      S(1) => \conservative_gen.fifo_burst_n_17\,
      S(0) => \conservative_gen.fifo_burst_n_18\
    );
buff_wdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized1\
     port map (
      E(0) => user_resp_n_12,
      SR(0) => SR(0),
      a_0_RVALID => a_0_RVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter11_reg => buff_wdata_n_5,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      b_0_RVALID => b_0_RVALID,
      \dout_reg[31]\(31 downto 0) => \dout_reg[31]\(31 downto 0),
      \dout_reg[35]\(35 downto 0) => \dout_reg[35]\(35 downto 0),
      dout_vld_reg_0 => dout_vld_reg_0,
      empty_n_reg_0 => empty_n_reg,
      \first_iter_0_reg_160_reg[0]\ => \first_iter_0_reg_160_reg[0]\,
      \first_iter_0_reg_160_reg[0]_0\ => \first_iter_0_reg_160_reg[0]_0\,
      \first_iter_0_reg_160_reg[0]_1\ => user_resp_n_9,
      \first_iter_0_reg_160_reg[0]_2\ => \^dout_vld_reg\,
      full_n_reg_0 => \^full_n_reg\,
      full_n_reg_1 => full_n_reg_0,
      full_n_reg_2 => \^full_n_reg_1\,
      icmp_ln11_reg_283 => icmp_ln11_reg_283,
      local_CHN_WVALID => local_CHN_WVALID,
      \num_data_cnt1__0\ => \num_data_cnt1__0_1\,
      \num_data_cnt_reg[0]_0\(0) => user_resp_n_14,
      p_17_in => p_17_in,
      p_4_in => p_4_in,
      pop => pop,
      push => push_2
    );
\conservative_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo
     port map (
      DI(5) => \conservative_gen.fifo_burst_n_1\,
      DI(4) => \conservative_gen.fifo_burst_n_2\,
      DI(3) => \conservative_gen.fifo_burst_n_3\,
      DI(2) => \conservative_gen.fifo_burst_n_4\,
      DI(1) => \conservative_gen.fifo_burst_n_5\,
      DI(0) => \conservative_gen.fifo_burst_n_6\,
      Q(7 downto 0) => \conservative_gen.num_beat_cnt\(7 downto 0),
      S(7) => \conservative_gen.fifo_burst_n_11\,
      S(6) => \conservative_gen.fifo_burst_n_12\,
      S(5) => \conservative_gen.fifo_burst_n_13\,
      S(4) => \conservative_gen.fifo_burst_n_14\,
      S(3) => \conservative_gen.fifo_burst_n_15\,
      S(2) => \conservative_gen.fifo_burst_n_16\,
      S(1) => \conservative_gen.fifo_burst_n_17\,
      S(0) => \conservative_gen.fifo_burst_n_18\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \conservative_gen.local_BURST_WVALID_reg\ => \^local_chn_burst_wvalid\,
      \dout_reg[3]\(3) => \conservative_gen.fifo_burst_n_7\,
      \dout_reg[3]\(2) => \conservative_gen.fifo_burst_n_8\,
      \dout_reg[3]\(1) => \conservative_gen.fifo_burst_n_9\,
      \dout_reg[3]\(0) => \conservative_gen.fifo_burst_n_10\,
      \in\(3 downto 0) => \in\(3 downto 0),
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      p_0_in(0) => p_0_in(1),
      push => push_2,
      s_ready_t_reg => \conservative_gen.fifo_burst_n_19\
    );
\conservative_gen.local_BURST_WLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_10\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(0),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_9\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(1),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_8\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(2),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_7\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(3),
      R => SR(0)
    );
\conservative_gen.local_BURST_WVALID_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \conservative_gen.fifo_burst_n_19\,
      Q => \^local_chn_burst_wvalid\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_15\,
      Q => \conservative_gen.num_beat_cnt\(0),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_14\,
      Q => \conservative_gen.num_beat_cnt\(1),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_13\,
      Q => \conservative_gen.num_beat_cnt\(2),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_12\,
      Q => \conservative_gen.num_beat_cnt\(3),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_11\,
      Q => \conservative_gen.num_beat_cnt\(4),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_10\,
      Q => \conservative_gen.num_beat_cnt\(5),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_9\,
      Q => \conservative_gen.num_beat_cnt\(6),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => user_resp_n_10,
      D => \_inferred__2/i__carry_n_8\,
      Q => \conservative_gen.num_beat_cnt\(7),
      R => SR(0)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_chn_burst_wvalid\,
      I1 => local_BURST_WREADY,
      O => \conservative_gen.local_BURST_WVALID_reg_0\(0)
    );
\data_p2[81]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_chn_awvalid\,
      I1 => local_CHN_AWREADY,
      O => E(0)
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized0\
     port map (
      D(0) => tmp_len0(6),
      Q(64 downto 63) => wreq_len(6 downto 5),
      Q(62) => wreq_len(2),
      Q(61) => fifo_wreq_n_8,
      Q(60) => fifo_wreq_n_9,
      Q(59) => fifo_wreq_n_10,
      Q(58) => fifo_wreq_n_11,
      Q(57) => fifo_wreq_n_12,
      Q(56) => fifo_wreq_n_13,
      Q(55) => fifo_wreq_n_14,
      Q(54) => fifo_wreq_n_15,
      Q(53) => fifo_wreq_n_16,
      Q(52) => fifo_wreq_n_17,
      Q(51) => fifo_wreq_n_18,
      Q(50) => fifo_wreq_n_19,
      Q(49) => fifo_wreq_n_20,
      Q(48) => fifo_wreq_n_21,
      Q(47) => fifo_wreq_n_22,
      Q(46) => fifo_wreq_n_23,
      Q(45) => fifo_wreq_n_24,
      Q(44) => fifo_wreq_n_25,
      Q(43) => fifo_wreq_n_26,
      Q(42) => fifo_wreq_n_27,
      Q(41) => fifo_wreq_n_28,
      Q(40) => fifo_wreq_n_29,
      Q(39) => fifo_wreq_n_30,
      Q(38) => fifo_wreq_n_31,
      Q(37) => fifo_wreq_n_32,
      Q(36) => fifo_wreq_n_33,
      Q(35) => fifo_wreq_n_34,
      Q(34) => fifo_wreq_n_35,
      Q(33) => fifo_wreq_n_36,
      Q(32) => fifo_wreq_n_37,
      Q(31) => fifo_wreq_n_38,
      Q(30) => fifo_wreq_n_39,
      Q(29) => fifo_wreq_n_40,
      Q(28) => fifo_wreq_n_41,
      Q(27) => fifo_wreq_n_42,
      Q(26) => fifo_wreq_n_43,
      Q(25) => fifo_wreq_n_44,
      Q(24) => fifo_wreq_n_45,
      Q(23) => fifo_wreq_n_46,
      Q(22) => fifo_wreq_n_47,
      Q(21) => fifo_wreq_n_48,
      Q(20) => fifo_wreq_n_49,
      Q(19) => fifo_wreq_n_50,
      Q(18) => fifo_wreq_n_51,
      Q(17) => fifo_wreq_n_52,
      Q(16) => fifo_wreq_n_53,
      Q(15) => fifo_wreq_n_54,
      Q(14) => fifo_wreq_n_55,
      Q(13) => fifo_wreq_n_56,
      Q(12) => fifo_wreq_n_57,
      Q(11) => fifo_wreq_n_58,
      Q(10) => fifo_wreq_n_59,
      Q(9) => fifo_wreq_n_60,
      Q(8) => fifo_wreq_n_61,
      Q(7) => fifo_wreq_n_62,
      Q(6) => fifo_wreq_n_63,
      Q(5) => fifo_wreq_n_64,
      Q(4) => fifo_wreq_n_65,
      Q(3) => fifo_wreq_n_66,
      Q(2) => fifo_wreq_n_67,
      Q(1) => fifo_wreq_n_68,
      Q(0) => fifo_wreq_n_69,
      S(1) => fifo_wreq_n_70,
      S(0) => fifo_wreq_n_71,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[69]\ => fifo_wreq_n_73,
      \dout_reg[70]\ => \i1_fu_94_reg[0]\,
      \dout_reg[70]_0\ => user_resp_n_8,
      \dout_reg[70]_1\ => dout_vld_reg_1,
      first_iter_0_reg_160_pp0_iter9_reg => first_iter_0_reg_160_pp0_iter9_reg,
      \first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0\ => fifo_wreq_n_2,
      local_CHN_AWREADY => local_CHN_AWREADY,
      next_wreq => next_wreq,
      \pop_dout__0\ => \pop_dout__0\,
      sum_0_AWREADY => sum_0_AWREADY,
      tmp_valid_reg => \^local_chn_awvalid\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2\
     port map (
      E(0) => fifo_wrsp_n_5,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      \dout_reg[0]\ => \^wrsp_type\,
      dout_vld_reg_0 => \^ursp_ready\,
      dout_vld_reg_1(0) => \mOutPtr_reg[0]\(0),
      icmp_ln11_reg_283_pp0_iter15_reg => icmp_ln11_reg_283_pp0_iter15_reg,
      local_CHN_AWREADY => local_CHN_AWREADY,
      next_wreq => next_wreq,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[1]_0\ => fifo_wreq_n_2,
      \num_data_cnt_reg[1]_1\ => dout_vld_reg_1,
      \num_data_cnt_reg[4]_0\ => \^local_chn_awvalid\,
      ost_resp_info => ost_resp_info,
      \pop_dout__0\ => \pop_dout__0\,
      \pop_dout__0_0\ => \pop_dout__0_0\,
      \push__0\ => \push__0\,
      sum_0_BVALID => sum_0_BVALID,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready,
      wrsp_valid => wrsp_valid
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_61,
      Q => D(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_60,
      Q => D(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_59,
      Q => D(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_58,
      Q => D(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_57,
      Q => D(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_56,
      Q => D(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_55,
      Q => D(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_54,
      Q => D(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_53,
      Q => D(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_52,
      Q => D(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_51,
      Q => D(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_50,
      Q => D(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_49,
      Q => D(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_48,
      Q => D(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_47,
      Q => D(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_46,
      Q => D(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_45,
      Q => D(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_44,
      Q => D(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_43,
      Q => D(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_42,
      Q => D(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_69,
      Q => D(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_41,
      Q => D(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_40,
      Q => D(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_39,
      Q => D(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_38,
      Q => D(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_37,
      Q => D(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_36,
      Q => D(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_35,
      Q => D(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_34,
      Q => D(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_33,
      Q => D(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_32,
      Q => D(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_68,
      Q => D(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_31,
      Q => D(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_30,
      Q => D(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_29,
      Q => D(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_28,
      Q => D(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_27,
      Q => D(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_26,
      Q => D(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_25,
      Q => D(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_24,
      Q => D(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_23,
      Q => D(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_22,
      Q => D(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_67,
      Q => D(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_21,
      Q => D(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_20,
      Q => D(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_19,
      Q => D(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_18,
      Q => D(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_17,
      Q => D(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_16,
      Q => D(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_15,
      Q => D(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_14,
      Q => D(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_13,
      Q => D(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_12,
      Q => D(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_66,
      Q => D(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_11,
      Q => D(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_10,
      Q => D(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_9,
      Q => D(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_8,
      Q => D(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_65,
      Q => D(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_64,
      Q => D(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_63,
      Q => D(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_62,
      Q => D(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => wreq_len(2),
      CI_TOP => '0',
      CO(7 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => tmp_len0_carry_n_6,
      CO(0) => tmp_len0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => wreq_len(6 downto 5),
      O(7 downto 3) => NLW_tmp_len0_carry_O_UNCONNECTED(7 downto 3),
      O(2) => tmp_len0(17),
      O(1 downto 0) => tmp_len0(8 downto 7),
      S(7 downto 2) => B"000001",
      S(1) => fifo_wreq_n_70,
      S(0) => fifo_wreq_n_71
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(17),
      Q => D(66),
      R => SR(0)
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => '1',
      Q => D(62),
      R => SR(0)
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(6),
      Q => D(63),
      R => SR(0)
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(7),
      Q => D(64),
      R => SR(0)
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(8),
      Q => D(65),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_73,
      Q => \^local_chn_awvalid\,
      R => SR(0)
    );
user_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized3\
     port map (
      E(0) => user_resp_n_10,
      Q(0) => Q(0),
      SR(0) => SR(0),
      a_0_ARREADY => a_0_ARREADY,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_loop_exit_ready => ap_loop_exit_ready,
      ap_loop_init => ap_loop_init,
      ap_loop_init_reg => user_resp_n_9,
      b_0_ARREADY => b_0_ARREADY,
      \conservative_gen.num_beat_cnt_reg[0]\ => user_resp_n_16,
      \conservative_gen.num_beat_cnt_reg[0]_0\ => \conservative_gen.num_beat_cnt_reg[0]_0\,
      \conservative_gen.num_beat_cnt_reg[0]_1\ => \conservative_gen.num_beat_cnt_reg[0]_1\,
      \conservative_gen.num_beat_cnt_reg[0]_2\(0) => p_0_in(1),
      \conservative_gen.num_beat_cnt_reg[0]_3\ => \^full_n_reg\,
      \conservative_gen.num_beat_cnt_reg[7]\(0) => \conservative_gen.num_beat_cnt\(0),
      \dout_reg[0]\ => \first_iter_0_reg_160_reg[0]\,
      \dout_reg[0]_0\ => buff_wdata_n_5,
      dout_vld_reg_0 => \^dout_vld_reg\,
      dout_vld_reg_1 => dout_vld_reg_1,
      dout_vld_reg_2 => fifo_wreq_n_2,
      first_iter_0_reg_160_pp0_iter9_reg => first_iter_0_reg_160_pp0_iter9_reg,
      \first_iter_0_reg_160_reg[0]\ => \^full_n_reg_1\,
      full_n_reg_0 => \^ursp_ready\,
      full_n_reg_1(0) => user_resp_n_12,
      full_n_reg_2(0) => user_resp_n_14,
      \i1_fu_94_reg[0]\ => \i1_fu_94_reg[0]\,
      icmp_ln11_reg_283_pp0_iter15_reg => icmp_ln11_reg_283_pp0_iter15_reg,
      \icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0\ => user_resp_n_8,
      int_ap_ready_reg(0) => int_ap_ready_reg(0),
      int_ap_start_reg => int_ap_start_reg,
      int_ap_start_reg_0 => int_ap_start_reg_0,
      int_isr => int_isr,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]\(0),
      \num_data_cnt1__0\ => \num_data_cnt1__0_1\,
      \num_data_cnt1__0_2\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[2]_0\(0) => fifo_wrsp_n_5,
      ost_resp_info => ost_resp_info,
      ost_resp_valid => ost_resp_valid,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_4_in => p_4_in,
      pop => pop,
      \pop_dout__0\ => \pop_dout__0_0\,
      push => push,
      push_0 => push_0,
      push_1 => push_2,
      \push__0\ => \push__0\,
      sum_0_AWREADY => sum_0_AWREADY,
      sum_0_BVALID => sum_0_BVALID,
      task_ap_ready => task_ap_ready,
      wrsp_type => \^wrsp_type\,
      wrsp_valid => wrsp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_throttle is
  port (
    local_BURST_AWREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    local_BUS_WVALID_reg_0 : out STD_LOGIC;
    m_axi_sum_WLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    m_axi_sum_AWVALID : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    m_axi_sum_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sum_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    m_axi_sum_WREADY : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    m_axi_sum_AWREADY : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \local_BUS_WSTRB_reg[3]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_throttle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_throttle is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_handling : STD_LOGIC;
  signal burst_handling0 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_1\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_10\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_11\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_12\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_13\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_14\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_15\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_16\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_17\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_18\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_19\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_20\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_21\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_22\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_23\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_24\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_25\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_26\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_27\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_28\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_29\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_30\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_31\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_32\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_33\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_34\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_35\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_36\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_37\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_38\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_39\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_4\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_40\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_41\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_42\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_43\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_44\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_45\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_46\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_47\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_48\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_49\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_5\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_50\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_51\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_52\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_53\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_54\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_55\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_56\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_57\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_58\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_59\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_6\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_60\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_61\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_62\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_63\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_64\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_65\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_7\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_8\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_9\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal local_BURST_AWREADY_0 : STD_LOGIC;
  signal \local_BURST_AWVALID__1\ : STD_LOGIC;
  signal local_BURST_WVALID : STD_LOGIC;
  signal \^local_bus_wvalid_reg_0\ : STD_LOGIC;
  signal \^m_axi_sum_wlast\ : STD_LOGIC;
  signal \num_beat_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal num_beat_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal pop_0 : STD_LOGIC;
  signal \ready_for_beat__0\ : STD_LOGIC;
  signal \ready_for_burst__0\ : STD_LOGIC;
  signal rs_burst_n_1 : STD_LOGIC;
  signal rs_burst_n_10 : STD_LOGIC;
  signal rs_burst_n_13 : STD_LOGIC;
  signal rs_burst_n_14 : STD_LOGIC;
  signal rs_burst_n_7 : STD_LOGIC;
  signal rs_burst_n_8 : STD_LOGIC;
  signal rs_burst_n_9 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \num_beat_cnt[1]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \num_beat_cnt[2]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \num_beat_cnt[3]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \num_beat_cnt[4]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \num_beat_cnt[6]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \num_beat_cnt[7]_i_3\ : label is "soft_lutpair375";
begin
  E(0) <= \^e\(0);
  local_BUS_WVALID_reg_0 <= \^local_bus_wvalid_reg_0\;
  m_axi_sum_WLAST <= \^m_axi_sum_wlast\;
burst_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => burst_handling0,
      Q => burst_handling,
      R => SR(0)
    );
\dout[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_sum_WREADY,
      I1 => \^local_bus_wvalid_reg_0\,
      O => \ready_for_beat__0\
    );
\fifo_burst_gen[0].fifo_req\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized4\
     port map (
      E(0) => load_p2,
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      burst_handling => burst_handling,
      burst_valid => burst_valid,
      \dout_reg[63]\(61) => \fifo_burst_gen[0].fifo_req_n_4\,
      \dout_reg[63]\(60) => \fifo_burst_gen[0].fifo_req_n_5\,
      \dout_reg[63]\(59) => \fifo_burst_gen[0].fifo_req_n_6\,
      \dout_reg[63]\(58) => \fifo_burst_gen[0].fifo_req_n_7\,
      \dout_reg[63]\(57) => \fifo_burst_gen[0].fifo_req_n_8\,
      \dout_reg[63]\(56) => \fifo_burst_gen[0].fifo_req_n_9\,
      \dout_reg[63]\(55) => \fifo_burst_gen[0].fifo_req_n_10\,
      \dout_reg[63]\(54) => \fifo_burst_gen[0].fifo_req_n_11\,
      \dout_reg[63]\(53) => \fifo_burst_gen[0].fifo_req_n_12\,
      \dout_reg[63]\(52) => \fifo_burst_gen[0].fifo_req_n_13\,
      \dout_reg[63]\(51) => \fifo_burst_gen[0].fifo_req_n_14\,
      \dout_reg[63]\(50) => \fifo_burst_gen[0].fifo_req_n_15\,
      \dout_reg[63]\(49) => \fifo_burst_gen[0].fifo_req_n_16\,
      \dout_reg[63]\(48) => \fifo_burst_gen[0].fifo_req_n_17\,
      \dout_reg[63]\(47) => \fifo_burst_gen[0].fifo_req_n_18\,
      \dout_reg[63]\(46) => \fifo_burst_gen[0].fifo_req_n_19\,
      \dout_reg[63]\(45) => \fifo_burst_gen[0].fifo_req_n_20\,
      \dout_reg[63]\(44) => \fifo_burst_gen[0].fifo_req_n_21\,
      \dout_reg[63]\(43) => \fifo_burst_gen[0].fifo_req_n_22\,
      \dout_reg[63]\(42) => \fifo_burst_gen[0].fifo_req_n_23\,
      \dout_reg[63]\(41) => \fifo_burst_gen[0].fifo_req_n_24\,
      \dout_reg[63]\(40) => \fifo_burst_gen[0].fifo_req_n_25\,
      \dout_reg[63]\(39) => \fifo_burst_gen[0].fifo_req_n_26\,
      \dout_reg[63]\(38) => \fifo_burst_gen[0].fifo_req_n_27\,
      \dout_reg[63]\(37) => \fifo_burst_gen[0].fifo_req_n_28\,
      \dout_reg[63]\(36) => \fifo_burst_gen[0].fifo_req_n_29\,
      \dout_reg[63]\(35) => \fifo_burst_gen[0].fifo_req_n_30\,
      \dout_reg[63]\(34) => \fifo_burst_gen[0].fifo_req_n_31\,
      \dout_reg[63]\(33) => \fifo_burst_gen[0].fifo_req_n_32\,
      \dout_reg[63]\(32) => \fifo_burst_gen[0].fifo_req_n_33\,
      \dout_reg[63]\(31) => \fifo_burst_gen[0].fifo_req_n_34\,
      \dout_reg[63]\(30) => \fifo_burst_gen[0].fifo_req_n_35\,
      \dout_reg[63]\(29) => \fifo_burst_gen[0].fifo_req_n_36\,
      \dout_reg[63]\(28) => \fifo_burst_gen[0].fifo_req_n_37\,
      \dout_reg[63]\(27) => \fifo_burst_gen[0].fifo_req_n_38\,
      \dout_reg[63]\(26) => \fifo_burst_gen[0].fifo_req_n_39\,
      \dout_reg[63]\(25) => \fifo_burst_gen[0].fifo_req_n_40\,
      \dout_reg[63]\(24) => \fifo_burst_gen[0].fifo_req_n_41\,
      \dout_reg[63]\(23) => \fifo_burst_gen[0].fifo_req_n_42\,
      \dout_reg[63]\(22) => \fifo_burst_gen[0].fifo_req_n_43\,
      \dout_reg[63]\(21) => \fifo_burst_gen[0].fifo_req_n_44\,
      \dout_reg[63]\(20) => \fifo_burst_gen[0].fifo_req_n_45\,
      \dout_reg[63]\(19) => \fifo_burst_gen[0].fifo_req_n_46\,
      \dout_reg[63]\(18) => \fifo_burst_gen[0].fifo_req_n_47\,
      \dout_reg[63]\(17) => \fifo_burst_gen[0].fifo_req_n_48\,
      \dout_reg[63]\(16) => \fifo_burst_gen[0].fifo_req_n_49\,
      \dout_reg[63]\(15) => \fifo_burst_gen[0].fifo_req_n_50\,
      \dout_reg[63]\(14) => \fifo_burst_gen[0].fifo_req_n_51\,
      \dout_reg[63]\(13) => \fifo_burst_gen[0].fifo_req_n_52\,
      \dout_reg[63]\(12) => \fifo_burst_gen[0].fifo_req_n_53\,
      \dout_reg[63]\(11) => \fifo_burst_gen[0].fifo_req_n_54\,
      \dout_reg[63]\(10) => \fifo_burst_gen[0].fifo_req_n_55\,
      \dout_reg[63]\(9) => \fifo_burst_gen[0].fifo_req_n_56\,
      \dout_reg[63]\(8) => \fifo_burst_gen[0].fifo_req_n_57\,
      \dout_reg[63]\(7) => \fifo_burst_gen[0].fifo_req_n_58\,
      \dout_reg[63]\(6) => \fifo_burst_gen[0].fifo_req_n_59\,
      \dout_reg[63]\(5) => \fifo_burst_gen[0].fifo_req_n_60\,
      \dout_reg[63]\(4) => \fifo_burst_gen[0].fifo_req_n_61\,
      \dout_reg[63]\(3) => \fifo_burst_gen[0].fifo_req_n_62\,
      \dout_reg[63]\(2) => \fifo_burst_gen[0].fifo_req_n_63\,
      \dout_reg[63]\(1) => \fifo_burst_gen[0].fifo_req_n_64\,
      \dout_reg[63]\(0) => \fifo_burst_gen[0].fifo_req_n_65\,
      empty_n_reg_0 => \fifo_burst_gen[0].fifo_req_n_1\,
      full_n_reg_0 => local_BURST_AWREADY,
      full_n_reg_1 => full_n_reg,
      \in\(61 downto 0) => \in\(61 downto 0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      p_6_in => p_6_in,
      pop => pop_0
    );
\local_BUS_WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(0),
      Q => m_axi_sum_WDATA(0),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(10),
      Q => m_axi_sum_WDATA(10),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(11),
      Q => m_axi_sum_WDATA(11),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(12),
      Q => m_axi_sum_WDATA(12),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(13),
      Q => m_axi_sum_WDATA(13),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(14),
      Q => m_axi_sum_WDATA(14),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(15),
      Q => m_axi_sum_WDATA(15),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(16),
      Q => m_axi_sum_WDATA(16),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(17),
      Q => m_axi_sum_WDATA(17),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(18),
      Q => m_axi_sum_WDATA(18),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(19),
      Q => m_axi_sum_WDATA(19),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(1),
      Q => m_axi_sum_WDATA(1),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(20),
      Q => m_axi_sum_WDATA(20),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(21),
      Q => m_axi_sum_WDATA(21),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(22),
      Q => m_axi_sum_WDATA(22),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(23),
      Q => m_axi_sum_WDATA(23),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(24),
      Q => m_axi_sum_WDATA(24),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(25),
      Q => m_axi_sum_WDATA(25),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(26),
      Q => m_axi_sum_WDATA(26),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(27),
      Q => m_axi_sum_WDATA(27),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(28),
      Q => m_axi_sum_WDATA(28),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(29),
      Q => m_axi_sum_WDATA(29),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(2),
      Q => m_axi_sum_WDATA(2),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(30),
      Q => m_axi_sum_WDATA(30),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(31),
      Q => m_axi_sum_WDATA(31),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(3),
      Q => m_axi_sum_WDATA(3),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(4),
      Q => m_axi_sum_WDATA(4),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(5),
      Q => m_axi_sum_WDATA(5),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(6),
      Q => m_axi_sum_WDATA(6),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(7),
      Q => m_axi_sum_WDATA(7),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(8),
      Q => m_axi_sum_WDATA(8),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(9),
      Q => m_axi_sum_WDATA(9),
      R => rs_req_n_1
    );
local_BUS_WLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_burst_n_14,
      Q => \^m_axi_sum_wlast\,
      R => SR(0)
    );
\local_BUS_WSTRB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(32),
      Q => m_axi_sum_WSTRB(0),
      R => rs_req_n_1
    );
\local_BUS_WSTRB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(33),
      Q => m_axi_sum_WSTRB(1),
      R => rs_req_n_1
    );
\local_BUS_WSTRB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(34),
      Q => m_axi_sum_WSTRB(2),
      R => rs_req_n_1
    );
\local_BUS_WSTRB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(35),
      Q => m_axi_sum_WSTRB(3),
      R => rs_req_n_1
    );
local_BUS_WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_burst_n_13,
      Q => \^local_bus_wvalid_reg_0\,
      R => SR(0)
    );
\num_beat_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      O => p_0_in(0)
    );
\num_beat_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      I1 => num_beat_cnt_reg(1),
      O => p_0_in(1)
    );
\num_beat_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      I1 => num_beat_cnt_reg(1),
      I2 => num_beat_cnt_reg(2),
      O => p_0_in(2)
    );
\num_beat_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_beat_cnt_reg(1),
      I1 => num_beat_cnt_reg(0),
      I2 => num_beat_cnt_reg(2),
      I3 => num_beat_cnt_reg(3),
      O => p_0_in(3)
    );
\num_beat_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => num_beat_cnt_reg(2),
      I1 => num_beat_cnt_reg(0),
      I2 => num_beat_cnt_reg(1),
      I3 => num_beat_cnt_reg(3),
      I4 => num_beat_cnt_reg(4),
      O => p_0_in(4)
    );
\num_beat_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => num_beat_cnt_reg(3),
      I1 => num_beat_cnt_reg(1),
      I2 => num_beat_cnt_reg(0),
      I3 => num_beat_cnt_reg(2),
      I4 => num_beat_cnt_reg(4),
      I5 => num_beat_cnt_reg(5),
      O => p_0_in(5)
    );
\num_beat_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_beat_cnt[7]_i_4_n_0\,
      I1 => num_beat_cnt_reg(6),
      O => p_0_in(6)
    );
\num_beat_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_beat_cnt[7]_i_4_n_0\,
      I1 => num_beat_cnt_reg(6),
      I2 => num_beat_cnt_reg(7),
      O => p_0_in(7)
    );
\num_beat_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => num_beat_cnt_reg(5),
      I1 => num_beat_cnt_reg(3),
      I2 => num_beat_cnt_reg(1),
      I3 => num_beat_cnt_reg(0),
      I4 => num_beat_cnt_reg(2),
      I5 => num_beat_cnt_reg(4),
      O => \num_beat_cnt[7]_i_4_n_0\
    );
\num_beat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => num_beat_cnt_reg(0),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => num_beat_cnt_reg(1),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(2),
      Q => num_beat_cnt_reg(2),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => num_beat_cnt_reg(3),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => num_beat_cnt_reg(4),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => num_beat_cnt_reg(5),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(6),
      Q => num_beat_cnt_reg(6),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(7),
      Q => num_beat_cnt_reg(7),
      R => rs_burst_n_1
    );
rs_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => rs_burst_n_1,
      burst_handling => burst_handling,
      burst_handling0 => burst_handling0,
      burst_valid => burst_valid,
      \data_p1_reg[3]_0\(3) => rs_burst_n_7,
      \data_p1_reg[3]_0\(2) => rs_burst_n_8,
      \data_p1_reg[3]_0\(1) => rs_burst_n_9,
      \data_p1_reg[3]_0\(0) => rs_burst_n_10,
      \data_p2_reg[3]_0\(3 downto 0) => \data_p2_reg[3]\(3 downto 0),
      \data_p2_reg[3]_1\(0) => \data_p2_reg[3]_0\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[63]\ => \fifo_burst_gen[0].fifo_req_n_1\,
      dout_vld_reg => dout_vld_reg,
      dout_vld_reg_0 => \^e\(0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      \local_BURST_AWVALID__1\ => \local_BURST_AWVALID__1\,
      local_BUS_WLAST_reg => \^local_bus_wvalid_reg_0\,
      local_BUS_WVALID_reg => rs_burst_n_14,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_sum_WLAST => \^m_axi_sum_wlast\,
      m_axi_sum_WREADY => m_axi_sum_WREADY,
      p_6_in => p_6_in,
      pop => pop,
      pop_0 => pop_0,
      \ready_for_beat__0\ => \ready_for_beat__0\,
      \ready_for_burst__0\ => \ready_for_burst__0\,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1(7 downto 0) => num_beat_cnt_reg(7 downto 0),
      \state_reg[0]_0\ => rs_burst_n_13
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized1\
     port map (
      D(65) => rs_burst_n_7,
      D(64) => rs_burst_n_8,
      D(63) => rs_burst_n_9,
      D(62) => rs_burst_n_10,
      D(61) => \fifo_burst_gen[0].fifo_req_n_4\,
      D(60) => \fifo_burst_gen[0].fifo_req_n_5\,
      D(59) => \fifo_burst_gen[0].fifo_req_n_6\,
      D(58) => \fifo_burst_gen[0].fifo_req_n_7\,
      D(57) => \fifo_burst_gen[0].fifo_req_n_8\,
      D(56) => \fifo_burst_gen[0].fifo_req_n_9\,
      D(55) => \fifo_burst_gen[0].fifo_req_n_10\,
      D(54) => \fifo_burst_gen[0].fifo_req_n_11\,
      D(53) => \fifo_burst_gen[0].fifo_req_n_12\,
      D(52) => \fifo_burst_gen[0].fifo_req_n_13\,
      D(51) => \fifo_burst_gen[0].fifo_req_n_14\,
      D(50) => \fifo_burst_gen[0].fifo_req_n_15\,
      D(49) => \fifo_burst_gen[0].fifo_req_n_16\,
      D(48) => \fifo_burst_gen[0].fifo_req_n_17\,
      D(47) => \fifo_burst_gen[0].fifo_req_n_18\,
      D(46) => \fifo_burst_gen[0].fifo_req_n_19\,
      D(45) => \fifo_burst_gen[0].fifo_req_n_20\,
      D(44) => \fifo_burst_gen[0].fifo_req_n_21\,
      D(43) => \fifo_burst_gen[0].fifo_req_n_22\,
      D(42) => \fifo_burst_gen[0].fifo_req_n_23\,
      D(41) => \fifo_burst_gen[0].fifo_req_n_24\,
      D(40) => \fifo_burst_gen[0].fifo_req_n_25\,
      D(39) => \fifo_burst_gen[0].fifo_req_n_26\,
      D(38) => \fifo_burst_gen[0].fifo_req_n_27\,
      D(37) => \fifo_burst_gen[0].fifo_req_n_28\,
      D(36) => \fifo_burst_gen[0].fifo_req_n_29\,
      D(35) => \fifo_burst_gen[0].fifo_req_n_30\,
      D(34) => \fifo_burst_gen[0].fifo_req_n_31\,
      D(33) => \fifo_burst_gen[0].fifo_req_n_32\,
      D(32) => \fifo_burst_gen[0].fifo_req_n_33\,
      D(31) => \fifo_burst_gen[0].fifo_req_n_34\,
      D(30) => \fifo_burst_gen[0].fifo_req_n_35\,
      D(29) => \fifo_burst_gen[0].fifo_req_n_36\,
      D(28) => \fifo_burst_gen[0].fifo_req_n_37\,
      D(27) => \fifo_burst_gen[0].fifo_req_n_38\,
      D(26) => \fifo_burst_gen[0].fifo_req_n_39\,
      D(25) => \fifo_burst_gen[0].fifo_req_n_40\,
      D(24) => \fifo_burst_gen[0].fifo_req_n_41\,
      D(23) => \fifo_burst_gen[0].fifo_req_n_42\,
      D(22) => \fifo_burst_gen[0].fifo_req_n_43\,
      D(21) => \fifo_burst_gen[0].fifo_req_n_44\,
      D(20) => \fifo_burst_gen[0].fifo_req_n_45\,
      D(19) => \fifo_burst_gen[0].fifo_req_n_46\,
      D(18) => \fifo_burst_gen[0].fifo_req_n_47\,
      D(17) => \fifo_burst_gen[0].fifo_req_n_48\,
      D(16) => \fifo_burst_gen[0].fifo_req_n_49\,
      D(15) => \fifo_burst_gen[0].fifo_req_n_50\,
      D(14) => \fifo_burst_gen[0].fifo_req_n_51\,
      D(13) => \fifo_burst_gen[0].fifo_req_n_52\,
      D(12) => \fifo_burst_gen[0].fifo_req_n_53\,
      D(11) => \fifo_burst_gen[0].fifo_req_n_54\,
      D(10) => \fifo_burst_gen[0].fifo_req_n_55\,
      D(9) => \fifo_burst_gen[0].fifo_req_n_56\,
      D(8) => \fifo_burst_gen[0].fifo_req_n_57\,
      D(7) => \fifo_burst_gen[0].fifo_req_n_58\,
      D(6) => \fifo_burst_gen[0].fifo_req_n_59\,
      D(5) => \fifo_burst_gen[0].fifo_req_n_60\,
      D(4) => \fifo_burst_gen[0].fifo_req_n_61\,
      D(3) => \fifo_burst_gen[0].fifo_req_n_62\,
      D(2) => \fifo_burst_gen[0].fifo_req_n_63\,
      D(1) => \fifo_burst_gen[0].fifo_req_n_64\,
      D(0) => \fifo_burst_gen[0].fifo_req_n_65\,
      E(0) => load_p2,
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_1,
      ap_rst_n_1 => rs_req_n_3,
      burst_handling => burst_handling,
      burst_valid => burst_valid,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      dout_vld_reg => \^e\(0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      \local_BURST_AWVALID__1\ => \local_BURST_AWVALID__1\,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_sum_AWREADY => m_axi_sum_AWREADY,
      m_axi_sum_AWVALID => m_axi_sum_AWVALID,
      m_axi_sum_WREADY => m_axi_sum_WREADY,
      \num_beat_cnt_reg[7]\ => \^local_bus_wvalid_reg_0\,
      \ready_for_burst__0\ => \ready_for_burst__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_read is
  port (
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    local_CHN_ARREADY : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    full_n_reg : out STD_LOGIC;
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ost_ctrl_info : out STD_LOGIC;
    DINPADINP : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    m_axi_a_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 );
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_p1_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal full_n : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_burst_n_0\ : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_burst_n_1\ : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_rctl_n_0\ : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal rreq_burst_conv_n_66 : STD_LOGIC;
  signal rreq_burst_conv_n_67 : STD_LOGIC;
  signal rreq_burst_conv_n_69 : STD_LOGIC;
  signal rs_rdata_n_1 : STD_LOGIC;
  signal rs_rdata_n_36 : STD_LOGIC;
  signal rs_rdata_n_37 : STD_LOGIC;
  signal rs_rdata_n_38 : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]\(32 downto 0) <= \^data_p1_reg[32]\(32 downto 0);
  full_n_reg <= \^full_n_reg\;
\ost_ctrl_gen[0].fifo_burst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1\
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(0) => \^data_p1_reg[32]\(32),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[0]_0\(0) => \^q\(0),
      dout_vld_reg_0 => \ost_ctrl_gen[0].fifo_burst_n_0\,
      empty_n_reg_0 => rreq_burst_conv_n_67,
      full_n_reg_0 => \ost_ctrl_gen[0].fifo_burst_n_1\,
      full_n_reg_1 => rs_rdata_n_1,
      local_CHN_RREADY => local_CHN_RREADY,
      \num_data_cnt_reg[1]_0\ => \^full_n_reg\,
      \num_data_cnt_reg[1]_1\ => rs_rdata_n_38,
      \num_data_cnt_reg[2]_0\ => rs_rdata_n_37,
      \num_data_cnt_reg[3]_0\ => rs_rdata_n_36,
      \raddr_reg[3]_0\(3 downto 0) => \raddr_reg[3]\(3 downto 0)
    );
\ost_ctrl_gen[0].fifo_rctl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_fifo__parameterized1_3\
     port map (
      E(0) => rreq_burst_conv_n_69,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_vld_reg_0 => \ost_ctrl_gen[0].fifo_rctl_n_0\,
      empty_n_reg_0 => rreq_burst_conv_n_67,
      full_n => full_n,
      local_BURST_RREADY => local_BURST_RREADY,
      \num_data_cnt_reg[3]_0\ => rreq_burst_conv_n_66,
      ost_ctrl_ready => ost_ctrl_ready
    );
rreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_burst_converter
     port map (
      D(66 downto 0) => D(66 downto 0),
      E(0) => rreq_burst_conv_n_69,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg\ => rreq_burst_conv_n_67,
      full_n => full_n,
      full_n_reg => \^full_n_reg\,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      m_axi_a_ARADDR(61 downto 0) => m_axi_a_ARADDR(61 downto 0),
      m_axi_a_ARLEN(3 downto 0) => m_axi_a_ARLEN(3 downto 0),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_ARREADY_0 => rreq_burst_conv_n_66,
      \num_data_cnt_reg[0]\ => \ost_ctrl_gen[0].fifo_rctl_n_0\,
      \num_data_cnt_reg[1]\ => \ost_ctrl_gen[0].fifo_burst_n_1\,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      s_ready_t_reg => local_CHN_ARREADY
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[32]_0\(32 downto 0) => \^data_p1_reg[32]\(32 downto 0),
      \data_p2_reg[32]_0\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      dout_vld_reg => rs_rdata_n_37,
      full_n_reg => rs_rdata_n_1,
      full_n_reg_0 => rs_rdata_n_36,
      full_n_reg_1 => \ost_ctrl_gen[0].fifo_burst_n_0\,
      full_n_reg_2 => rreq_burst_conv_n_67,
      full_n_reg_3 => \ost_ctrl_gen[0].fifo_burst_n_1\,
      local_CHN_RREADY => local_CHN_RREADY,
      m_axi_a_RVALID => m_axi_a_RVALID,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\ => rs_rdata_n_38
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_read is
  port (
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    local_CHN_ARREADY : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    full_n_reg : out STD_LOGIC;
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ost_ctrl_info : out STD_LOGIC;
    DINPADINP : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC;
    m_axi_b_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 );
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_p1_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal full_n : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_burst_n_0\ : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_burst_n_1\ : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_rctl_n_0\ : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal rreq_burst_conv_n_66 : STD_LOGIC;
  signal rreq_burst_conv_n_67 : STD_LOGIC;
  signal rreq_burst_conv_n_69 : STD_LOGIC;
  signal rs_rdata_n_1 : STD_LOGIC;
  signal rs_rdata_n_36 : STD_LOGIC;
  signal rs_rdata_n_37 : STD_LOGIC;
  signal rs_rdata_n_38 : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]\(32 downto 0) <= \^data_p1_reg[32]\(32 downto 0);
  full_n_reg <= \^full_n_reg\;
\ost_ctrl_gen[0].fifo_burst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1\
     port map (
      DINPADINP(0) => DINPADINP(0),
      Q(0) => \^data_p1_reg[32]\(32),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[0]_0\(0) => \^q\(0),
      dout_vld_reg_0 => \ost_ctrl_gen[0].fifo_burst_n_0\,
      empty_n_reg_0 => rreq_burst_conv_n_67,
      full_n_reg_0 => \ost_ctrl_gen[0].fifo_burst_n_1\,
      full_n_reg_1 => rs_rdata_n_1,
      local_CHN_RREADY => local_CHN_RREADY,
      \num_data_cnt_reg[1]_0\ => \^full_n_reg\,
      \num_data_cnt_reg[1]_1\ => rs_rdata_n_38,
      \num_data_cnt_reg[2]_0\ => rs_rdata_n_37,
      \num_data_cnt_reg[3]_0\ => rs_rdata_n_36,
      \raddr_reg[3]_0\(3 downto 0) => \raddr_reg[3]\(3 downto 0)
    );
\ost_ctrl_gen[0].fifo_rctl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_fifo__parameterized1_2\
     port map (
      E(0) => rreq_burst_conv_n_69,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_vld_reg_0 => \ost_ctrl_gen[0].fifo_rctl_n_0\,
      empty_n_reg_0 => rreq_burst_conv_n_67,
      full_n => full_n,
      local_BURST_RREADY => local_BURST_RREADY,
      \num_data_cnt_reg[3]_0\ => rreq_burst_conv_n_66,
      ost_ctrl_ready => ost_ctrl_ready
    );
rreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_burst_converter
     port map (
      D(66 downto 0) => D(66 downto 0),
      E(0) => rreq_burst_conv_n_69,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg\ => rreq_burst_conv_n_67,
      full_n => full_n,
      full_n_reg => \^full_n_reg\,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      m_axi_b_ARADDR(61 downto 0) => m_axi_b_ARADDR(61 downto 0),
      m_axi_b_ARLEN(3 downto 0) => m_axi_b_ARLEN(3 downto 0),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_ARREADY_0 => rreq_burst_conv_n_66,
      \num_data_cnt_reg[0]\ => \ost_ctrl_gen[0].fifo_rctl_n_0\,
      \num_data_cnt_reg[1]\ => \ost_ctrl_gen[0].fifo_burst_n_1\,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      s_ready_t_reg => local_CHN_ARREADY
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[32]_0\(32 downto 0) => \^data_p1_reg[32]\(32 downto 0),
      \data_p2_reg[32]_0\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      dout_vld_reg => rs_rdata_n_37,
      full_n_reg => rs_rdata_n_1,
      full_n_reg_0 => rs_rdata_n_36,
      full_n_reg_1 => \ost_ctrl_gen[0].fifo_burst_n_0\,
      full_n_reg_2 => rreq_burst_conv_n_67,
      full_n_reg_3 => \ost_ctrl_gen[0].fifo_burst_n_1\,
      local_CHN_RREADY => local_CHN_RREADY,
      m_axi_b_RVALID => m_axi_b_RVALID,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\ => rs_rdata_n_38
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_write is
  port (
    ost_resp_info : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_valid : out STD_LOGIC;
    local_CHN_AWREADY : out STD_LOGIC;
    local_BURST_AWVALID : out STD_LOGIC;
    local_BURST_WREADY : out STD_LOGIC;
    local_BUS_WVALID_reg : out STD_LOGIC;
    m_axi_sum_WLAST : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_AWVALID : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \could_multi_bursts.burst_len_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    m_axi_sum_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sum_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC;
    m_axi_sum_WREADY : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    local_CHN_AWVALID : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    m_axi_sum_BVALID : in STD_LOGIC;
    m_axi_sum_AWREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 66 downto 0 );
    \data_p2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \local_BUS_WSTRB_reg[3]\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_write is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_BURST_AWADDR : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal local_BURST_AWREADY : STD_LOGIC;
  signal \^local_burst_awvalid\ : STD_LOGIC;
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  local_BURST_AWVALID <= \^local_burst_awvalid\;
\fifo_resp_gen[0].fifo_resp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_fifo__parameterized2_0\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      dout_vld_reg_0 => ost_resp_valid,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_info => ost_resp_info,
      p_1_in => p_1_in,
      push => push,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_reg_slice__parameterized2\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_sum_BVALID => m_axi_sum_BVALID,
      p_1_in => p_1_in,
      s_ready_t_reg_0 => s_ready_t_reg
    );
wreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_burst_converter
     port map (
      D(66 downto 0) => D(66 downto 0),
      E(0) => E(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_len_reg[3]\(3 downto 0) => \could_multi_bursts.burst_len_reg[3]\(3 downto 0),
      \could_multi_bursts.burst_valid_reg\ => \^local_burst_awvalid\,
      \in\(61 downto 0) => local_BURST_AWADDR(63 downto 2),
      local_BURST_AWREADY => local_BURST_AWREADY,
      local_CHN_AWVALID => local_CHN_AWVALID,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push,
      s_ready_t_reg => local_CHN_AWREADY
    );
wreq_throttle: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_throttle
     port map (
      E(0) => p_4_in,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[3]\(3 downto 0) => \data_p2_reg[3]\(3 downto 0),
      \data_p2_reg[3]_0\(0) => \data_p2_reg[3]_0\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      dout_vld_reg => dout_vld_reg,
      full_n_reg => \^local_burst_awvalid\,
      \in\(61 downto 0) => local_BURST_AWADDR(63 downto 2),
      local_BURST_AWREADY => local_BURST_AWREADY,
      \local_BUS_WSTRB_reg[3]_0\(35 downto 0) => \local_BUS_WSTRB_reg[3]\(35 downto 0),
      local_BUS_WVALID_reg_0 => local_BUS_WVALID_reg,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_sum_AWREADY => m_axi_sum_AWREADY,
      m_axi_sum_AWVALID => m_axi_sum_AWVALID,
      m_axi_sum_WDATA(31 downto 0) => m_axi_sum_WDATA(31 downto 0),
      m_axi_sum_WLAST => m_axi_sum_WLAST,
      m_axi_sum_WREADY => m_axi_sum_WREADY,
      m_axi_sum_WSTRB(3 downto 0) => m_axi_sum_WSTRB(3 downto 0),
      pop => pop,
      s_ready_t_reg => local_BURST_WREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi is
  port (
    a_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    a_0_ARREADY : out STD_LOGIC;
    a_0_RVALID : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ost_ctrl_info : out STD_LOGIC;
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    a_0_RREADY : in STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    m_axi_a_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi is
  signal beat_valid : STD_LOGIC;
  signal last_beat : STD_LOGIC;
  signal local_BURST_RREADY : STD_LOGIC;
  signal local_CHN_ARREADY : STD_LOGIC;
  signal local_CHN_ARVALID : STD_LOGIC;
  signal local_CHN_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal local_CHN_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_RREADY : STD_LOGIC;
  signal tmp_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal tmp_len : STD_LOGIC_VECTOR ( 17 downto 3 );
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_read
     port map (
      D(66) => tmp_len(17),
      D(65 downto 63) => tmp_len(8 downto 6),
      D(62) => tmp_len(3),
      D(61 downto 0) => tmp_addr(63 downto 2),
      DINPADINP(0) => local_CHN_RLAST(0),
      Q(0) => beat_valid,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p1_reg[32]\(32) => last_beat,
      \data_p1_reg[32]\(31 downto 0) => local_CHN_RDATA(31 downto 0),
      \data_p2_reg[32]\(32 downto 0) => D(32 downto 0),
      \dout_reg[0]\ => \dout_reg[0]\,
      full_n_reg => push,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARREADY => local_CHN_ARREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      local_CHN_RREADY => local_CHN_RREADY,
      m_axi_a_ARADDR(61 downto 0) => m_axi_a_ARADDR(61 downto 0),
      m_axi_a_ARLEN(3 downto 0) => m_axi_a_ARLEN(3 downto 0),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_RVALID => m_axi_a_RVALID,
      ost_ctrl_info => ost_ctrl_info,
      \raddr_reg[3]\(3 downto 0) => Q(3 downto 0),
      s_ready_t_reg => s_ready_t_reg
    );
load_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi_load
     port map (
      D(66) => tmp_len(17),
      D(65 downto 63) => tmp_len(8 downto 6),
      D(62) => tmp_len(3),
      D(61 downto 0) => tmp_addr(63 downto 2),
      DINPADINP(0) => local_CHN_RLAST(0),
      Q(0) => beat_valid,
      a_0_ARREADY => a_0_ARREADY,
      a_0_RDATA(31 downto 0) => a_0_RDATA(31 downto 0),
      a_0_RREADY => a_0_RREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      dout_vld_reg => a_0_RVALID,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARREADY => local_CHN_ARREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      local_CHN_RREADY => local_CHN_RREADY,
      mem_reg(32) => last_beat,
      mem_reg(31 downto 0) => local_CHN_RDATA(31 downto 0),
      push_0 => push_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi is
  port (
    b_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    b_0_ARREADY : out STD_LOGIC;
    b_0_RVALID : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    a_0_RREADY : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter15_reg_reg__0\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    m_axi_b_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_loop_exit_ready_pp0_iter16_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter15_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg_reg_0 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \i1_fu_94_reg[0]\ : in STD_LOGIC;
    ap_loop_init_reg : in STD_LOGIC;
    ap_loop_init_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    a_0_RVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    sum_0_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    a_0_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi is
  signal beat_valid : STD_LOGIC;
  signal last_beat : STD_LOGIC;
  signal local_BURST_RREADY : STD_LOGIC;
  signal local_CHN_ARREADY : STD_LOGIC;
  signal local_CHN_ARVALID : STD_LOGIC;
  signal local_CHN_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal local_CHN_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_RREADY : STD_LOGIC;
  signal tmp_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal tmp_len : STD_LOGIC_VECTOR ( 17 downto 3 );
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_read
     port map (
      D(66) => tmp_len(17),
      D(65 downto 63) => tmp_len(8 downto 6),
      D(62) => tmp_len(3),
      D(61 downto 0) => tmp_addr(63 downto 2),
      DINPADINP(0) => local_CHN_RLAST(0),
      Q(0) => beat_valid,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p1_reg[32]\(32) => last_beat,
      \data_p1_reg[32]\(31 downto 0) => local_CHN_RDATA(31 downto 0),
      \data_p2_reg[32]\(32 downto 0) => D(32 downto 0),
      \dout_reg[0]\ => \dout_reg[0]\,
      full_n_reg => push,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARREADY => local_CHN_ARREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      local_CHN_RREADY => local_CHN_RREADY,
      m_axi_b_ARADDR(61 downto 0) => m_axi_b_ARADDR(61 downto 0),
      m_axi_b_ARLEN(3 downto 0) => m_axi_b_ARLEN(3 downto 0),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_RVALID => m_axi_b_RVALID,
      ost_ctrl_info => ost_ctrl_info,
      \raddr_reg[3]\(3 downto 0) => Q(3 downto 0),
      s_ready_t_reg => s_ready_t_reg
    );
load_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi_load
     port map (
      D(66) => tmp_len(17),
      D(65 downto 63) => tmp_len(8 downto 6),
      D(62) => tmp_len(3),
      D(61 downto 0) => tmp_addr(63 downto 2),
      DINPADINP(0) => local_CHN_RLAST(0),
      E(0) => E(0),
      Q(0) => beat_valid,
      a_0_ARREADY => a_0_ARREADY,
      a_0_RVALID => a_0_RVALID,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_enable_reg_pp0_iter9_reg => a_0_RREADY,
      ap_loop_exit_ready_pp0_iter15_reg => ap_loop_exit_ready_pp0_iter15_reg,
      \ap_loop_exit_ready_pp0_iter15_reg_reg__0\ => \ap_loop_exit_ready_pp0_iter15_reg_reg__0\,
      ap_loop_exit_ready_pp0_iter16_reg => ap_loop_exit_ready_pp0_iter16_reg,
      ap_loop_exit_ready_pp0_iter16_reg_reg => ap_loop_exit_ready_pp0_iter16_reg_reg,
      ap_loop_exit_ready_pp0_iter16_reg_reg_0 => ap_loop_exit_ready_pp0_iter16_reg_reg_0,
      ap_loop_init => ap_loop_init,
      ap_loop_init_reg => ap_loop_init_reg,
      ap_loop_init_reg_0(2 downto 0) => ap_loop_init_reg_0(2 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      b_0_RDATA(31 downto 0) => b_0_RDATA(31 downto 0),
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      dout_vld_reg => b_0_RVALID,
      dout_vld_reg_0 => dout_vld_reg,
      dout_vld_reg_1 => dout_vld_reg_0,
      full_n_reg => b_0_ARREADY,
      full_n_reg_0 => full_n_reg,
      \i1_fu_94_reg[0]\ => \i1_fu_94_reg[0]\,
      local_BURST_RREADY => local_BURST_RREADY,
      local_CHN_ARREADY => local_CHN_ARREADY,
      local_CHN_ARVALID => local_CHN_ARVALID,
      local_CHN_RREADY => local_CHN_RREADY,
      mem_reg(32) => last_beat,
      mem_reg(31 downto 0) => local_CHN_RDATA(31 downto 0),
      push_0 => push_0,
      ready_for_outstanding_reg_0 => ready_for_outstanding_reg,
      sum_0_WREADY => sum_0_WREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi is
  port (
    task_ap_ready : out STD_LOGIC;
    ap_loop_exit_ready : out STD_LOGIC;
    int_isr : out STD_LOGIC;
    push : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    sum_0_WREADY : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    m_axi_sum_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_sum_AWVALID : out STD_LOGIC;
    m_axi_sum_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sum_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    local_BUS_WVALID_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_sum_WLAST : out STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_0_ARREADY : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    a_0_ARREADY : in STD_LOGIC;
    \first_iter_0_reg_160_reg[0]_0\ : in STD_LOGIC;
    icmp_ln11_reg_283 : in STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    a_0_RVALID : in STD_LOGIC;
    b_0_RVALID : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]\ : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[0]_0\ : in STD_LOGIC;
    int_ap_start_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    icmp_ln11_reg_283_pp0_iter15_reg : in STD_LOGIC;
    \i1_fu_94_reg[0]\ : in STD_LOGIC;
    first_iter_0_reg_160_pp0_iter9_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    m_axi_sum_WREADY : in STD_LOGIC;
    m_axi_sum_BVALID : in STD_LOGIC;
    m_axi_sum_AWREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \buff_wdata/pop\ : STD_LOGIC;
  signal bus_write_n_13 : STD_LOGIC;
  signal \conservative_gen.local_BURST_WLEN\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_BURST_AWLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_BURST_AWVALID : STD_LOGIC;
  signal local_BURST_WREADY : STD_LOGIC;
  signal local_CHN_AWREADY : STD_LOGIC;
  signal local_CHN_AWVALID : STD_LOGIC;
  signal local_CHN_BURST_WVALID : STD_LOGIC;
  signal \local_CHN_WSTRB[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_CHN_WVALID : STD_LOGIC;
  signal ost_resp_info : STD_LOGIC;
  signal ost_resp_valid : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 81 downto 2 );
  signal store_unit_0_n_1 : STD_LOGIC;
  signal store_unit_0_n_23 : STD_LOGIC;
  signal store_unit_0_n_24 : STD_LOGIC;
  signal store_unit_0_n_25 : STD_LOGIC;
  signal store_unit_0_n_26 : STD_LOGIC;
  signal store_unit_0_n_27 : STD_LOGIC;
  signal store_unit_0_n_28 : STD_LOGIC;
  signal store_unit_0_n_29 : STD_LOGIC;
  signal store_unit_0_n_30 : STD_LOGIC;
  signal store_unit_0_n_31 : STD_LOGIC;
  signal store_unit_0_n_32 : STD_LOGIC;
  signal store_unit_0_n_33 : STD_LOGIC;
  signal store_unit_0_n_34 : STD_LOGIC;
  signal store_unit_0_n_35 : STD_LOGIC;
  signal store_unit_0_n_36 : STD_LOGIC;
  signal store_unit_0_n_37 : STD_LOGIC;
  signal store_unit_0_n_38 : STD_LOGIC;
  signal store_unit_0_n_39 : STD_LOGIC;
  signal store_unit_0_n_40 : STD_LOGIC;
  signal store_unit_0_n_41 : STD_LOGIC;
  signal store_unit_0_n_42 : STD_LOGIC;
  signal store_unit_0_n_43 : STD_LOGIC;
  signal store_unit_0_n_44 : STD_LOGIC;
  signal store_unit_0_n_45 : STD_LOGIC;
  signal store_unit_0_n_46 : STD_LOGIC;
  signal store_unit_0_n_47 : STD_LOGIC;
  signal store_unit_0_n_48 : STD_LOGIC;
  signal store_unit_0_n_49 : STD_LOGIC;
  signal store_unit_0_n_50 : STD_LOGIC;
  signal store_unit_0_n_51 : STD_LOGIC;
  signal store_unit_0_n_52 : STD_LOGIC;
  signal store_unit_0_n_53 : STD_LOGIC;
  signal store_unit_0_n_54 : STD_LOGIC;
  signal ursp_ready : STD_LOGIC;
  signal \wreq_burst_conv/burst_sequential/rs_req/load_p2\ : STD_LOGIC;
  signal \wreq_throttle/p_4_in\ : STD_LOGIC;
  signal \wreq_throttle/rs_burst/load_p2\ : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_write
     port map (
      D(66) => s_data(81),
      D(65 downto 63) => s_data(72 downto 70),
      D(62) => s_data(67),
      D(61 downto 0) => s_data(63 downto 2),
      E(0) => \wreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(0) => resp_valid,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_len_reg[3]\(3 downto 0) => local_BURST_AWLEN(3 downto 0),
      \data_p1_reg[67]\(65 downto 62) => m_axi_sum_AWLEN(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => m_axi_sum_AWADDR(61 downto 0),
      \data_p2_reg[3]\(3 downto 0) => \conservative_gen.local_BURST_WLEN\(3 downto 0),
      \data_p2_reg[3]_0\(0) => \wreq_throttle/rs_burst/load_p2\,
      \dout_reg[0]\ => store_unit_0_n_1,
      dout_vld_reg => bus_write_n_13,
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      \local_BUS_WSTRB_reg[3]\(35 downto 32) => \local_CHN_WSTRB[0]_0\(3 downto 0),
      \local_BUS_WSTRB_reg[3]\(31) => store_unit_0_n_23,
      \local_BUS_WSTRB_reg[3]\(30) => store_unit_0_n_24,
      \local_BUS_WSTRB_reg[3]\(29) => store_unit_0_n_25,
      \local_BUS_WSTRB_reg[3]\(28) => store_unit_0_n_26,
      \local_BUS_WSTRB_reg[3]\(27) => store_unit_0_n_27,
      \local_BUS_WSTRB_reg[3]\(26) => store_unit_0_n_28,
      \local_BUS_WSTRB_reg[3]\(25) => store_unit_0_n_29,
      \local_BUS_WSTRB_reg[3]\(24) => store_unit_0_n_30,
      \local_BUS_WSTRB_reg[3]\(23) => store_unit_0_n_31,
      \local_BUS_WSTRB_reg[3]\(22) => store_unit_0_n_32,
      \local_BUS_WSTRB_reg[3]\(21) => store_unit_0_n_33,
      \local_BUS_WSTRB_reg[3]\(20) => store_unit_0_n_34,
      \local_BUS_WSTRB_reg[3]\(19) => store_unit_0_n_35,
      \local_BUS_WSTRB_reg[3]\(18) => store_unit_0_n_36,
      \local_BUS_WSTRB_reg[3]\(17) => store_unit_0_n_37,
      \local_BUS_WSTRB_reg[3]\(16) => store_unit_0_n_38,
      \local_BUS_WSTRB_reg[3]\(15) => store_unit_0_n_39,
      \local_BUS_WSTRB_reg[3]\(14) => store_unit_0_n_40,
      \local_BUS_WSTRB_reg[3]\(13) => store_unit_0_n_41,
      \local_BUS_WSTRB_reg[3]\(12) => store_unit_0_n_42,
      \local_BUS_WSTRB_reg[3]\(11) => store_unit_0_n_43,
      \local_BUS_WSTRB_reg[3]\(10) => store_unit_0_n_44,
      \local_BUS_WSTRB_reg[3]\(9) => store_unit_0_n_45,
      \local_BUS_WSTRB_reg[3]\(8) => store_unit_0_n_46,
      \local_BUS_WSTRB_reg[3]\(7) => store_unit_0_n_47,
      \local_BUS_WSTRB_reg[3]\(6) => store_unit_0_n_48,
      \local_BUS_WSTRB_reg[3]\(5) => store_unit_0_n_49,
      \local_BUS_WSTRB_reg[3]\(4) => store_unit_0_n_50,
      \local_BUS_WSTRB_reg[3]\(3) => store_unit_0_n_51,
      \local_BUS_WSTRB_reg[3]\(2) => store_unit_0_n_52,
      \local_BUS_WSTRB_reg[3]\(1) => store_unit_0_n_53,
      \local_BUS_WSTRB_reg[3]\(0) => store_unit_0_n_54,
      local_BUS_WVALID_reg => local_BUS_WVALID_reg,
      local_CHN_AWREADY => local_CHN_AWREADY,
      local_CHN_AWVALID => local_CHN_AWVALID,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      m_axi_sum_AWREADY => m_axi_sum_AWREADY,
      m_axi_sum_AWVALID => m_axi_sum_AWVALID,
      m_axi_sum_BVALID => m_axi_sum_BVALID,
      m_axi_sum_WDATA(31 downto 0) => m_axi_sum_WDATA(31 downto 0),
      m_axi_sum_WLAST => m_axi_sum_WLAST,
      m_axi_sum_WREADY => m_axi_sum_WREADY,
      m_axi_sum_WSTRB(3 downto 0) => m_axi_sum_WSTRB(3 downto 0),
      ost_resp_info => ost_resp_info,
      ost_resp_valid => ost_resp_valid,
      p_1_in => p_1_in,
      p_4_in => \wreq_throttle/p_4_in\,
      pop => \buff_wdata/pop\,
      s_ready_t_reg => s_ready_t_reg,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
store_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi_store
     port map (
      D(66) => s_data(81),
      D(65 downto 63) => s_data(72 downto 70),
      D(62) => s_data(67),
      D(61 downto 0) => s_data(63 downto 2),
      E(0) => \wreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(0) => Q(0),
      SR(0) => \^ap_rst_n_inv\,
      a_0_ARREADY => a_0_ARREADY,
      a_0_RVALID => a_0_RVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready => ap_loop_exit_ready,
      ap_loop_init => ap_loop_init,
      b_0_ARREADY => b_0_ARREADY,
      b_0_RVALID => b_0_RVALID,
      \conservative_gen.local_BURST_WLEN_reg[3]_0\(3 downto 0) => \conservative_gen.local_BURST_WLEN\(3 downto 0),
      \conservative_gen.local_BURST_WVALID_reg_0\(0) => \wreq_throttle/rs_burst/load_p2\,
      \conservative_gen.num_beat_cnt_reg[0]_0\ => \conservative_gen.num_beat_cnt_reg[0]\,
      \conservative_gen.num_beat_cnt_reg[0]_1\ => \conservative_gen.num_beat_cnt_reg[0]_0\,
      \dout_reg[31]\(31 downto 0) => \dout_reg[31]\(31 downto 0),
      \dout_reg[35]\(35 downto 32) => \local_CHN_WSTRB[0]_0\(3 downto 0),
      \dout_reg[35]\(31) => store_unit_0_n_23,
      \dout_reg[35]\(30) => store_unit_0_n_24,
      \dout_reg[35]\(29) => store_unit_0_n_25,
      \dout_reg[35]\(28) => store_unit_0_n_26,
      \dout_reg[35]\(27) => store_unit_0_n_27,
      \dout_reg[35]\(26) => store_unit_0_n_28,
      \dout_reg[35]\(25) => store_unit_0_n_29,
      \dout_reg[35]\(24) => store_unit_0_n_30,
      \dout_reg[35]\(23) => store_unit_0_n_31,
      \dout_reg[35]\(22) => store_unit_0_n_32,
      \dout_reg[35]\(21) => store_unit_0_n_33,
      \dout_reg[35]\(20) => store_unit_0_n_34,
      \dout_reg[35]\(19) => store_unit_0_n_35,
      \dout_reg[35]\(18) => store_unit_0_n_36,
      \dout_reg[35]\(17) => store_unit_0_n_37,
      \dout_reg[35]\(16) => store_unit_0_n_38,
      \dout_reg[35]\(15) => store_unit_0_n_39,
      \dout_reg[35]\(14) => store_unit_0_n_40,
      \dout_reg[35]\(13) => store_unit_0_n_41,
      \dout_reg[35]\(12) => store_unit_0_n_42,
      \dout_reg[35]\(11) => store_unit_0_n_43,
      \dout_reg[35]\(10) => store_unit_0_n_44,
      \dout_reg[35]\(9) => store_unit_0_n_45,
      \dout_reg[35]\(8) => store_unit_0_n_46,
      \dout_reg[35]\(7) => store_unit_0_n_47,
      \dout_reg[35]\(6) => store_unit_0_n_48,
      \dout_reg[35]\(5) => store_unit_0_n_49,
      \dout_reg[35]\(4) => store_unit_0_n_50,
      \dout_reg[35]\(3) => store_unit_0_n_51,
      \dout_reg[35]\(2) => store_unit_0_n_52,
      \dout_reg[35]\(1) => store_unit_0_n_53,
      \dout_reg[35]\(0) => store_unit_0_n_54,
      \dout_reg[61]\(61 downto 0) => \in\(61 downto 0),
      dout_vld_reg => dout_vld_reg,
      dout_vld_reg_0 => bus_write_n_13,
      dout_vld_reg_1 => dout_vld_reg_0,
      empty_n_reg => store_unit_0_n_1,
      first_iter_0_reg_160_pp0_iter9_reg => first_iter_0_reg_160_pp0_iter9_reg,
      \first_iter_0_reg_160_reg[0]\ => \first_iter_0_reg_160_reg[0]\,
      \first_iter_0_reg_160_reg[0]_0\ => \first_iter_0_reg_160_reg[0]_0\,
      full_n_reg => sum_0_WREADY,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_0,
      \i1_fu_94_reg[0]\ => \i1_fu_94_reg[0]\,
      icmp_ln11_reg_283 => icmp_ln11_reg_283,
      icmp_ln11_reg_283_pp0_iter15_reg => icmp_ln11_reg_283_pp0_iter15_reg,
      \in\(3 downto 0) => local_BURST_AWLEN(3 downto 0),
      int_ap_ready_reg(0) => int_ap_ready_reg(0),
      int_ap_start_reg => int_ap_start_reg,
      int_ap_start_reg_0 => int_ap_start_reg_0,
      int_isr => int_isr,
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY => local_BURST_WREADY,
      local_CHN_AWREADY => local_CHN_AWREADY,
      local_CHN_AWVALID => local_CHN_AWVALID,
      local_CHN_BURST_WVALID => local_CHN_BURST_WVALID,
      local_CHN_WVALID => local_CHN_WVALID,
      \mOutPtr_reg[0]\(0) => resp_valid,
      ost_resp_info => ost_resp_info,
      ost_resp_valid => ost_resp_valid,
      p_1_in => p_1_in,
      p_4_in => \wreq_throttle/p_4_in\,
      pop => \buff_wdata/pop\,
      push => push,
      push_0 => push_0,
      task_ap_ready => task_ap_ready,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_a_AWVALID : out STD_LOGIC;
    m_axi_a_AWREADY : in STD_LOGIC;
    m_axi_a_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_WVALID : out STD_LOGIC;
    m_axi_a_WREADY : in STD_LOGIC;
    m_axi_a_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_WLAST : out STD_LOGIC;
    m_axi_a_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARVALID : out STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_RVALID : in STD_LOGIC;
    m_axi_a_RREADY : out STD_LOGIC;
    m_axi_a_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_RLAST : in STD_LOGIC;
    m_axi_a_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_BVALID : in STD_LOGIC;
    m_axi_a_BREADY : out STD_LOGIC;
    m_axi_a_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_AWVALID : out STD_LOGIC;
    m_axi_b_AWREADY : in STD_LOGIC;
    m_axi_b_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_WVALID : out STD_LOGIC;
    m_axi_b_WREADY : in STD_LOGIC;
    m_axi_b_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_WLAST : out STD_LOGIC;
    m_axi_b_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARVALID : out STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_RVALID : in STD_LOGIC;
    m_axi_b_RREADY : out STD_LOGIC;
    m_axi_b_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_RLAST : in STD_LOGIC;
    m_axi_b_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_BVALID : in STD_LOGIC;
    m_axi_b_BREADY : out STD_LOGIC;
    m_axi_b_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_AWVALID : out STD_LOGIC;
    m_axi_sum_AWREADY : in STD_LOGIC;
    m_axi_sum_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sum_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sum_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_WVALID : out STD_LOGIC;
    m_axi_sum_WREADY : in STD_LOGIC;
    m_axi_sum_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sum_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_WLAST : out STD_LOGIC;
    m_axi_sum_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_ARVALID : out STD_LOGIC;
    m_axi_sum_ARREADY : in STD_LOGIC;
    m_axi_sum_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sum_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sum_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_RVALID : in STD_LOGIC;
    m_axi_sum_RREADY : out STD_LOGIC;
    m_axi_sum_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sum_RLAST : in STD_LOGIC;
    m_axi_sum_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_BVALID : in STD_LOGIC;
    m_axi_sum_BREADY : out STD_LOGIC;
    m_axi_sum_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_A_ADDR_WIDTH : integer;
  attribute C_M_AXI_A_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 64;
  attribute C_M_AXI_A_ARUSER_WIDTH : integer;
  attribute C_M_AXI_A_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_A_AWUSER_WIDTH : integer;
  attribute C_M_AXI_A_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_A_BUSER_WIDTH : integer;
  attribute C_M_AXI_A_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_A_CACHE_VALUE : string;
  attribute C_M_AXI_A_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "4'b0011";
  attribute C_M_AXI_A_DATA_WIDTH : integer;
  attribute C_M_AXI_A_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 32;
  attribute C_M_AXI_A_ID_WIDTH : integer;
  attribute C_M_AXI_A_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_A_PROT_VALUE : string;
  attribute C_M_AXI_A_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "3'b000";
  attribute C_M_AXI_A_RUSER_WIDTH : integer;
  attribute C_M_AXI_A_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_A_USER_VALUE : integer;
  attribute C_M_AXI_A_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 0;
  attribute C_M_AXI_A_WSTRB_WIDTH : integer;
  attribute C_M_AXI_A_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 4;
  attribute C_M_AXI_A_WUSER_WIDTH : integer;
  attribute C_M_AXI_A_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_B_ADDR_WIDTH : integer;
  attribute C_M_AXI_B_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 64;
  attribute C_M_AXI_B_ARUSER_WIDTH : integer;
  attribute C_M_AXI_B_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_B_AWUSER_WIDTH : integer;
  attribute C_M_AXI_B_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_B_BUSER_WIDTH : integer;
  attribute C_M_AXI_B_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_B_CACHE_VALUE : string;
  attribute C_M_AXI_B_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "4'b0011";
  attribute C_M_AXI_B_DATA_WIDTH : integer;
  attribute C_M_AXI_B_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 32;
  attribute C_M_AXI_B_ID_WIDTH : integer;
  attribute C_M_AXI_B_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_B_PROT_VALUE : string;
  attribute C_M_AXI_B_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "3'b000";
  attribute C_M_AXI_B_RUSER_WIDTH : integer;
  attribute C_M_AXI_B_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_B_USER_VALUE : integer;
  attribute C_M_AXI_B_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 0;
  attribute C_M_AXI_B_WSTRB_WIDTH : integer;
  attribute C_M_AXI_B_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 4;
  attribute C_M_AXI_B_WUSER_WIDTH : integer;
  attribute C_M_AXI_B_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 32;
  attribute C_M_AXI_SUM_ADDR_WIDTH : integer;
  attribute C_M_AXI_SUM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 64;
  attribute C_M_AXI_SUM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_SUM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_SUM_BUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_SUM_CACHE_VALUE : string;
  attribute C_M_AXI_SUM_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "4'b0011";
  attribute C_M_AXI_SUM_DATA_WIDTH : integer;
  attribute C_M_AXI_SUM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 32;
  attribute C_M_AXI_SUM_ID_WIDTH : integer;
  attribute C_M_AXI_SUM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_SUM_PROT_VALUE : string;
  attribute C_M_AXI_SUM_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "3'b000";
  attribute C_M_AXI_SUM_RUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_SUM_USER_VALUE : integer;
  attribute C_M_AXI_SUM_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 0;
  attribute C_M_AXI_SUM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_SUM_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 4;
  attribute C_M_AXI_SUM_WUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "1'b1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel is
  signal \<const0>\ : STD_LOGIC;
  signal a_0_ARREADY : STD_LOGIC;
  signal a_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_0_RREADY : STD_LOGIC;
  signal a_0_RVALID : STD_LOGIC;
  signal a_r : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_681 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal b_0_ARREADY : STD_LOGIC;
  signal b_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b_0_RVALID : STD_LOGIC;
  signal b_m_axi_U_n_105 : STD_LOGIC;
  signal b_m_axi_U_n_106 : STD_LOGIC;
  signal b_m_axi_U_n_107 : STD_LOGIC;
  signal b_m_axi_U_n_108 : STD_LOGIC;
  signal b_m_axi_U_n_109 : STD_LOGIC;
  signal b_m_axi_U_n_111 : STD_LOGIC;
  signal b_r : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0_n_0\ : STD_LOGIC;
  signal \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \bus_read/ost_ctrl_gen[0].fifo_burst/push\ : STD_LOGIC;
  signal \bus_read/ost_ctrl_gen[0].fifo_burst/push_2\ : STD_LOGIC;
  signal \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bus_read/ost_ctrl_info\ : STD_LOGIC;
  signal \bus_read/ost_ctrl_info_0\ : STD_LOGIC;
  signal control_s_axi_U_n_197 : STD_LOGIC;
  signal \first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8_n_0\ : STD_LOGIC;
  signal first_iter_0_reg_160_pp0_iter9_reg : STD_LOGIC;
  signal \first_iter_0_reg_160_reg_n_0_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_U_n_1 : STD_LOGIC;
  signal i1_fu_94 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_fu_184_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal icmp_ln11_fu_190_p2 : STD_LOGIC;
  signal icmp_ln11_reg_283 : STD_LOGIC;
  signal \icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14_n_0\ : STD_LOGIC;
  signal icmp_ln11_reg_283_pp0_iter15_reg : STD_LOGIC;
  signal int_isr : STD_LOGIC;
  signal \load_unit_0/fifo_rreq/push\ : STD_LOGIC;
  signal \load_unit_0/fifo_rreq/push_3\ : STD_LOGIC;
  signal \^m_axi_a_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_a_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_b_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_sum_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_sum_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mul_32s_32s_32_1_1_U1_n_0 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_1 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_10 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_11 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_12 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_13 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_14 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_15 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_2 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_3 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_34 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_35 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_36 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_37 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_38 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_39 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_4 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_40 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_41 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_42 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_43 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_44 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_45 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_46 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_47 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_48 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_49 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_5 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_50 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_51 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_52 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_53 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_54 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_55 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_56 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_57 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_58 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_59 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_6 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_60 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_61 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_62 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_63 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_64 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_65 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_66 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_67 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_68 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_69 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_7 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_70 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_71 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_72 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_73 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_74 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_75 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_76 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_77 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_78 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_79 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_8 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_80 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_81 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_82 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_83 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_84 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_85 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_86 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_87 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_88 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_89 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_9 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_90 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_91 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_92 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_93 : STD_LOGIC;
  signal mul_32s_32s_32_1_1_U1_n_94 : STD_LOGIC;
  signal mul_ln12_reg_315 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \mul_ln12_reg_315_reg[0]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[10]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[11]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[12]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[13]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[14]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[15]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[16]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[1]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[2]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[3]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[4]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[5]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[6]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[7]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[8]__0_n_0\ : STD_LOGIC;
  signal \mul_ln12_reg_315_reg[9]__0_n_0\ : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_100 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_101 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_102 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_103 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_104 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_105 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_58 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_59 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_60 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_61 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_62 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_63 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_64 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_65 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_66 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_67 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_68 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_69 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_70 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_71 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_72 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_73 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_74 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_75 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_76 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_77 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_78 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_79 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_80 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_81 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_82 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_83 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_84 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_85 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_86 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_87 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_88 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_89 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_90 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_91 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_92 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_93 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_94 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_95 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_96 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_97 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_98 : STD_LOGIC;
  signal mul_ln12_reg_315_reg_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sum_0_WREADY : STD_LOGIC;
  signal sum_m_axi_U_n_4 : STD_LOGIC;
  signal sum_m_axi_U_n_6 : STD_LOGIC;
  signal sum_m_axi_U_n_7 : STD_LOGIC;
  signal sum_m_axi_U_n_9 : STD_LOGIC;
  signal sum_r : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9_n_0\ : STD_LOGIC;
  signal \sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9_n_0\ : STD_LOGIC;
  signal task_ap_ready : STD_LOGIC;
  signal trunc_ln11_1_fu_221_p4 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal trunc_ln11_2_fu_241_p4 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal trunc_ln_fu_201_p4 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal NLW_mul_ln12_reg_315_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln12_reg_315_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln12_reg_315_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln12_reg_315_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln12_reg_315_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln12_reg_315_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln12_reg_315_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln12_reg_315_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln12_reg_315_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln12_reg_315_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln12_reg_315_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter14_reg_reg_srl14 : label is "inst/ap_loop_exit_ready_pp0_iter14_reg_reg_srl14";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\ : label is "inst/\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\ : label is "inst/\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0\ : label is "inst/\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0\ : label is "inst/\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0 ";
  attribute srl_bus_name of \first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8\ : label is "inst/\first_iter_0_reg_160_pp0_iter8_reg_reg ";
  attribute srl_name of \first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8\ : label is "inst/\first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14\ : label is "inst/\icmp_ln11_reg_283_pp0_iter14_reg_reg ";
  attribute srl_name of \icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14\ : label is "inst/\icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14 ";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mul_ln12_reg_315_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln12_reg_315_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9 ";
  attribute srl_bus_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg ";
  attribute srl_name of \sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9\ : label is "inst/\sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9 ";
begin
  m_axi_a_ARADDR(63 downto 2) <= \^m_axi_a_araddr\(63 downto 2);
  m_axi_a_ARADDR(1) <= \<const0>\;
  m_axi_a_ARADDR(0) <= \<const0>\;
  m_axi_a_ARBURST(1) <= \<const0>\;
  m_axi_a_ARBURST(0) <= \<const0>\;
  m_axi_a_ARCACHE(3) <= \<const0>\;
  m_axi_a_ARCACHE(2) <= \<const0>\;
  m_axi_a_ARCACHE(1) <= \<const0>\;
  m_axi_a_ARCACHE(0) <= \<const0>\;
  m_axi_a_ARID(0) <= \<const0>\;
  m_axi_a_ARLEN(7) <= \<const0>\;
  m_axi_a_ARLEN(6) <= \<const0>\;
  m_axi_a_ARLEN(5) <= \<const0>\;
  m_axi_a_ARLEN(4) <= \<const0>\;
  m_axi_a_ARLEN(3 downto 0) <= \^m_axi_a_arlen\(3 downto 0);
  m_axi_a_ARLOCK(1) <= \<const0>\;
  m_axi_a_ARLOCK(0) <= \<const0>\;
  m_axi_a_ARPROT(2) <= \<const0>\;
  m_axi_a_ARPROT(1) <= \<const0>\;
  m_axi_a_ARPROT(0) <= \<const0>\;
  m_axi_a_ARQOS(3) <= \<const0>\;
  m_axi_a_ARQOS(2) <= \<const0>\;
  m_axi_a_ARQOS(1) <= \<const0>\;
  m_axi_a_ARQOS(0) <= \<const0>\;
  m_axi_a_ARREGION(3) <= \<const0>\;
  m_axi_a_ARREGION(2) <= \<const0>\;
  m_axi_a_ARREGION(1) <= \<const0>\;
  m_axi_a_ARREGION(0) <= \<const0>\;
  m_axi_a_ARSIZE(2) <= \<const0>\;
  m_axi_a_ARSIZE(1) <= \<const0>\;
  m_axi_a_ARSIZE(0) <= \<const0>\;
  m_axi_a_ARUSER(0) <= \<const0>\;
  m_axi_a_AWADDR(63) <= \<const0>\;
  m_axi_a_AWADDR(62) <= \<const0>\;
  m_axi_a_AWADDR(61) <= \<const0>\;
  m_axi_a_AWADDR(60) <= \<const0>\;
  m_axi_a_AWADDR(59) <= \<const0>\;
  m_axi_a_AWADDR(58) <= \<const0>\;
  m_axi_a_AWADDR(57) <= \<const0>\;
  m_axi_a_AWADDR(56) <= \<const0>\;
  m_axi_a_AWADDR(55) <= \<const0>\;
  m_axi_a_AWADDR(54) <= \<const0>\;
  m_axi_a_AWADDR(53) <= \<const0>\;
  m_axi_a_AWADDR(52) <= \<const0>\;
  m_axi_a_AWADDR(51) <= \<const0>\;
  m_axi_a_AWADDR(50) <= \<const0>\;
  m_axi_a_AWADDR(49) <= \<const0>\;
  m_axi_a_AWADDR(48) <= \<const0>\;
  m_axi_a_AWADDR(47) <= \<const0>\;
  m_axi_a_AWADDR(46) <= \<const0>\;
  m_axi_a_AWADDR(45) <= \<const0>\;
  m_axi_a_AWADDR(44) <= \<const0>\;
  m_axi_a_AWADDR(43) <= \<const0>\;
  m_axi_a_AWADDR(42) <= \<const0>\;
  m_axi_a_AWADDR(41) <= \<const0>\;
  m_axi_a_AWADDR(40) <= \<const0>\;
  m_axi_a_AWADDR(39) <= \<const0>\;
  m_axi_a_AWADDR(38) <= \<const0>\;
  m_axi_a_AWADDR(37) <= \<const0>\;
  m_axi_a_AWADDR(36) <= \<const0>\;
  m_axi_a_AWADDR(35) <= \<const0>\;
  m_axi_a_AWADDR(34) <= \<const0>\;
  m_axi_a_AWADDR(33) <= \<const0>\;
  m_axi_a_AWADDR(32) <= \<const0>\;
  m_axi_a_AWADDR(31) <= \<const0>\;
  m_axi_a_AWADDR(30) <= \<const0>\;
  m_axi_a_AWADDR(29) <= \<const0>\;
  m_axi_a_AWADDR(28) <= \<const0>\;
  m_axi_a_AWADDR(27) <= \<const0>\;
  m_axi_a_AWADDR(26) <= \<const0>\;
  m_axi_a_AWADDR(25) <= \<const0>\;
  m_axi_a_AWADDR(24) <= \<const0>\;
  m_axi_a_AWADDR(23) <= \<const0>\;
  m_axi_a_AWADDR(22) <= \<const0>\;
  m_axi_a_AWADDR(21) <= \<const0>\;
  m_axi_a_AWADDR(20) <= \<const0>\;
  m_axi_a_AWADDR(19) <= \<const0>\;
  m_axi_a_AWADDR(18) <= \<const0>\;
  m_axi_a_AWADDR(17) <= \<const0>\;
  m_axi_a_AWADDR(16) <= \<const0>\;
  m_axi_a_AWADDR(15) <= \<const0>\;
  m_axi_a_AWADDR(14) <= \<const0>\;
  m_axi_a_AWADDR(13) <= \<const0>\;
  m_axi_a_AWADDR(12) <= \<const0>\;
  m_axi_a_AWADDR(11) <= \<const0>\;
  m_axi_a_AWADDR(10) <= \<const0>\;
  m_axi_a_AWADDR(9) <= \<const0>\;
  m_axi_a_AWADDR(8) <= \<const0>\;
  m_axi_a_AWADDR(7) <= \<const0>\;
  m_axi_a_AWADDR(6) <= \<const0>\;
  m_axi_a_AWADDR(5) <= \<const0>\;
  m_axi_a_AWADDR(4) <= \<const0>\;
  m_axi_a_AWADDR(3) <= \<const0>\;
  m_axi_a_AWADDR(2) <= \<const0>\;
  m_axi_a_AWADDR(1) <= \<const0>\;
  m_axi_a_AWADDR(0) <= \<const0>\;
  m_axi_a_AWBURST(1) <= \<const0>\;
  m_axi_a_AWBURST(0) <= \<const0>\;
  m_axi_a_AWCACHE(3) <= \<const0>\;
  m_axi_a_AWCACHE(2) <= \<const0>\;
  m_axi_a_AWCACHE(1) <= \<const0>\;
  m_axi_a_AWCACHE(0) <= \<const0>\;
  m_axi_a_AWID(0) <= \<const0>\;
  m_axi_a_AWLEN(7) <= \<const0>\;
  m_axi_a_AWLEN(6) <= \<const0>\;
  m_axi_a_AWLEN(5) <= \<const0>\;
  m_axi_a_AWLEN(4) <= \<const0>\;
  m_axi_a_AWLEN(3) <= \<const0>\;
  m_axi_a_AWLEN(2) <= \<const0>\;
  m_axi_a_AWLEN(1) <= \<const0>\;
  m_axi_a_AWLEN(0) <= \<const0>\;
  m_axi_a_AWLOCK(1) <= \<const0>\;
  m_axi_a_AWLOCK(0) <= \<const0>\;
  m_axi_a_AWPROT(2) <= \<const0>\;
  m_axi_a_AWPROT(1) <= \<const0>\;
  m_axi_a_AWPROT(0) <= \<const0>\;
  m_axi_a_AWQOS(3) <= \<const0>\;
  m_axi_a_AWQOS(2) <= \<const0>\;
  m_axi_a_AWQOS(1) <= \<const0>\;
  m_axi_a_AWQOS(0) <= \<const0>\;
  m_axi_a_AWREGION(3) <= \<const0>\;
  m_axi_a_AWREGION(2) <= \<const0>\;
  m_axi_a_AWREGION(1) <= \<const0>\;
  m_axi_a_AWREGION(0) <= \<const0>\;
  m_axi_a_AWSIZE(2) <= \<const0>\;
  m_axi_a_AWSIZE(1) <= \<const0>\;
  m_axi_a_AWSIZE(0) <= \<const0>\;
  m_axi_a_AWUSER(0) <= \<const0>\;
  m_axi_a_AWVALID <= \<const0>\;
  m_axi_a_BREADY <= \<const0>\;
  m_axi_a_WDATA(31) <= \<const0>\;
  m_axi_a_WDATA(30) <= \<const0>\;
  m_axi_a_WDATA(29) <= \<const0>\;
  m_axi_a_WDATA(28) <= \<const0>\;
  m_axi_a_WDATA(27) <= \<const0>\;
  m_axi_a_WDATA(26) <= \<const0>\;
  m_axi_a_WDATA(25) <= \<const0>\;
  m_axi_a_WDATA(24) <= \<const0>\;
  m_axi_a_WDATA(23) <= \<const0>\;
  m_axi_a_WDATA(22) <= \<const0>\;
  m_axi_a_WDATA(21) <= \<const0>\;
  m_axi_a_WDATA(20) <= \<const0>\;
  m_axi_a_WDATA(19) <= \<const0>\;
  m_axi_a_WDATA(18) <= \<const0>\;
  m_axi_a_WDATA(17) <= \<const0>\;
  m_axi_a_WDATA(16) <= \<const0>\;
  m_axi_a_WDATA(15) <= \<const0>\;
  m_axi_a_WDATA(14) <= \<const0>\;
  m_axi_a_WDATA(13) <= \<const0>\;
  m_axi_a_WDATA(12) <= \<const0>\;
  m_axi_a_WDATA(11) <= \<const0>\;
  m_axi_a_WDATA(10) <= \<const0>\;
  m_axi_a_WDATA(9) <= \<const0>\;
  m_axi_a_WDATA(8) <= \<const0>\;
  m_axi_a_WDATA(7) <= \<const0>\;
  m_axi_a_WDATA(6) <= \<const0>\;
  m_axi_a_WDATA(5) <= \<const0>\;
  m_axi_a_WDATA(4) <= \<const0>\;
  m_axi_a_WDATA(3) <= \<const0>\;
  m_axi_a_WDATA(2) <= \<const0>\;
  m_axi_a_WDATA(1) <= \<const0>\;
  m_axi_a_WDATA(0) <= \<const0>\;
  m_axi_a_WID(0) <= \<const0>\;
  m_axi_a_WLAST <= \<const0>\;
  m_axi_a_WSTRB(3) <= \<const0>\;
  m_axi_a_WSTRB(2) <= \<const0>\;
  m_axi_a_WSTRB(1) <= \<const0>\;
  m_axi_a_WSTRB(0) <= \<const0>\;
  m_axi_a_WUSER(0) <= \<const0>\;
  m_axi_a_WVALID <= \<const0>\;
  m_axi_b_ARADDR(63 downto 2) <= \^m_axi_b_araddr\(63 downto 2);
  m_axi_b_ARADDR(1) <= \<const0>\;
  m_axi_b_ARADDR(0) <= \<const0>\;
  m_axi_b_ARBURST(1) <= \<const0>\;
  m_axi_b_ARBURST(0) <= \<const0>\;
  m_axi_b_ARCACHE(3) <= \<const0>\;
  m_axi_b_ARCACHE(2) <= \<const0>\;
  m_axi_b_ARCACHE(1) <= \<const0>\;
  m_axi_b_ARCACHE(0) <= \<const0>\;
  m_axi_b_ARID(0) <= \<const0>\;
  m_axi_b_ARLEN(7) <= \<const0>\;
  m_axi_b_ARLEN(6) <= \<const0>\;
  m_axi_b_ARLEN(5) <= \<const0>\;
  m_axi_b_ARLEN(4) <= \<const0>\;
  m_axi_b_ARLEN(3 downto 0) <= \^m_axi_b_arlen\(3 downto 0);
  m_axi_b_ARLOCK(1) <= \<const0>\;
  m_axi_b_ARLOCK(0) <= \<const0>\;
  m_axi_b_ARPROT(2) <= \<const0>\;
  m_axi_b_ARPROT(1) <= \<const0>\;
  m_axi_b_ARPROT(0) <= \<const0>\;
  m_axi_b_ARQOS(3) <= \<const0>\;
  m_axi_b_ARQOS(2) <= \<const0>\;
  m_axi_b_ARQOS(1) <= \<const0>\;
  m_axi_b_ARQOS(0) <= \<const0>\;
  m_axi_b_ARREGION(3) <= \<const0>\;
  m_axi_b_ARREGION(2) <= \<const0>\;
  m_axi_b_ARREGION(1) <= \<const0>\;
  m_axi_b_ARREGION(0) <= \<const0>\;
  m_axi_b_ARSIZE(2) <= \<const0>\;
  m_axi_b_ARSIZE(1) <= \<const0>\;
  m_axi_b_ARSIZE(0) <= \<const0>\;
  m_axi_b_ARUSER(0) <= \<const0>\;
  m_axi_b_AWADDR(63) <= \<const0>\;
  m_axi_b_AWADDR(62) <= \<const0>\;
  m_axi_b_AWADDR(61) <= \<const0>\;
  m_axi_b_AWADDR(60) <= \<const0>\;
  m_axi_b_AWADDR(59) <= \<const0>\;
  m_axi_b_AWADDR(58) <= \<const0>\;
  m_axi_b_AWADDR(57) <= \<const0>\;
  m_axi_b_AWADDR(56) <= \<const0>\;
  m_axi_b_AWADDR(55) <= \<const0>\;
  m_axi_b_AWADDR(54) <= \<const0>\;
  m_axi_b_AWADDR(53) <= \<const0>\;
  m_axi_b_AWADDR(52) <= \<const0>\;
  m_axi_b_AWADDR(51) <= \<const0>\;
  m_axi_b_AWADDR(50) <= \<const0>\;
  m_axi_b_AWADDR(49) <= \<const0>\;
  m_axi_b_AWADDR(48) <= \<const0>\;
  m_axi_b_AWADDR(47) <= \<const0>\;
  m_axi_b_AWADDR(46) <= \<const0>\;
  m_axi_b_AWADDR(45) <= \<const0>\;
  m_axi_b_AWADDR(44) <= \<const0>\;
  m_axi_b_AWADDR(43) <= \<const0>\;
  m_axi_b_AWADDR(42) <= \<const0>\;
  m_axi_b_AWADDR(41) <= \<const0>\;
  m_axi_b_AWADDR(40) <= \<const0>\;
  m_axi_b_AWADDR(39) <= \<const0>\;
  m_axi_b_AWADDR(38) <= \<const0>\;
  m_axi_b_AWADDR(37) <= \<const0>\;
  m_axi_b_AWADDR(36) <= \<const0>\;
  m_axi_b_AWADDR(35) <= \<const0>\;
  m_axi_b_AWADDR(34) <= \<const0>\;
  m_axi_b_AWADDR(33) <= \<const0>\;
  m_axi_b_AWADDR(32) <= \<const0>\;
  m_axi_b_AWADDR(31) <= \<const0>\;
  m_axi_b_AWADDR(30) <= \<const0>\;
  m_axi_b_AWADDR(29) <= \<const0>\;
  m_axi_b_AWADDR(28) <= \<const0>\;
  m_axi_b_AWADDR(27) <= \<const0>\;
  m_axi_b_AWADDR(26) <= \<const0>\;
  m_axi_b_AWADDR(25) <= \<const0>\;
  m_axi_b_AWADDR(24) <= \<const0>\;
  m_axi_b_AWADDR(23) <= \<const0>\;
  m_axi_b_AWADDR(22) <= \<const0>\;
  m_axi_b_AWADDR(21) <= \<const0>\;
  m_axi_b_AWADDR(20) <= \<const0>\;
  m_axi_b_AWADDR(19) <= \<const0>\;
  m_axi_b_AWADDR(18) <= \<const0>\;
  m_axi_b_AWADDR(17) <= \<const0>\;
  m_axi_b_AWADDR(16) <= \<const0>\;
  m_axi_b_AWADDR(15) <= \<const0>\;
  m_axi_b_AWADDR(14) <= \<const0>\;
  m_axi_b_AWADDR(13) <= \<const0>\;
  m_axi_b_AWADDR(12) <= \<const0>\;
  m_axi_b_AWADDR(11) <= \<const0>\;
  m_axi_b_AWADDR(10) <= \<const0>\;
  m_axi_b_AWADDR(9) <= \<const0>\;
  m_axi_b_AWADDR(8) <= \<const0>\;
  m_axi_b_AWADDR(7) <= \<const0>\;
  m_axi_b_AWADDR(6) <= \<const0>\;
  m_axi_b_AWADDR(5) <= \<const0>\;
  m_axi_b_AWADDR(4) <= \<const0>\;
  m_axi_b_AWADDR(3) <= \<const0>\;
  m_axi_b_AWADDR(2) <= \<const0>\;
  m_axi_b_AWADDR(1) <= \<const0>\;
  m_axi_b_AWADDR(0) <= \<const0>\;
  m_axi_b_AWBURST(1) <= \<const0>\;
  m_axi_b_AWBURST(0) <= \<const0>\;
  m_axi_b_AWCACHE(3) <= \<const0>\;
  m_axi_b_AWCACHE(2) <= \<const0>\;
  m_axi_b_AWCACHE(1) <= \<const0>\;
  m_axi_b_AWCACHE(0) <= \<const0>\;
  m_axi_b_AWID(0) <= \<const0>\;
  m_axi_b_AWLEN(7) <= \<const0>\;
  m_axi_b_AWLEN(6) <= \<const0>\;
  m_axi_b_AWLEN(5) <= \<const0>\;
  m_axi_b_AWLEN(4) <= \<const0>\;
  m_axi_b_AWLEN(3) <= \<const0>\;
  m_axi_b_AWLEN(2) <= \<const0>\;
  m_axi_b_AWLEN(1) <= \<const0>\;
  m_axi_b_AWLEN(0) <= \<const0>\;
  m_axi_b_AWLOCK(1) <= \<const0>\;
  m_axi_b_AWLOCK(0) <= \<const0>\;
  m_axi_b_AWPROT(2) <= \<const0>\;
  m_axi_b_AWPROT(1) <= \<const0>\;
  m_axi_b_AWPROT(0) <= \<const0>\;
  m_axi_b_AWQOS(3) <= \<const0>\;
  m_axi_b_AWQOS(2) <= \<const0>\;
  m_axi_b_AWQOS(1) <= \<const0>\;
  m_axi_b_AWQOS(0) <= \<const0>\;
  m_axi_b_AWREGION(3) <= \<const0>\;
  m_axi_b_AWREGION(2) <= \<const0>\;
  m_axi_b_AWREGION(1) <= \<const0>\;
  m_axi_b_AWREGION(0) <= \<const0>\;
  m_axi_b_AWSIZE(2) <= \<const0>\;
  m_axi_b_AWSIZE(1) <= \<const0>\;
  m_axi_b_AWSIZE(0) <= \<const0>\;
  m_axi_b_AWUSER(0) <= \<const0>\;
  m_axi_b_AWVALID <= \<const0>\;
  m_axi_b_BREADY <= \<const0>\;
  m_axi_b_WDATA(31) <= \<const0>\;
  m_axi_b_WDATA(30) <= \<const0>\;
  m_axi_b_WDATA(29) <= \<const0>\;
  m_axi_b_WDATA(28) <= \<const0>\;
  m_axi_b_WDATA(27) <= \<const0>\;
  m_axi_b_WDATA(26) <= \<const0>\;
  m_axi_b_WDATA(25) <= \<const0>\;
  m_axi_b_WDATA(24) <= \<const0>\;
  m_axi_b_WDATA(23) <= \<const0>\;
  m_axi_b_WDATA(22) <= \<const0>\;
  m_axi_b_WDATA(21) <= \<const0>\;
  m_axi_b_WDATA(20) <= \<const0>\;
  m_axi_b_WDATA(19) <= \<const0>\;
  m_axi_b_WDATA(18) <= \<const0>\;
  m_axi_b_WDATA(17) <= \<const0>\;
  m_axi_b_WDATA(16) <= \<const0>\;
  m_axi_b_WDATA(15) <= \<const0>\;
  m_axi_b_WDATA(14) <= \<const0>\;
  m_axi_b_WDATA(13) <= \<const0>\;
  m_axi_b_WDATA(12) <= \<const0>\;
  m_axi_b_WDATA(11) <= \<const0>\;
  m_axi_b_WDATA(10) <= \<const0>\;
  m_axi_b_WDATA(9) <= \<const0>\;
  m_axi_b_WDATA(8) <= \<const0>\;
  m_axi_b_WDATA(7) <= \<const0>\;
  m_axi_b_WDATA(6) <= \<const0>\;
  m_axi_b_WDATA(5) <= \<const0>\;
  m_axi_b_WDATA(4) <= \<const0>\;
  m_axi_b_WDATA(3) <= \<const0>\;
  m_axi_b_WDATA(2) <= \<const0>\;
  m_axi_b_WDATA(1) <= \<const0>\;
  m_axi_b_WDATA(0) <= \<const0>\;
  m_axi_b_WID(0) <= \<const0>\;
  m_axi_b_WLAST <= \<const0>\;
  m_axi_b_WSTRB(3) <= \<const0>\;
  m_axi_b_WSTRB(2) <= \<const0>\;
  m_axi_b_WSTRB(1) <= \<const0>\;
  m_axi_b_WSTRB(0) <= \<const0>\;
  m_axi_b_WUSER(0) <= \<const0>\;
  m_axi_b_WVALID <= \<const0>\;
  m_axi_sum_ARADDR(63) <= \<const0>\;
  m_axi_sum_ARADDR(62) <= \<const0>\;
  m_axi_sum_ARADDR(61) <= \<const0>\;
  m_axi_sum_ARADDR(60) <= \<const0>\;
  m_axi_sum_ARADDR(59) <= \<const0>\;
  m_axi_sum_ARADDR(58) <= \<const0>\;
  m_axi_sum_ARADDR(57) <= \<const0>\;
  m_axi_sum_ARADDR(56) <= \<const0>\;
  m_axi_sum_ARADDR(55) <= \<const0>\;
  m_axi_sum_ARADDR(54) <= \<const0>\;
  m_axi_sum_ARADDR(53) <= \<const0>\;
  m_axi_sum_ARADDR(52) <= \<const0>\;
  m_axi_sum_ARADDR(51) <= \<const0>\;
  m_axi_sum_ARADDR(50) <= \<const0>\;
  m_axi_sum_ARADDR(49) <= \<const0>\;
  m_axi_sum_ARADDR(48) <= \<const0>\;
  m_axi_sum_ARADDR(47) <= \<const0>\;
  m_axi_sum_ARADDR(46) <= \<const0>\;
  m_axi_sum_ARADDR(45) <= \<const0>\;
  m_axi_sum_ARADDR(44) <= \<const0>\;
  m_axi_sum_ARADDR(43) <= \<const0>\;
  m_axi_sum_ARADDR(42) <= \<const0>\;
  m_axi_sum_ARADDR(41) <= \<const0>\;
  m_axi_sum_ARADDR(40) <= \<const0>\;
  m_axi_sum_ARADDR(39) <= \<const0>\;
  m_axi_sum_ARADDR(38) <= \<const0>\;
  m_axi_sum_ARADDR(37) <= \<const0>\;
  m_axi_sum_ARADDR(36) <= \<const0>\;
  m_axi_sum_ARADDR(35) <= \<const0>\;
  m_axi_sum_ARADDR(34) <= \<const0>\;
  m_axi_sum_ARADDR(33) <= \<const0>\;
  m_axi_sum_ARADDR(32) <= \<const0>\;
  m_axi_sum_ARADDR(31) <= \<const0>\;
  m_axi_sum_ARADDR(30) <= \<const0>\;
  m_axi_sum_ARADDR(29) <= \<const0>\;
  m_axi_sum_ARADDR(28) <= \<const0>\;
  m_axi_sum_ARADDR(27) <= \<const0>\;
  m_axi_sum_ARADDR(26) <= \<const0>\;
  m_axi_sum_ARADDR(25) <= \<const0>\;
  m_axi_sum_ARADDR(24) <= \<const0>\;
  m_axi_sum_ARADDR(23) <= \<const0>\;
  m_axi_sum_ARADDR(22) <= \<const0>\;
  m_axi_sum_ARADDR(21) <= \<const0>\;
  m_axi_sum_ARADDR(20) <= \<const0>\;
  m_axi_sum_ARADDR(19) <= \<const0>\;
  m_axi_sum_ARADDR(18) <= \<const0>\;
  m_axi_sum_ARADDR(17) <= \<const0>\;
  m_axi_sum_ARADDR(16) <= \<const0>\;
  m_axi_sum_ARADDR(15) <= \<const0>\;
  m_axi_sum_ARADDR(14) <= \<const0>\;
  m_axi_sum_ARADDR(13) <= \<const0>\;
  m_axi_sum_ARADDR(12) <= \<const0>\;
  m_axi_sum_ARADDR(11) <= \<const0>\;
  m_axi_sum_ARADDR(10) <= \<const0>\;
  m_axi_sum_ARADDR(9) <= \<const0>\;
  m_axi_sum_ARADDR(8) <= \<const0>\;
  m_axi_sum_ARADDR(7) <= \<const0>\;
  m_axi_sum_ARADDR(6) <= \<const0>\;
  m_axi_sum_ARADDR(5) <= \<const0>\;
  m_axi_sum_ARADDR(4) <= \<const0>\;
  m_axi_sum_ARADDR(3) <= \<const0>\;
  m_axi_sum_ARADDR(2) <= \<const0>\;
  m_axi_sum_ARADDR(1) <= \<const0>\;
  m_axi_sum_ARADDR(0) <= \<const0>\;
  m_axi_sum_ARBURST(1) <= \<const0>\;
  m_axi_sum_ARBURST(0) <= \<const0>\;
  m_axi_sum_ARCACHE(3) <= \<const0>\;
  m_axi_sum_ARCACHE(2) <= \<const0>\;
  m_axi_sum_ARCACHE(1) <= \<const0>\;
  m_axi_sum_ARCACHE(0) <= \<const0>\;
  m_axi_sum_ARID(0) <= \<const0>\;
  m_axi_sum_ARLEN(7) <= \<const0>\;
  m_axi_sum_ARLEN(6) <= \<const0>\;
  m_axi_sum_ARLEN(5) <= \<const0>\;
  m_axi_sum_ARLEN(4) <= \<const0>\;
  m_axi_sum_ARLEN(3) <= \<const0>\;
  m_axi_sum_ARLEN(2) <= \<const0>\;
  m_axi_sum_ARLEN(1) <= \<const0>\;
  m_axi_sum_ARLEN(0) <= \<const0>\;
  m_axi_sum_ARLOCK(1) <= \<const0>\;
  m_axi_sum_ARLOCK(0) <= \<const0>\;
  m_axi_sum_ARPROT(2) <= \<const0>\;
  m_axi_sum_ARPROT(1) <= \<const0>\;
  m_axi_sum_ARPROT(0) <= \<const0>\;
  m_axi_sum_ARQOS(3) <= \<const0>\;
  m_axi_sum_ARQOS(2) <= \<const0>\;
  m_axi_sum_ARQOS(1) <= \<const0>\;
  m_axi_sum_ARQOS(0) <= \<const0>\;
  m_axi_sum_ARREGION(3) <= \<const0>\;
  m_axi_sum_ARREGION(2) <= \<const0>\;
  m_axi_sum_ARREGION(1) <= \<const0>\;
  m_axi_sum_ARREGION(0) <= \<const0>\;
  m_axi_sum_ARSIZE(2) <= \<const0>\;
  m_axi_sum_ARSIZE(1) <= \<const0>\;
  m_axi_sum_ARSIZE(0) <= \<const0>\;
  m_axi_sum_ARUSER(0) <= \<const0>\;
  m_axi_sum_ARVALID <= \<const0>\;
  m_axi_sum_AWADDR(63 downto 2) <= \^m_axi_sum_awaddr\(63 downto 2);
  m_axi_sum_AWADDR(1) <= \<const0>\;
  m_axi_sum_AWADDR(0) <= \<const0>\;
  m_axi_sum_AWBURST(1) <= \<const0>\;
  m_axi_sum_AWBURST(0) <= \<const0>\;
  m_axi_sum_AWCACHE(3) <= \<const0>\;
  m_axi_sum_AWCACHE(2) <= \<const0>\;
  m_axi_sum_AWCACHE(1) <= \<const0>\;
  m_axi_sum_AWCACHE(0) <= \<const0>\;
  m_axi_sum_AWID(0) <= \<const0>\;
  m_axi_sum_AWLEN(7) <= \<const0>\;
  m_axi_sum_AWLEN(6) <= \<const0>\;
  m_axi_sum_AWLEN(5) <= \<const0>\;
  m_axi_sum_AWLEN(4) <= \<const0>\;
  m_axi_sum_AWLEN(3 downto 0) <= \^m_axi_sum_awlen\(3 downto 0);
  m_axi_sum_AWLOCK(1) <= \<const0>\;
  m_axi_sum_AWLOCK(0) <= \<const0>\;
  m_axi_sum_AWPROT(2) <= \<const0>\;
  m_axi_sum_AWPROT(1) <= \<const0>\;
  m_axi_sum_AWPROT(0) <= \<const0>\;
  m_axi_sum_AWQOS(3) <= \<const0>\;
  m_axi_sum_AWQOS(2) <= \<const0>\;
  m_axi_sum_AWQOS(1) <= \<const0>\;
  m_axi_sum_AWQOS(0) <= \<const0>\;
  m_axi_sum_AWREGION(3) <= \<const0>\;
  m_axi_sum_AWREGION(2) <= \<const0>\;
  m_axi_sum_AWREGION(1) <= \<const0>\;
  m_axi_sum_AWREGION(0) <= \<const0>\;
  m_axi_sum_AWSIZE(2) <= \<const0>\;
  m_axi_sum_AWSIZE(1) <= \<const0>\;
  m_axi_sum_AWSIZE(0) <= \<const0>\;
  m_axi_sum_AWUSER(0) <= \<const0>\;
  m_axi_sum_RREADY <= \<const0>\;
  m_axi_sum_WID(0) <= \<const0>\;
  m_axi_sum_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
a_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_a_m_axi
     port map (
      D(32) => m_axi_a_RLAST,
      D(31 downto 0) => m_axi_a_RDATA(31 downto 0),
      Q(3 downto 0) => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg\(3 downto 0),
      a_0_ARREADY => a_0_ARREADY,
      a_0_RDATA(31 downto 0) => a_0_RDATA(31 downto 0),
      a_0_RREADY => a_0_RREADY,
      a_0_RVALID => a_0_RVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg\ => m_axi_a_ARVALID,
      \dout_reg[0]\ => \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0\,
      \dout_reg[61]\(61 downto 0) => trunc_ln_fu_201_p4(61 downto 0),
      m_axi_a_ARADDR(61 downto 0) => \^m_axi_a_araddr\(63 downto 2),
      m_axi_a_ARLEN(3 downto 0) => \^m_axi_a_arlen\(3 downto 0),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_RVALID => m_axi_a_RVALID,
      ost_ctrl_info => \bus_read/ost_ctrl_info\,
      push => \bus_read/ost_ctrl_gen[0].fifo_burst/push\,
      push_0 => \load_unit_0/fifo_rreq/push_3\,
      s_ready_t_reg => m_axi_a_RREADY
    );
\a_r_read_reg_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(10),
      Q => trunc_ln_fu_201_p4(8),
      R => '0'
    );
\a_r_read_reg_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(11),
      Q => trunc_ln_fu_201_p4(9),
      R => '0'
    );
\a_r_read_reg_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(12),
      Q => trunc_ln_fu_201_p4(10),
      R => '0'
    );
\a_r_read_reg_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(13),
      Q => trunc_ln_fu_201_p4(11),
      R => '0'
    );
\a_r_read_reg_278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(14),
      Q => trunc_ln_fu_201_p4(12),
      R => '0'
    );
\a_r_read_reg_278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(15),
      Q => trunc_ln_fu_201_p4(13),
      R => '0'
    );
\a_r_read_reg_278_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(16),
      Q => trunc_ln_fu_201_p4(14),
      R => '0'
    );
\a_r_read_reg_278_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(17),
      Q => trunc_ln_fu_201_p4(15),
      R => '0'
    );
\a_r_read_reg_278_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(18),
      Q => trunc_ln_fu_201_p4(16),
      R => '0'
    );
\a_r_read_reg_278_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(19),
      Q => trunc_ln_fu_201_p4(17),
      R => '0'
    );
\a_r_read_reg_278_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(20),
      Q => trunc_ln_fu_201_p4(18),
      R => '0'
    );
\a_r_read_reg_278_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(21),
      Q => trunc_ln_fu_201_p4(19),
      R => '0'
    );
\a_r_read_reg_278_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(22),
      Q => trunc_ln_fu_201_p4(20),
      R => '0'
    );
\a_r_read_reg_278_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(23),
      Q => trunc_ln_fu_201_p4(21),
      R => '0'
    );
\a_r_read_reg_278_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(24),
      Q => trunc_ln_fu_201_p4(22),
      R => '0'
    );
\a_r_read_reg_278_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(25),
      Q => trunc_ln_fu_201_p4(23),
      R => '0'
    );
\a_r_read_reg_278_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(26),
      Q => trunc_ln_fu_201_p4(24),
      R => '0'
    );
\a_r_read_reg_278_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(27),
      Q => trunc_ln_fu_201_p4(25),
      R => '0'
    );
\a_r_read_reg_278_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(28),
      Q => trunc_ln_fu_201_p4(26),
      R => '0'
    );
\a_r_read_reg_278_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(29),
      Q => trunc_ln_fu_201_p4(27),
      R => '0'
    );
\a_r_read_reg_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(2),
      Q => trunc_ln_fu_201_p4(0),
      R => '0'
    );
\a_r_read_reg_278_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(30),
      Q => trunc_ln_fu_201_p4(28),
      R => '0'
    );
\a_r_read_reg_278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(31),
      Q => trunc_ln_fu_201_p4(29),
      R => '0'
    );
\a_r_read_reg_278_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(32),
      Q => trunc_ln_fu_201_p4(30),
      R => '0'
    );
\a_r_read_reg_278_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(33),
      Q => trunc_ln_fu_201_p4(31),
      R => '0'
    );
\a_r_read_reg_278_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(34),
      Q => trunc_ln_fu_201_p4(32),
      R => '0'
    );
\a_r_read_reg_278_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(35),
      Q => trunc_ln_fu_201_p4(33),
      R => '0'
    );
\a_r_read_reg_278_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(36),
      Q => trunc_ln_fu_201_p4(34),
      R => '0'
    );
\a_r_read_reg_278_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(37),
      Q => trunc_ln_fu_201_p4(35),
      R => '0'
    );
\a_r_read_reg_278_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(38),
      Q => trunc_ln_fu_201_p4(36),
      R => '0'
    );
\a_r_read_reg_278_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(39),
      Q => trunc_ln_fu_201_p4(37),
      R => '0'
    );
\a_r_read_reg_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(3),
      Q => trunc_ln_fu_201_p4(1),
      R => '0'
    );
\a_r_read_reg_278_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(40),
      Q => trunc_ln_fu_201_p4(38),
      R => '0'
    );
\a_r_read_reg_278_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(41),
      Q => trunc_ln_fu_201_p4(39),
      R => '0'
    );
\a_r_read_reg_278_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(42),
      Q => trunc_ln_fu_201_p4(40),
      R => '0'
    );
\a_r_read_reg_278_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(43),
      Q => trunc_ln_fu_201_p4(41),
      R => '0'
    );
\a_r_read_reg_278_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(44),
      Q => trunc_ln_fu_201_p4(42),
      R => '0'
    );
\a_r_read_reg_278_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(45),
      Q => trunc_ln_fu_201_p4(43),
      R => '0'
    );
\a_r_read_reg_278_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(46),
      Q => trunc_ln_fu_201_p4(44),
      R => '0'
    );
\a_r_read_reg_278_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(47),
      Q => trunc_ln_fu_201_p4(45),
      R => '0'
    );
\a_r_read_reg_278_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(48),
      Q => trunc_ln_fu_201_p4(46),
      R => '0'
    );
\a_r_read_reg_278_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(49),
      Q => trunc_ln_fu_201_p4(47),
      R => '0'
    );
\a_r_read_reg_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(4),
      Q => trunc_ln_fu_201_p4(2),
      R => '0'
    );
\a_r_read_reg_278_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(50),
      Q => trunc_ln_fu_201_p4(48),
      R => '0'
    );
\a_r_read_reg_278_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(51),
      Q => trunc_ln_fu_201_p4(49),
      R => '0'
    );
\a_r_read_reg_278_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(52),
      Q => trunc_ln_fu_201_p4(50),
      R => '0'
    );
\a_r_read_reg_278_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(53),
      Q => trunc_ln_fu_201_p4(51),
      R => '0'
    );
\a_r_read_reg_278_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(54),
      Q => trunc_ln_fu_201_p4(52),
      R => '0'
    );
\a_r_read_reg_278_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(55),
      Q => trunc_ln_fu_201_p4(53),
      R => '0'
    );
\a_r_read_reg_278_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(56),
      Q => trunc_ln_fu_201_p4(54),
      R => '0'
    );
\a_r_read_reg_278_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(57),
      Q => trunc_ln_fu_201_p4(55),
      R => '0'
    );
\a_r_read_reg_278_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(58),
      Q => trunc_ln_fu_201_p4(56),
      R => '0'
    );
\a_r_read_reg_278_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(59),
      Q => trunc_ln_fu_201_p4(57),
      R => '0'
    );
\a_r_read_reg_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(5),
      Q => trunc_ln_fu_201_p4(3),
      R => '0'
    );
\a_r_read_reg_278_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(60),
      Q => trunc_ln_fu_201_p4(58),
      R => '0'
    );
\a_r_read_reg_278_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(61),
      Q => trunc_ln_fu_201_p4(59),
      R => '0'
    );
\a_r_read_reg_278_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(62),
      Q => trunc_ln_fu_201_p4(60),
      R => '0'
    );
\a_r_read_reg_278_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(63),
      Q => trunc_ln_fu_201_p4(61),
      R => '0'
    );
\a_r_read_reg_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(6),
      Q => trunc_ln_fu_201_p4(4),
      R => '0'
    );
\a_r_read_reg_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(7),
      Q => trunc_ln_fu_201_p4(5),
      R => '0'
    );
\a_r_read_reg_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(8),
      Q => trunc_ln_fu_201_p4(6),
      R => '0'
    );
\a_r_read_reg_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => a_r(9),
      Q => trunc_ln_fu_201_p4(7),
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10_reg_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10_reg_n_0,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter14,
      Q => ap_enable_reg_pp0_iter15,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter15,
      Q => ap_enable_reg_pp0_iter16,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_start,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter14_reg_reg_srl14: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_loop_exit_ready,
      Q => ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_0
    );
\ap_loop_exit_ready_pp0_iter15_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_0,
      Q => ap_loop_exit_ready_pp0_iter15_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter16_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_m_axi_U_n_105,
      Q => ap_loop_exit_ready_pp0_iter16_reg,
      R => '0'
    );
b_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_b_m_axi
     port map (
      D(32) => m_axi_b_RLAST,
      D(31 downto 0) => m_axi_b_RDATA(31 downto 0),
      E(0) => ap_condition_681,
      Q(3 downto 0) => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1\(3 downto 0),
      a_0_ARREADY => a_0_ARREADY,
      a_0_RREADY => a_0_RREADY,
      a_0_RVALID => a_0_RVALID,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter1_reg => b_m_axi_U_n_109,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready_pp0_iter15_reg => ap_loop_exit_ready_pp0_iter15_reg,
      \ap_loop_exit_ready_pp0_iter15_reg_reg__0\ => b_m_axi_U_n_105,
      ap_loop_exit_ready_pp0_iter16_reg => ap_loop_exit_ready_pp0_iter16_reg,
      ap_loop_exit_ready_pp0_iter16_reg_reg => sum_m_axi_U_n_7,
      ap_loop_exit_ready_pp0_iter16_reg_reg_0 => \first_iter_0_reg_160_reg_n_0_[0]\,
      ap_loop_init => ap_loop_init,
      ap_loop_init_reg => flow_control_loop_pipe_U_n_1,
      ap_loop_init_reg_0(2 downto 0) => i1_fu_94(2 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => b_m_axi_U_n_107,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      b_0_ARREADY => b_0_ARREADY,
      b_0_RDATA(31 downto 0) => b_0_RDATA(31 downto 0),
      b_0_RVALID => b_0_RVALID,
      \could_multi_bursts.burst_valid_reg\ => m_axi_b_ARVALID,
      \dout_reg[0]\ => \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0_n_0\,
      \dout_reg[61]\(61 downto 0) => trunc_ln11_1_fu_221_p4(61 downto 0),
      dout_vld_reg => b_m_axi_U_n_108,
      dout_vld_reg_0 => b_m_axi_U_n_111,
      full_n_reg => b_m_axi_U_n_106,
      \i1_fu_94_reg[0]\ => sum_m_axi_U_n_4,
      m_axi_b_ARADDR(61 downto 0) => \^m_axi_b_araddr\(63 downto 2),
      m_axi_b_ARLEN(3 downto 0) => \^m_axi_b_arlen\(3 downto 0),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_RVALID => m_axi_b_RVALID,
      ost_ctrl_info => \bus_read/ost_ctrl_info_0\,
      push => \bus_read/ost_ctrl_gen[0].fifo_burst/push_2\,
      push_0 => \load_unit_0/fifo_rreq/push\,
      ready_for_outstanding_reg => sum_m_axi_U_n_9,
      s_ready_t_reg => m_axi_b_RREADY,
      sum_0_WREADY => sum_0_WREADY
    );
\b_r_read_reg_273_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(10),
      Q => trunc_ln11_1_fu_221_p4(8),
      R => '0'
    );
\b_r_read_reg_273_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(11),
      Q => trunc_ln11_1_fu_221_p4(9),
      R => '0'
    );
\b_r_read_reg_273_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(12),
      Q => trunc_ln11_1_fu_221_p4(10),
      R => '0'
    );
\b_r_read_reg_273_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(13),
      Q => trunc_ln11_1_fu_221_p4(11),
      R => '0'
    );
\b_r_read_reg_273_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(14),
      Q => trunc_ln11_1_fu_221_p4(12),
      R => '0'
    );
\b_r_read_reg_273_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(15),
      Q => trunc_ln11_1_fu_221_p4(13),
      R => '0'
    );
\b_r_read_reg_273_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(16),
      Q => trunc_ln11_1_fu_221_p4(14),
      R => '0'
    );
\b_r_read_reg_273_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(17),
      Q => trunc_ln11_1_fu_221_p4(15),
      R => '0'
    );
\b_r_read_reg_273_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(18),
      Q => trunc_ln11_1_fu_221_p4(16),
      R => '0'
    );
\b_r_read_reg_273_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(19),
      Q => trunc_ln11_1_fu_221_p4(17),
      R => '0'
    );
\b_r_read_reg_273_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(20),
      Q => trunc_ln11_1_fu_221_p4(18),
      R => '0'
    );
\b_r_read_reg_273_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(21),
      Q => trunc_ln11_1_fu_221_p4(19),
      R => '0'
    );
\b_r_read_reg_273_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(22),
      Q => trunc_ln11_1_fu_221_p4(20),
      R => '0'
    );
\b_r_read_reg_273_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(23),
      Q => trunc_ln11_1_fu_221_p4(21),
      R => '0'
    );
\b_r_read_reg_273_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(24),
      Q => trunc_ln11_1_fu_221_p4(22),
      R => '0'
    );
\b_r_read_reg_273_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(25),
      Q => trunc_ln11_1_fu_221_p4(23),
      R => '0'
    );
\b_r_read_reg_273_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(26),
      Q => trunc_ln11_1_fu_221_p4(24),
      R => '0'
    );
\b_r_read_reg_273_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(27),
      Q => trunc_ln11_1_fu_221_p4(25),
      R => '0'
    );
\b_r_read_reg_273_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(28),
      Q => trunc_ln11_1_fu_221_p4(26),
      R => '0'
    );
\b_r_read_reg_273_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(29),
      Q => trunc_ln11_1_fu_221_p4(27),
      R => '0'
    );
\b_r_read_reg_273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(2),
      Q => trunc_ln11_1_fu_221_p4(0),
      R => '0'
    );
\b_r_read_reg_273_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(30),
      Q => trunc_ln11_1_fu_221_p4(28),
      R => '0'
    );
\b_r_read_reg_273_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(31),
      Q => trunc_ln11_1_fu_221_p4(29),
      R => '0'
    );
\b_r_read_reg_273_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(32),
      Q => trunc_ln11_1_fu_221_p4(30),
      R => '0'
    );
\b_r_read_reg_273_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(33),
      Q => trunc_ln11_1_fu_221_p4(31),
      R => '0'
    );
\b_r_read_reg_273_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(34),
      Q => trunc_ln11_1_fu_221_p4(32),
      R => '0'
    );
\b_r_read_reg_273_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(35),
      Q => trunc_ln11_1_fu_221_p4(33),
      R => '0'
    );
\b_r_read_reg_273_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(36),
      Q => trunc_ln11_1_fu_221_p4(34),
      R => '0'
    );
\b_r_read_reg_273_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(37),
      Q => trunc_ln11_1_fu_221_p4(35),
      R => '0'
    );
\b_r_read_reg_273_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(38),
      Q => trunc_ln11_1_fu_221_p4(36),
      R => '0'
    );
\b_r_read_reg_273_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(39),
      Q => trunc_ln11_1_fu_221_p4(37),
      R => '0'
    );
\b_r_read_reg_273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(3),
      Q => trunc_ln11_1_fu_221_p4(1),
      R => '0'
    );
\b_r_read_reg_273_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(40),
      Q => trunc_ln11_1_fu_221_p4(38),
      R => '0'
    );
\b_r_read_reg_273_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(41),
      Q => trunc_ln11_1_fu_221_p4(39),
      R => '0'
    );
\b_r_read_reg_273_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(42),
      Q => trunc_ln11_1_fu_221_p4(40),
      R => '0'
    );
\b_r_read_reg_273_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(43),
      Q => trunc_ln11_1_fu_221_p4(41),
      R => '0'
    );
\b_r_read_reg_273_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(44),
      Q => trunc_ln11_1_fu_221_p4(42),
      R => '0'
    );
\b_r_read_reg_273_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(45),
      Q => trunc_ln11_1_fu_221_p4(43),
      R => '0'
    );
\b_r_read_reg_273_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(46),
      Q => trunc_ln11_1_fu_221_p4(44),
      R => '0'
    );
\b_r_read_reg_273_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(47),
      Q => trunc_ln11_1_fu_221_p4(45),
      R => '0'
    );
\b_r_read_reg_273_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(48),
      Q => trunc_ln11_1_fu_221_p4(46),
      R => '0'
    );
\b_r_read_reg_273_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(49),
      Q => trunc_ln11_1_fu_221_p4(47),
      R => '0'
    );
\b_r_read_reg_273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(4),
      Q => trunc_ln11_1_fu_221_p4(2),
      R => '0'
    );
\b_r_read_reg_273_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(50),
      Q => trunc_ln11_1_fu_221_p4(48),
      R => '0'
    );
\b_r_read_reg_273_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(51),
      Q => trunc_ln11_1_fu_221_p4(49),
      R => '0'
    );
\b_r_read_reg_273_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(52),
      Q => trunc_ln11_1_fu_221_p4(50),
      R => '0'
    );
\b_r_read_reg_273_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(53),
      Q => trunc_ln11_1_fu_221_p4(51),
      R => '0'
    );
\b_r_read_reg_273_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(54),
      Q => trunc_ln11_1_fu_221_p4(52),
      R => '0'
    );
\b_r_read_reg_273_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(55),
      Q => trunc_ln11_1_fu_221_p4(53),
      R => '0'
    );
\b_r_read_reg_273_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(56),
      Q => trunc_ln11_1_fu_221_p4(54),
      R => '0'
    );
\b_r_read_reg_273_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(57),
      Q => trunc_ln11_1_fu_221_p4(55),
      R => '0'
    );
\b_r_read_reg_273_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(58),
      Q => trunc_ln11_1_fu_221_p4(56),
      R => '0'
    );
\b_r_read_reg_273_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(59),
      Q => trunc_ln11_1_fu_221_p4(57),
      R => '0'
    );
\b_r_read_reg_273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(5),
      Q => trunc_ln11_1_fu_221_p4(3),
      R => '0'
    );
\b_r_read_reg_273_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(60),
      Q => trunc_ln11_1_fu_221_p4(58),
      R => '0'
    );
\b_r_read_reg_273_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(61),
      Q => trunc_ln11_1_fu_221_p4(59),
      R => '0'
    );
\b_r_read_reg_273_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(62),
      Q => trunc_ln11_1_fu_221_p4(60),
      R => '0'
    );
\b_r_read_reg_273_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(63),
      Q => trunc_ln11_1_fu_221_p4(61),
      R => '0'
    );
\b_r_read_reg_273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(6),
      Q => trunc_ln11_1_fu_221_p4(4),
      R => '0'
    );
\b_r_read_reg_273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(7),
      Q => trunc_ln11_1_fu_221_p4(5),
      R => '0'
    );
\b_r_read_reg_273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(8),
      Q => trunc_ln11_1_fu_221_p4(6),
      R => '0'
    );
\b_r_read_reg_273_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_r(9),
      Q => trunc_ln11_1_fu_221_p4(7),
      R => '0'
    );
\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg\(0),
      A1 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg\(1),
      A2 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg\(2),
      A3 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg\(3),
      CE => \bus_read/ost_ctrl_gen[0].fifo_burst/push\,
      CLK => ap_clk,
      D => \bus_read/ost_ctrl_info\,
      Q => \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0\
    );
\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1\(0),
      A1 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1\(1),
      A2 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1\(2),
      A3 => \bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg_1\(3),
      CE => \bus_read/ost_ctrl_gen[0].fifo_burst/push_2\,
      CLK => ap_clk,
      D => \bus_read/ost_ctrl_info_0\,
      Q => \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0_n_0\
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_control_s_axi
     port map (
      D(61 downto 0) => a_r(63 downto 2),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => p_0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready => ap_loop_exit_ready,
      ap_loop_exit_ready_pp0_iter16_reg => ap_loop_exit_ready_pp0_iter16_reg,
      ap_loop_init => ap_loop_init,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \i1_fu_94_reg[1]\ => control_s_axi_U_n_197,
      \i1_fu_94_reg[2]\(0) => i_fu_184_p2(4),
      icmp_ln11_fu_190_p2 => icmp_ln11_fu_190_p2,
      \icmp_ln11_reg_283_reg[0]\(6 downto 0) => i1_fu_94(6 downto 0),
      int_ap_idle_reg_0 => ap_enable_reg_pp0_iter10_reg_n_0,
      int_auto_restart_reg_0(0) => p_6_in(7),
      \int_b_r_reg[63]_0\(61 downto 0) => b_r(63 downto 2),
      int_isr => int_isr,
      int_task_ap_done_reg_0 => sum_m_axi_U_n_4,
      int_task_ap_done_reg_1 => b_m_axi_U_n_108,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(5 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      sum_r(61 downto 0) => sum_r(63 downto 2),
      task_ap_ready => task_ap_ready
    );
\first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \first_iter_0_reg_160_reg_n_0_[0]\,
      Q => \first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8_n_0\
    );
\first_iter_0_reg_160_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \first_iter_0_reg_160_pp0_iter8_reg_reg[0]_srl8_n_0\,
      Q => first_iter_0_reg_160_pp0_iter9_reg,
      R => '0'
    );
\first_iter_0_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_m_axi_U_n_6,
      Q => \first_iter_0_reg_160_reg_n_0_[0]\,
      R => '0'
    );
flow_control_loop_pipe_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_flow_control_loop_pipe
     port map (
      D(5 downto 4) => i_fu_184_p2(6 downto 5),
      D(3 downto 0) => i_fu_184_p2(3 downto 0),
      Q(6 downto 0) => i1_fu_94(6 downto 0),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_loop_init_reg_0 => b_m_axi_U_n_107,
      ap_start => ap_start,
      \i1_fu_94_reg[5]\ => flow_control_loop_pipe_U_n_1
    );
\i1_fu_94_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_681,
      D => i_fu_184_p2(0),
      Q => i1_fu_94(0),
      R => '0'
    );
\i1_fu_94_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_681,
      D => i_fu_184_p2(1),
      Q => i1_fu_94(1),
      R => '0'
    );
\i1_fu_94_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_681,
      D => i_fu_184_p2(2),
      Q => i1_fu_94(2),
      R => '0'
    );
\i1_fu_94_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_681,
      D => i_fu_184_p2(3),
      Q => i1_fu_94(3),
      R => '0'
    );
\i1_fu_94_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_681,
      D => i_fu_184_p2(4),
      Q => i1_fu_94(4),
      R => '0'
    );
\i1_fu_94_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_681,
      D => i_fu_184_p2(5),
      Q => i1_fu_94(5),
      R => '0'
    );
\i1_fu_94_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_681,
      D => i_fu_184_p2(6),
      Q => i1_fu_94(6),
      R => '0'
    );
\icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln11_reg_283,
      Q => \icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14_n_0\
    );
\icmp_ln11_reg_283_pp0_iter15_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln11_reg_283_pp0_iter14_reg_reg[0]_srl14_n_0\,
      Q => icmp_ln11_reg_283_pp0_iter15_reg,
      R => '0'
    );
\icmp_ln11_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln11_fu_190_p2,
      Q => icmp_ln11_reg_283,
      R => '0'
    );
mul_32s_32s_32_1_1_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_mul_32s_32s_32_1_1
     port map (
      ACOUT(29) => mul_32s_32s_32_1_1_U1_n_0,
      ACOUT(28) => mul_32s_32s_32_1_1_U1_n_1,
      ACOUT(27) => mul_32s_32s_32_1_1_U1_n_2,
      ACOUT(26) => mul_32s_32s_32_1_1_U1_n_3,
      ACOUT(25) => mul_32s_32s_32_1_1_U1_n_4,
      ACOUT(24) => mul_32s_32s_32_1_1_U1_n_5,
      ACOUT(23) => mul_32s_32s_32_1_1_U1_n_6,
      ACOUT(22) => mul_32s_32s_32_1_1_U1_n_7,
      ACOUT(21) => mul_32s_32s_32_1_1_U1_n_8,
      ACOUT(20) => mul_32s_32s_32_1_1_U1_n_9,
      ACOUT(19) => mul_32s_32s_32_1_1_U1_n_10,
      ACOUT(18) => mul_32s_32s_32_1_1_U1_n_11,
      ACOUT(17) => mul_32s_32s_32_1_1_U1_n_12,
      ACOUT(16) => mul_32s_32s_32_1_1_U1_n_13,
      ACOUT(15) => mul_32s_32s_32_1_1_U1_n_14,
      ACOUT(14) => mul_32s_32s_32_1_1_U1_n_15,
      ACOUT(13) => mul_32s_32s_32_1_1_U1_n_16,
      ACOUT(12) => mul_32s_32s_32_1_1_U1_n_17,
      ACOUT(11) => mul_32s_32s_32_1_1_U1_n_18,
      ACOUT(10) => mul_32s_32s_32_1_1_U1_n_19,
      ACOUT(9) => mul_32s_32s_32_1_1_U1_n_20,
      ACOUT(8) => mul_32s_32s_32_1_1_U1_n_21,
      ACOUT(7) => mul_32s_32s_32_1_1_U1_n_22,
      ACOUT(6) => mul_32s_32s_32_1_1_U1_n_23,
      ACOUT(5) => mul_32s_32s_32_1_1_U1_n_24,
      ACOUT(4) => mul_32s_32s_32_1_1_U1_n_25,
      ACOUT(3) => mul_32s_32s_32_1_1_U1_n_26,
      ACOUT(2) => mul_32s_32s_32_1_1_U1_n_27,
      ACOUT(1) => mul_32s_32s_32_1_1_U1_n_28,
      ACOUT(0) => mul_32s_32s_32_1_1_U1_n_29,
      D(16) => mul_32s_32s_32_1_1_U1_n_30,
      D(15) => mul_32s_32s_32_1_1_U1_n_31,
      D(14) => mul_32s_32s_32_1_1_U1_n_32,
      D(13) => mul_32s_32s_32_1_1_U1_n_33,
      D(12) => mul_32s_32s_32_1_1_U1_n_34,
      D(11) => mul_32s_32s_32_1_1_U1_n_35,
      D(10) => mul_32s_32s_32_1_1_U1_n_36,
      D(9) => mul_32s_32s_32_1_1_U1_n_37,
      D(8) => mul_32s_32s_32_1_1_U1_n_38,
      D(7) => mul_32s_32s_32_1_1_U1_n_39,
      D(6) => mul_32s_32s_32_1_1_U1_n_40,
      D(5) => mul_32s_32s_32_1_1_U1_n_41,
      D(4) => mul_32s_32s_32_1_1_U1_n_42,
      D(3) => mul_32s_32s_32_1_1_U1_n_43,
      D(2) => mul_32s_32s_32_1_1_U1_n_44,
      D(1) => mul_32s_32s_32_1_1_U1_n_45,
      D(0) => mul_32s_32s_32_1_1_U1_n_46,
      P(0) => mul_ln12_reg_315_reg_n_91,
      PCOUT(47) => mul_32s_32s_32_1_1_U1_n_47,
      PCOUT(46) => mul_32s_32s_32_1_1_U1_n_48,
      PCOUT(45) => mul_32s_32s_32_1_1_U1_n_49,
      PCOUT(44) => mul_32s_32s_32_1_1_U1_n_50,
      PCOUT(43) => mul_32s_32s_32_1_1_U1_n_51,
      PCOUT(42) => mul_32s_32s_32_1_1_U1_n_52,
      PCOUT(41) => mul_32s_32s_32_1_1_U1_n_53,
      PCOUT(40) => mul_32s_32s_32_1_1_U1_n_54,
      PCOUT(39) => mul_32s_32s_32_1_1_U1_n_55,
      PCOUT(38) => mul_32s_32s_32_1_1_U1_n_56,
      PCOUT(37) => mul_32s_32s_32_1_1_U1_n_57,
      PCOUT(36) => mul_32s_32s_32_1_1_U1_n_58,
      PCOUT(35) => mul_32s_32s_32_1_1_U1_n_59,
      PCOUT(34) => mul_32s_32s_32_1_1_U1_n_60,
      PCOUT(33) => mul_32s_32s_32_1_1_U1_n_61,
      PCOUT(32) => mul_32s_32s_32_1_1_U1_n_62,
      PCOUT(31) => mul_32s_32s_32_1_1_U1_n_63,
      PCOUT(30) => mul_32s_32s_32_1_1_U1_n_64,
      PCOUT(29) => mul_32s_32s_32_1_1_U1_n_65,
      PCOUT(28) => mul_32s_32s_32_1_1_U1_n_66,
      PCOUT(27) => mul_32s_32s_32_1_1_U1_n_67,
      PCOUT(26) => mul_32s_32s_32_1_1_U1_n_68,
      PCOUT(25) => mul_32s_32s_32_1_1_U1_n_69,
      PCOUT(24) => mul_32s_32s_32_1_1_U1_n_70,
      PCOUT(23) => mul_32s_32s_32_1_1_U1_n_71,
      PCOUT(22) => mul_32s_32s_32_1_1_U1_n_72,
      PCOUT(21) => mul_32s_32s_32_1_1_U1_n_73,
      PCOUT(20) => mul_32s_32s_32_1_1_U1_n_74,
      PCOUT(19) => mul_32s_32s_32_1_1_U1_n_75,
      PCOUT(18) => mul_32s_32s_32_1_1_U1_n_76,
      PCOUT(17) => mul_32s_32s_32_1_1_U1_n_77,
      PCOUT(16) => mul_32s_32s_32_1_1_U1_n_78,
      PCOUT(15) => mul_32s_32s_32_1_1_U1_n_79,
      PCOUT(14) => mul_32s_32s_32_1_1_U1_n_80,
      PCOUT(13) => mul_32s_32s_32_1_1_U1_n_81,
      PCOUT(12) => mul_32s_32s_32_1_1_U1_n_82,
      PCOUT(11) => mul_32s_32s_32_1_1_U1_n_83,
      PCOUT(10) => mul_32s_32s_32_1_1_U1_n_84,
      PCOUT(9) => mul_32s_32s_32_1_1_U1_n_85,
      PCOUT(8) => mul_32s_32s_32_1_1_U1_n_86,
      PCOUT(7) => mul_32s_32s_32_1_1_U1_n_87,
      PCOUT(6) => mul_32s_32s_32_1_1_U1_n_88,
      PCOUT(5) => mul_32s_32s_32_1_1_U1_n_89,
      PCOUT(4) => mul_32s_32s_32_1_1_U1_n_90,
      PCOUT(3) => mul_32s_32s_32_1_1_U1_n_91,
      PCOUT(2) => mul_32s_32s_32_1_1_U1_n_92,
      PCOUT(1) => mul_32s_32s_32_1_1_U1_n_93,
      PCOUT(0) => mul_32s_32s_32_1_1_U1_n_94,
      a_0_RDATA(16 downto 0) => a_0_RDATA(16 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      b_0_RDATA(31 downto 0) => b_0_RDATA(31 downto 0),
      mul_ln12_reg_315_reg(15 downto 0) => mul_ln12_reg_315(31 downto 16),
      p_1_in(14) => mul_ln12_reg_315_reg_n_92,
      p_1_in(13) => mul_ln12_reg_315_reg_n_93,
      p_1_in(12) => mul_ln12_reg_315_reg_n_94,
      p_1_in(11) => mul_ln12_reg_315_reg_n_95,
      p_1_in(10) => mul_ln12_reg_315_reg_n_96,
      p_1_in(9) => mul_ln12_reg_315_reg_n_97,
      p_1_in(8) => mul_ln12_reg_315_reg_n_98,
      p_1_in(7) => mul_ln12_reg_315_reg_n_99,
      p_1_in(6) => mul_ln12_reg_315_reg_n_100,
      p_1_in(5) => mul_ln12_reg_315_reg_n_101,
      p_1_in(4) => mul_ln12_reg_315_reg_n_102,
      p_1_in(3) => mul_ln12_reg_315_reg_n_103,
      p_1_in(2) => mul_ln12_reg_315_reg_n_104,
      p_1_in(1) => mul_ln12_reg_315_reg_n_105,
      p_1_in(0) => \mul_ln12_reg_315_reg[16]__0_n_0\
    );
mul_ln12_reg_315_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => mul_32s_32s_32_1_1_U1_n_0,
      ACIN(28) => mul_32s_32s_32_1_1_U1_n_1,
      ACIN(27) => mul_32s_32s_32_1_1_U1_n_2,
      ACIN(26) => mul_32s_32s_32_1_1_U1_n_3,
      ACIN(25) => mul_32s_32s_32_1_1_U1_n_4,
      ACIN(24) => mul_32s_32s_32_1_1_U1_n_5,
      ACIN(23) => mul_32s_32s_32_1_1_U1_n_6,
      ACIN(22) => mul_32s_32s_32_1_1_U1_n_7,
      ACIN(21) => mul_32s_32s_32_1_1_U1_n_8,
      ACIN(20) => mul_32s_32s_32_1_1_U1_n_9,
      ACIN(19) => mul_32s_32s_32_1_1_U1_n_10,
      ACIN(18) => mul_32s_32s_32_1_1_U1_n_11,
      ACIN(17) => mul_32s_32s_32_1_1_U1_n_12,
      ACIN(16) => mul_32s_32s_32_1_1_U1_n_13,
      ACIN(15) => mul_32s_32s_32_1_1_U1_n_14,
      ACIN(14) => mul_32s_32s_32_1_1_U1_n_15,
      ACIN(13) => mul_32s_32s_32_1_1_U1_n_16,
      ACIN(12) => mul_32s_32s_32_1_1_U1_n_17,
      ACIN(11) => mul_32s_32s_32_1_1_U1_n_18,
      ACIN(10) => mul_32s_32s_32_1_1_U1_n_19,
      ACIN(9) => mul_32s_32s_32_1_1_U1_n_20,
      ACIN(8) => mul_32s_32s_32_1_1_U1_n_21,
      ACIN(7) => mul_32s_32s_32_1_1_U1_n_22,
      ACIN(6) => mul_32s_32s_32_1_1_U1_n_23,
      ACIN(5) => mul_32s_32s_32_1_1_U1_n_24,
      ACIN(4) => mul_32s_32s_32_1_1_U1_n_25,
      ACIN(3) => mul_32s_32s_32_1_1_U1_n_26,
      ACIN(2) => mul_32s_32s_32_1_1_U1_n_27,
      ACIN(1) => mul_32s_32s_32_1_1_U1_n_28,
      ACIN(0) => mul_32s_32s_32_1_1_U1_n_29,
      ACOUT(29 downto 0) => NLW_mul_ln12_reg_315_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_0_RDATA(31),
      B(16) => a_0_RDATA(31),
      B(15) => a_0_RDATA(31),
      B(14 downto 0) => a_0_RDATA(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln12_reg_315_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln12_reg_315_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln12_reg_315_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln12_reg_315_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_mul_ln12_reg_315_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln12_reg_315_reg_n_58,
      P(46) => mul_ln12_reg_315_reg_n_59,
      P(45) => mul_ln12_reg_315_reg_n_60,
      P(44) => mul_ln12_reg_315_reg_n_61,
      P(43) => mul_ln12_reg_315_reg_n_62,
      P(42) => mul_ln12_reg_315_reg_n_63,
      P(41) => mul_ln12_reg_315_reg_n_64,
      P(40) => mul_ln12_reg_315_reg_n_65,
      P(39) => mul_ln12_reg_315_reg_n_66,
      P(38) => mul_ln12_reg_315_reg_n_67,
      P(37) => mul_ln12_reg_315_reg_n_68,
      P(36) => mul_ln12_reg_315_reg_n_69,
      P(35) => mul_ln12_reg_315_reg_n_70,
      P(34) => mul_ln12_reg_315_reg_n_71,
      P(33) => mul_ln12_reg_315_reg_n_72,
      P(32) => mul_ln12_reg_315_reg_n_73,
      P(31) => mul_ln12_reg_315_reg_n_74,
      P(30) => mul_ln12_reg_315_reg_n_75,
      P(29) => mul_ln12_reg_315_reg_n_76,
      P(28) => mul_ln12_reg_315_reg_n_77,
      P(27) => mul_ln12_reg_315_reg_n_78,
      P(26) => mul_ln12_reg_315_reg_n_79,
      P(25) => mul_ln12_reg_315_reg_n_80,
      P(24) => mul_ln12_reg_315_reg_n_81,
      P(23) => mul_ln12_reg_315_reg_n_82,
      P(22) => mul_ln12_reg_315_reg_n_83,
      P(21) => mul_ln12_reg_315_reg_n_84,
      P(20) => mul_ln12_reg_315_reg_n_85,
      P(19) => mul_ln12_reg_315_reg_n_86,
      P(18) => mul_ln12_reg_315_reg_n_87,
      P(17) => mul_ln12_reg_315_reg_n_88,
      P(16) => mul_ln12_reg_315_reg_n_89,
      P(15) => mul_ln12_reg_315_reg_n_90,
      P(14) => mul_ln12_reg_315_reg_n_91,
      P(13) => mul_ln12_reg_315_reg_n_92,
      P(12) => mul_ln12_reg_315_reg_n_93,
      P(11) => mul_ln12_reg_315_reg_n_94,
      P(10) => mul_ln12_reg_315_reg_n_95,
      P(9) => mul_ln12_reg_315_reg_n_96,
      P(8) => mul_ln12_reg_315_reg_n_97,
      P(7) => mul_ln12_reg_315_reg_n_98,
      P(6) => mul_ln12_reg_315_reg_n_99,
      P(5) => mul_ln12_reg_315_reg_n_100,
      P(4) => mul_ln12_reg_315_reg_n_101,
      P(3) => mul_ln12_reg_315_reg_n_102,
      P(2) => mul_ln12_reg_315_reg_n_103,
      P(1) => mul_ln12_reg_315_reg_n_104,
      P(0) => mul_ln12_reg_315_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln12_reg_315_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln12_reg_315_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_32s_32s_32_1_1_U1_n_47,
      PCIN(46) => mul_32s_32s_32_1_1_U1_n_48,
      PCIN(45) => mul_32s_32s_32_1_1_U1_n_49,
      PCIN(44) => mul_32s_32s_32_1_1_U1_n_50,
      PCIN(43) => mul_32s_32s_32_1_1_U1_n_51,
      PCIN(42) => mul_32s_32s_32_1_1_U1_n_52,
      PCIN(41) => mul_32s_32s_32_1_1_U1_n_53,
      PCIN(40) => mul_32s_32s_32_1_1_U1_n_54,
      PCIN(39) => mul_32s_32s_32_1_1_U1_n_55,
      PCIN(38) => mul_32s_32s_32_1_1_U1_n_56,
      PCIN(37) => mul_32s_32s_32_1_1_U1_n_57,
      PCIN(36) => mul_32s_32s_32_1_1_U1_n_58,
      PCIN(35) => mul_32s_32s_32_1_1_U1_n_59,
      PCIN(34) => mul_32s_32s_32_1_1_U1_n_60,
      PCIN(33) => mul_32s_32s_32_1_1_U1_n_61,
      PCIN(32) => mul_32s_32s_32_1_1_U1_n_62,
      PCIN(31) => mul_32s_32s_32_1_1_U1_n_63,
      PCIN(30) => mul_32s_32s_32_1_1_U1_n_64,
      PCIN(29) => mul_32s_32s_32_1_1_U1_n_65,
      PCIN(28) => mul_32s_32s_32_1_1_U1_n_66,
      PCIN(27) => mul_32s_32s_32_1_1_U1_n_67,
      PCIN(26) => mul_32s_32s_32_1_1_U1_n_68,
      PCIN(25) => mul_32s_32s_32_1_1_U1_n_69,
      PCIN(24) => mul_32s_32s_32_1_1_U1_n_70,
      PCIN(23) => mul_32s_32s_32_1_1_U1_n_71,
      PCIN(22) => mul_32s_32s_32_1_1_U1_n_72,
      PCIN(21) => mul_32s_32s_32_1_1_U1_n_73,
      PCIN(20) => mul_32s_32s_32_1_1_U1_n_74,
      PCIN(19) => mul_32s_32s_32_1_1_U1_n_75,
      PCIN(18) => mul_32s_32s_32_1_1_U1_n_76,
      PCIN(17) => mul_32s_32s_32_1_1_U1_n_77,
      PCIN(16) => mul_32s_32s_32_1_1_U1_n_78,
      PCIN(15) => mul_32s_32s_32_1_1_U1_n_79,
      PCIN(14) => mul_32s_32s_32_1_1_U1_n_80,
      PCIN(13) => mul_32s_32s_32_1_1_U1_n_81,
      PCIN(12) => mul_32s_32s_32_1_1_U1_n_82,
      PCIN(11) => mul_32s_32s_32_1_1_U1_n_83,
      PCIN(10) => mul_32s_32s_32_1_1_U1_n_84,
      PCIN(9) => mul_32s_32s_32_1_1_U1_n_85,
      PCIN(8) => mul_32s_32s_32_1_1_U1_n_86,
      PCIN(7) => mul_32s_32s_32_1_1_U1_n_87,
      PCIN(6) => mul_32s_32s_32_1_1_U1_n_88,
      PCIN(5) => mul_32s_32s_32_1_1_U1_n_89,
      PCIN(4) => mul_32s_32s_32_1_1_U1_n_90,
      PCIN(3) => mul_32s_32s_32_1_1_U1_n_91,
      PCIN(2) => mul_32s_32s_32_1_1_U1_n_92,
      PCIN(1) => mul_32s_32s_32_1_1_U1_n_93,
      PCIN(0) => mul_32s_32s_32_1_1_U1_n_94,
      PCOUT(47 downto 0) => NLW_mul_ln12_reg_315_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln12_reg_315_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mul_ln12_reg_315_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mul_ln12_reg_315_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_46,
      Q => \mul_ln12_reg_315_reg[0]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_36,
      Q => \mul_ln12_reg_315_reg[10]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_35,
      Q => \mul_ln12_reg_315_reg[11]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_34,
      Q => \mul_ln12_reg_315_reg[12]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_33,
      Q => \mul_ln12_reg_315_reg[13]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_32,
      Q => \mul_ln12_reg_315_reg[14]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_31,
      Q => \mul_ln12_reg_315_reg[15]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_30,
      Q => \mul_ln12_reg_315_reg[16]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_45,
      Q => \mul_ln12_reg_315_reg[1]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_44,
      Q => \mul_ln12_reg_315_reg[2]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_43,
      Q => \mul_ln12_reg_315_reg[3]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_42,
      Q => \mul_ln12_reg_315_reg[4]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_41,
      Q => \mul_ln12_reg_315_reg[5]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_40,
      Q => \mul_ln12_reg_315_reg[6]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_39,
      Q => \mul_ln12_reg_315_reg[7]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_38,
      Q => \mul_ln12_reg_315_reg[8]__0_n_0\,
      R => '0'
    );
\mul_ln12_reg_315_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_32s_32s_32_1_1_U1_n_37,
      Q => \mul_ln12_reg_315_reg[9]__0_n_0\,
      R => '0'
    );
sum_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel_sum_m_axi
     port map (
      Q(0) => p_0_in,
      a_0_ARREADY => a_0_ARREADY,
      a_0_RVALID => a_0_RVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter1_reg => sum_m_axi_U_n_6,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready => ap_loop_exit_ready,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      b_0_ARREADY => b_0_ARREADY,
      b_0_RVALID => b_0_RVALID,
      \conservative_gen.num_beat_cnt_reg[0]\ => b_m_axi_U_n_111,
      \conservative_gen.num_beat_cnt_reg[0]_0\ => b_m_axi_U_n_109,
      \dout_reg[31]\(31 downto 16) => mul_ln12_reg_315(31 downto 16),
      \dout_reg[31]\(15) => \mul_ln12_reg_315_reg[15]__0_n_0\,
      \dout_reg[31]\(14) => \mul_ln12_reg_315_reg[14]__0_n_0\,
      \dout_reg[31]\(13) => \mul_ln12_reg_315_reg[13]__0_n_0\,
      \dout_reg[31]\(12) => \mul_ln12_reg_315_reg[12]__0_n_0\,
      \dout_reg[31]\(11) => \mul_ln12_reg_315_reg[11]__0_n_0\,
      \dout_reg[31]\(10) => \mul_ln12_reg_315_reg[10]__0_n_0\,
      \dout_reg[31]\(9) => \mul_ln12_reg_315_reg[9]__0_n_0\,
      \dout_reg[31]\(8) => \mul_ln12_reg_315_reg[8]__0_n_0\,
      \dout_reg[31]\(7) => \mul_ln12_reg_315_reg[7]__0_n_0\,
      \dout_reg[31]\(6) => \mul_ln12_reg_315_reg[6]__0_n_0\,
      \dout_reg[31]\(5) => \mul_ln12_reg_315_reg[5]__0_n_0\,
      \dout_reg[31]\(4) => \mul_ln12_reg_315_reg[4]__0_n_0\,
      \dout_reg[31]\(3) => \mul_ln12_reg_315_reg[3]__0_n_0\,
      \dout_reg[31]\(2) => \mul_ln12_reg_315_reg[2]__0_n_0\,
      \dout_reg[31]\(1) => \mul_ln12_reg_315_reg[1]__0_n_0\,
      \dout_reg[31]\(0) => \mul_ln12_reg_315_reg[0]__0_n_0\,
      dout_vld_reg => sum_m_axi_U_n_4,
      dout_vld_reg_0 => b_m_axi_U_n_108,
      first_iter_0_reg_160_pp0_iter9_reg => first_iter_0_reg_160_pp0_iter9_reg,
      \first_iter_0_reg_160_reg[0]\ => \first_iter_0_reg_160_reg_n_0_[0]\,
      \first_iter_0_reg_160_reg[0]_0\ => b_m_axi_U_n_106,
      full_n_reg => sum_m_axi_U_n_7,
      full_n_reg_0 => sum_m_axi_U_n_9,
      \i1_fu_94_reg[0]\ => ap_enable_reg_pp0_iter10_reg_n_0,
      icmp_ln11_reg_283 => icmp_ln11_reg_283,
      icmp_ln11_reg_283_pp0_iter15_reg => icmp_ln11_reg_283_pp0_iter15_reg,
      \in\(61 downto 0) => trunc_ln11_2_fu_241_p4(61 downto 0),
      int_ap_ready_reg(0) => p_6_in(7),
      int_ap_start_reg => flow_control_loop_pipe_U_n_1,
      int_ap_start_reg_0 => control_s_axi_U_n_197,
      int_isr => int_isr,
      local_BUS_WVALID_reg => m_axi_sum_WVALID,
      m_axi_sum_AWADDR(61 downto 0) => \^m_axi_sum_awaddr\(63 downto 2),
      m_axi_sum_AWLEN(3 downto 0) => \^m_axi_sum_awlen\(3 downto 0),
      m_axi_sum_AWREADY => m_axi_sum_AWREADY,
      m_axi_sum_AWVALID => m_axi_sum_AWVALID,
      m_axi_sum_BVALID => m_axi_sum_BVALID,
      m_axi_sum_WDATA(31 downto 0) => m_axi_sum_WDATA(31 downto 0),
      m_axi_sum_WLAST => m_axi_sum_WLAST,
      m_axi_sum_WREADY => m_axi_sum_WREADY,
      m_axi_sum_WSTRB(3 downto 0) => m_axi_sum_WSTRB(3 downto 0),
      push => \load_unit_0/fifo_rreq/push_3\,
      push_0 => \load_unit_0/fifo_rreq/push\,
      s_ready_t_reg => m_axi_sum_BREADY,
      sum_0_WREADY => sum_0_WREADY,
      task_ap_ready => task_ap_ready
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(10),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(11),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(12),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(13),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(14),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(15),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(16),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(17),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(18),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(19),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(20),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(21),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(22),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(23),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(24),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(25),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(26),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(27),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(28),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(29),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(2),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(30),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(31),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(32),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(33),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(34),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(35),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(36),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(37),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(38),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(39),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(3),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(40),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(41),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(42),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(43),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(44),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(45),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(46),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(47),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(48),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(49),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(4),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(50),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(51),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(52),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(53),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(54),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(55),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(56),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(57),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(58),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(59),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(5),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(60),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(61),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(62),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(63),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(6),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(7),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(8),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => sum_r(9),
      Q => \sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9_n_0\
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[10]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(8),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[11]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(9),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[12]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(10),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[13]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(11),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[14]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(12),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[15]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(13),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[16]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(14),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[17]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(15),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[18]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(16),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[19]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(17),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[20]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(18),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[21]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(19),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[22]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(20),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[23]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(21),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[24]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(22),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[25]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(23),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[26]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(24),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[27]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(25),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[28]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(26),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[29]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(27),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[2]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(0),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[30]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(28),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[31]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(29),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[32]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[32]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(30),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[33]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[33]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(31),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[34]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[34]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(32),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[35]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[35]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(33),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[36]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[36]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(34),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[37]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[37]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(35),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[38]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[38]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(36),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[39]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[39]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(37),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[3]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(1),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[40]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[40]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(38),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[41]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[41]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(39),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[42]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[42]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(40),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[43]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[43]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(41),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[44]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[44]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(42),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[45]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[45]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(43),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[46]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[46]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(44),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[47]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[47]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(45),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[48]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[48]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(46),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[49]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[49]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(47),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[4]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(2),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[50]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[50]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(48),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[51]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[51]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(49),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[52]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[52]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(50),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[53]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[53]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(51),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[54]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[54]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(52),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[55]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[55]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(53),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[56]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[56]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(54),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[57]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[57]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(55),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[58]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[58]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(56),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[59]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[59]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(57),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[5]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(3),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[60]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[60]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(58),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[61]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[61]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(59),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[62]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[62]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(60),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[63]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[63]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(61),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[6]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(4),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[7]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(5),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[8]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(6),
      R => '0'
    );
\sum_r_read_reg_268_pp0_iter9_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sum_r_read_reg_268_pp0_iter8_reg_reg[9]_srl9_n_0\,
      Q => trunc_ln11_2_fu_241_p4(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARREADY : in STD_LOGIC;
    m_axi_a_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARVALID : out STD_LOGIC;
    m_axi_a_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWREADY : in STD_LOGIC;
    m_axi_a_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWVALID : out STD_LOGIC;
    m_axi_a_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_BREADY : out STD_LOGIC;
    m_axi_a_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_BVALID : in STD_LOGIC;
    m_axi_a_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_RLAST : in STD_LOGIC;
    m_axi_a_RREADY : out STD_LOGIC;
    m_axi_a_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_RVALID : in STD_LOGIC;
    m_axi_a_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_WLAST : out STD_LOGIC;
    m_axi_a_WREADY : in STD_LOGIC;
    m_axi_a_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_WVALID : out STD_LOGIC;
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARREADY : in STD_LOGIC;
    m_axi_b_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARVALID : out STD_LOGIC;
    m_axi_b_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWREADY : in STD_LOGIC;
    m_axi_b_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWVALID : out STD_LOGIC;
    m_axi_b_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_BREADY : out STD_LOGIC;
    m_axi_b_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_BVALID : in STD_LOGIC;
    m_axi_b_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_RLAST : in STD_LOGIC;
    m_axi_b_RREADY : out STD_LOGIC;
    m_axi_b_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_RVALID : in STD_LOGIC;
    m_axi_b_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_WLAST : out STD_LOGIC;
    m_axi_b_WREADY : in STD_LOGIC;
    m_axi_b_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_WVALID : out STD_LOGIC;
    m_axi_sum_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sum_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sum_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_ARREADY : in STD_LOGIC;
    m_axi_sum_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_ARVALID : out STD_LOGIC;
    m_axi_sum_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sum_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sum_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_AWREADY : in STD_LOGIC;
    m_axi_sum_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sum_AWVALID : out STD_LOGIC;
    m_axi_sum_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_BREADY : out STD_LOGIC;
    m_axi_sum_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_BVALID : in STD_LOGIC;
    m_axi_sum_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sum_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_RLAST : in STD_LOGIC;
    m_axi_sum_RREADY : out STD_LOGIC;
    m_axi_sum_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sum_RVALID : in STD_LOGIC;
    m_axi_sum_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sum_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sum_WLAST : out STD_LOGIC;
    m_axi_sum_WREADY : in STD_LOGIC;
    m_axi_sum_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sum_WVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,top_kernel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top_kernel,Vivado 2025.1.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_a_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_a_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_b_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_sum_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_sum_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_sum_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_sum_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_a_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_a_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_a_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_a_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_b_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_b_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_b_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_b_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_sum_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_sum_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_sum_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_sum_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_sum_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_sum_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_sum_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_sum_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_sum_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_sum_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_sum_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_sum_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_sum_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_sum_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_sum_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_sum_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_sum_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_sum_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_sum_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_sum_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_sum_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_sum_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_sum_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_sum_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_A_ADDR_WIDTH : integer;
  attribute C_M_AXI_A_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_A_ARUSER_WIDTH : integer;
  attribute C_M_AXI_A_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_AWUSER_WIDTH : integer;
  attribute C_M_AXI_A_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_BUSER_WIDTH : integer;
  attribute C_M_AXI_A_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_CACHE_VALUE : string;
  attribute C_M_AXI_A_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_A_DATA_WIDTH : integer;
  attribute C_M_AXI_A_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_A_ID_WIDTH : integer;
  attribute C_M_AXI_A_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_PROT_VALUE : string;
  attribute C_M_AXI_A_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_A_RUSER_WIDTH : integer;
  attribute C_M_AXI_A_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_USER_VALUE : integer;
  attribute C_M_AXI_A_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_A_WSTRB_WIDTH : integer;
  attribute C_M_AXI_A_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_A_WUSER_WIDTH : integer;
  attribute C_M_AXI_A_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_ADDR_WIDTH : integer;
  attribute C_M_AXI_B_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_B_ARUSER_WIDTH : integer;
  attribute C_M_AXI_B_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_AWUSER_WIDTH : integer;
  attribute C_M_AXI_B_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_BUSER_WIDTH : integer;
  attribute C_M_AXI_B_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_CACHE_VALUE : string;
  attribute C_M_AXI_B_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_B_DATA_WIDTH : integer;
  attribute C_M_AXI_B_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_B_ID_WIDTH : integer;
  attribute C_M_AXI_B_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_PROT_VALUE : string;
  attribute C_M_AXI_B_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_B_RUSER_WIDTH : integer;
  attribute C_M_AXI_B_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_USER_VALUE : integer;
  attribute C_M_AXI_B_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_B_WSTRB_WIDTH : integer;
  attribute C_M_AXI_B_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_B_WUSER_WIDTH : integer;
  attribute C_M_AXI_B_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_SUM_ADDR_WIDTH : integer;
  attribute C_M_AXI_SUM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_SUM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_SUM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_SUM_BUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_SUM_CACHE_VALUE : string;
  attribute C_M_AXI_SUM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_SUM_DATA_WIDTH : integer;
  attribute C_M_AXI_SUM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_SUM_ID_WIDTH : integer;
  attribute C_M_AXI_SUM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_SUM_PROT_VALUE : string;
  attribute C_M_AXI_SUM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_SUM_RUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_SUM_USER_VALUE : integer;
  attribute C_M_AXI_SUM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_SUM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_SUM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_SUM_WUSER_WIDTH : integer;
  attribute C_M_AXI_SUM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "1'b1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_a:m_axi_b:m_axi_sum, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_a_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARREADY";
  attribute X_INTERFACE_INFO of m_axi_a_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARVALID";
  attribute X_INTERFACE_INFO of m_axi_a_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWREADY";
  attribute X_INTERFACE_INFO of m_axi_a_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWVALID";
  attribute X_INTERFACE_INFO of m_axi_a_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a BREADY";
  attribute X_INTERFACE_INFO of m_axi_a_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a BVALID";
  attribute X_INTERFACE_INFO of m_axi_a_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RLAST";
  attribute X_INTERFACE_INFO of m_axi_a_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RREADY";
  attribute X_INTERFACE_INFO of m_axi_a_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RVALID";
  attribute X_INTERFACE_INFO of m_axi_a_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WLAST";
  attribute X_INTERFACE_INFO of m_axi_a_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WREADY";
  attribute X_INTERFACE_INFO of m_axi_a_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WVALID";
  attribute X_INTERFACE_INFO of m_axi_b_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARREADY";
  attribute X_INTERFACE_INFO of m_axi_b_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARVALID";
  attribute X_INTERFACE_INFO of m_axi_b_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWREADY";
  attribute X_INTERFACE_INFO of m_axi_b_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWVALID";
  attribute X_INTERFACE_INFO of m_axi_b_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b BREADY";
  attribute X_INTERFACE_INFO of m_axi_b_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b BVALID";
  attribute X_INTERFACE_INFO of m_axi_b_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RLAST";
  attribute X_INTERFACE_INFO of m_axi_b_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RREADY";
  attribute X_INTERFACE_INFO of m_axi_b_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RVALID";
  attribute X_INTERFACE_INFO of m_axi_b_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WLAST";
  attribute X_INTERFACE_INFO of m_axi_b_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WREADY";
  attribute X_INTERFACE_INFO of m_axi_b_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WVALID";
  attribute X_INTERFACE_INFO of m_axi_sum_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARREADY";
  attribute X_INTERFACE_INFO of m_axi_sum_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARVALID";
  attribute X_INTERFACE_INFO of m_axi_sum_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWREADY";
  attribute X_INTERFACE_INFO of m_axi_sum_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWVALID";
  attribute X_INTERFACE_INFO of m_axi_sum_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum BREADY";
  attribute X_INTERFACE_INFO of m_axi_sum_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum BVALID";
  attribute X_INTERFACE_INFO of m_axi_sum_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum RLAST";
  attribute X_INTERFACE_INFO of m_axi_sum_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum RREADY";
  attribute X_INTERFACE_INFO of m_axi_sum_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum RVALID";
  attribute X_INTERFACE_INFO of m_axi_sum_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum WLAST";
  attribute X_INTERFACE_INFO of m_axi_sum_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum WREADY";
  attribute X_INTERFACE_INFO of m_axi_sum_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_a_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARADDR";
  attribute X_INTERFACE_MODE of m_axi_a_ARADDR : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_a_ARADDR : signal is "XIL_INTERFACENAME m_axi_a, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_a_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARBURST";
  attribute X_INTERFACE_INFO of m_axi_a_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_a_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARID";
  attribute X_INTERFACE_INFO of m_axi_a_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARLEN";
  attribute X_INTERFACE_INFO of m_axi_a_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_a_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARPROT";
  attribute X_INTERFACE_INFO of m_axi_a_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARQOS";
  attribute X_INTERFACE_INFO of m_axi_a_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARREGION";
  attribute X_INTERFACE_INFO of m_axi_a_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_a_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWADDR";
  attribute X_INTERFACE_INFO of m_axi_a_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWBURST";
  attribute X_INTERFACE_INFO of m_axi_a_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_a_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWID";
  attribute X_INTERFACE_INFO of m_axi_a_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWLEN";
  attribute X_INTERFACE_INFO of m_axi_a_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_a_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWPROT";
  attribute X_INTERFACE_INFO of m_axi_a_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWQOS";
  attribute X_INTERFACE_INFO of m_axi_a_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWREGION";
  attribute X_INTERFACE_INFO of m_axi_a_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_a_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a BID";
  attribute X_INTERFACE_INFO of m_axi_a_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_a BRESP";
  attribute X_INTERFACE_INFO of m_axi_a_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RDATA";
  attribute X_INTERFACE_INFO of m_axi_a_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RID";
  attribute X_INTERFACE_INFO of m_axi_a_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RRESP";
  attribute X_INTERFACE_INFO of m_axi_a_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WDATA";
  attribute X_INTERFACE_INFO of m_axi_a_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WID";
  attribute X_INTERFACE_INFO of m_axi_a_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WSTRB";
  attribute X_INTERFACE_INFO of m_axi_b_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARADDR";
  attribute X_INTERFACE_MODE of m_axi_b_ARADDR : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_b_ARADDR : signal is "XIL_INTERFACENAME m_axi_b, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_b_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARBURST";
  attribute X_INTERFACE_INFO of m_axi_b_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_b_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARID";
  attribute X_INTERFACE_INFO of m_axi_b_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARLEN";
  attribute X_INTERFACE_INFO of m_axi_b_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_b_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARPROT";
  attribute X_INTERFACE_INFO of m_axi_b_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARQOS";
  attribute X_INTERFACE_INFO of m_axi_b_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARREGION";
  attribute X_INTERFACE_INFO of m_axi_b_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_b_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWADDR";
  attribute X_INTERFACE_INFO of m_axi_b_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWBURST";
  attribute X_INTERFACE_INFO of m_axi_b_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_b_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWID";
  attribute X_INTERFACE_INFO of m_axi_b_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWLEN";
  attribute X_INTERFACE_INFO of m_axi_b_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_b_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWPROT";
  attribute X_INTERFACE_INFO of m_axi_b_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWQOS";
  attribute X_INTERFACE_INFO of m_axi_b_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWREGION";
  attribute X_INTERFACE_INFO of m_axi_b_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_b_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b BID";
  attribute X_INTERFACE_INFO of m_axi_b_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_b BRESP";
  attribute X_INTERFACE_INFO of m_axi_b_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RDATA";
  attribute X_INTERFACE_INFO of m_axi_b_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RID";
  attribute X_INTERFACE_INFO of m_axi_b_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RRESP";
  attribute X_INTERFACE_INFO of m_axi_b_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WDATA";
  attribute X_INTERFACE_INFO of m_axi_b_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WID";
  attribute X_INTERFACE_INFO of m_axi_b_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WSTRB";
  attribute X_INTERFACE_INFO of m_axi_sum_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARADDR";
  attribute X_INTERFACE_MODE of m_axi_sum_ARADDR : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_sum_ARADDR : signal is "XIL_INTERFACENAME m_axi_sum, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_sum_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARBURST";
  attribute X_INTERFACE_INFO of m_axi_sum_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_sum_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARID";
  attribute X_INTERFACE_INFO of m_axi_sum_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARLEN";
  attribute X_INTERFACE_INFO of m_axi_sum_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_sum_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARPROT";
  attribute X_INTERFACE_INFO of m_axi_sum_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARQOS";
  attribute X_INTERFACE_INFO of m_axi_sum_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARREGION";
  attribute X_INTERFACE_INFO of m_axi_sum_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_sum_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWADDR";
  attribute X_INTERFACE_INFO of m_axi_sum_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWBURST";
  attribute X_INTERFACE_INFO of m_axi_sum_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_sum_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWID";
  attribute X_INTERFACE_INFO of m_axi_sum_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWLEN";
  attribute X_INTERFACE_INFO of m_axi_sum_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_sum_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWPROT";
  attribute X_INTERFACE_INFO of m_axi_sum_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWQOS";
  attribute X_INTERFACE_INFO of m_axi_sum_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWREGION";
  attribute X_INTERFACE_INFO of m_axi_sum_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_sum_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum BID";
  attribute X_INTERFACE_INFO of m_axi_sum_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum BRESP";
  attribute X_INTERFACE_INFO of m_axi_sum_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum RDATA";
  attribute X_INTERFACE_INFO of m_axi_sum_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum RID";
  attribute X_INTERFACE_INFO of m_axi_sum_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum RRESP";
  attribute X_INTERFACE_INFO of m_axi_sum_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum WDATA";
  attribute X_INTERFACE_INFO of m_axi_sum_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum WID";
  attribute X_INTERFACE_INFO of m_axi_sum_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_sum WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_a_ARADDR(63 downto 2) <= \^m_axi_a_araddr\(63 downto 2);
  m_axi_a_ARADDR(1) <= \<const0>\;
  m_axi_a_ARADDR(0) <= \<const0>\;
  m_axi_a_ARBURST(1) <= \<const0>\;
  m_axi_a_ARBURST(0) <= \<const1>\;
  m_axi_a_ARCACHE(3) <= \<const0>\;
  m_axi_a_ARCACHE(2) <= \<const0>\;
  m_axi_a_ARCACHE(1) <= \<const1>\;
  m_axi_a_ARCACHE(0) <= \<const1>\;
  m_axi_a_ARID(0) <= \<const0>\;
  m_axi_a_ARLEN(7) <= \<const0>\;
  m_axi_a_ARLEN(6) <= \<const0>\;
  m_axi_a_ARLEN(5) <= \<const0>\;
  m_axi_a_ARLEN(4) <= \<const0>\;
  m_axi_a_ARLEN(3 downto 0) <= \^m_axi_a_arlen\(3 downto 0);
  m_axi_a_ARLOCK(1) <= \<const0>\;
  m_axi_a_ARLOCK(0) <= \<const0>\;
  m_axi_a_ARPROT(2) <= \<const0>\;
  m_axi_a_ARPROT(1) <= \<const0>\;
  m_axi_a_ARPROT(0) <= \<const0>\;
  m_axi_a_ARQOS(3) <= \<const0>\;
  m_axi_a_ARQOS(2) <= \<const0>\;
  m_axi_a_ARQOS(1) <= \<const0>\;
  m_axi_a_ARQOS(0) <= \<const0>\;
  m_axi_a_ARREGION(3) <= \<const0>\;
  m_axi_a_ARREGION(2) <= \<const0>\;
  m_axi_a_ARREGION(1) <= \<const0>\;
  m_axi_a_ARREGION(0) <= \<const0>\;
  m_axi_a_ARSIZE(2) <= \<const0>\;
  m_axi_a_ARSIZE(1) <= \<const1>\;
  m_axi_a_ARSIZE(0) <= \<const0>\;
  m_axi_a_AWADDR(63) <= \<const0>\;
  m_axi_a_AWADDR(62) <= \<const0>\;
  m_axi_a_AWADDR(61) <= \<const0>\;
  m_axi_a_AWADDR(60) <= \<const0>\;
  m_axi_a_AWADDR(59) <= \<const0>\;
  m_axi_a_AWADDR(58) <= \<const0>\;
  m_axi_a_AWADDR(57) <= \<const0>\;
  m_axi_a_AWADDR(56) <= \<const0>\;
  m_axi_a_AWADDR(55) <= \<const0>\;
  m_axi_a_AWADDR(54) <= \<const0>\;
  m_axi_a_AWADDR(53) <= \<const0>\;
  m_axi_a_AWADDR(52) <= \<const0>\;
  m_axi_a_AWADDR(51) <= \<const0>\;
  m_axi_a_AWADDR(50) <= \<const0>\;
  m_axi_a_AWADDR(49) <= \<const0>\;
  m_axi_a_AWADDR(48) <= \<const0>\;
  m_axi_a_AWADDR(47) <= \<const0>\;
  m_axi_a_AWADDR(46) <= \<const0>\;
  m_axi_a_AWADDR(45) <= \<const0>\;
  m_axi_a_AWADDR(44) <= \<const0>\;
  m_axi_a_AWADDR(43) <= \<const0>\;
  m_axi_a_AWADDR(42) <= \<const0>\;
  m_axi_a_AWADDR(41) <= \<const0>\;
  m_axi_a_AWADDR(40) <= \<const0>\;
  m_axi_a_AWADDR(39) <= \<const0>\;
  m_axi_a_AWADDR(38) <= \<const0>\;
  m_axi_a_AWADDR(37) <= \<const0>\;
  m_axi_a_AWADDR(36) <= \<const0>\;
  m_axi_a_AWADDR(35) <= \<const0>\;
  m_axi_a_AWADDR(34) <= \<const0>\;
  m_axi_a_AWADDR(33) <= \<const0>\;
  m_axi_a_AWADDR(32) <= \<const0>\;
  m_axi_a_AWADDR(31) <= \<const0>\;
  m_axi_a_AWADDR(30) <= \<const0>\;
  m_axi_a_AWADDR(29) <= \<const0>\;
  m_axi_a_AWADDR(28) <= \<const0>\;
  m_axi_a_AWADDR(27) <= \<const0>\;
  m_axi_a_AWADDR(26) <= \<const0>\;
  m_axi_a_AWADDR(25) <= \<const0>\;
  m_axi_a_AWADDR(24) <= \<const0>\;
  m_axi_a_AWADDR(23) <= \<const0>\;
  m_axi_a_AWADDR(22) <= \<const0>\;
  m_axi_a_AWADDR(21) <= \<const0>\;
  m_axi_a_AWADDR(20) <= \<const0>\;
  m_axi_a_AWADDR(19) <= \<const0>\;
  m_axi_a_AWADDR(18) <= \<const0>\;
  m_axi_a_AWADDR(17) <= \<const0>\;
  m_axi_a_AWADDR(16) <= \<const0>\;
  m_axi_a_AWADDR(15) <= \<const0>\;
  m_axi_a_AWADDR(14) <= \<const0>\;
  m_axi_a_AWADDR(13) <= \<const0>\;
  m_axi_a_AWADDR(12) <= \<const0>\;
  m_axi_a_AWADDR(11) <= \<const0>\;
  m_axi_a_AWADDR(10) <= \<const0>\;
  m_axi_a_AWADDR(9) <= \<const0>\;
  m_axi_a_AWADDR(8) <= \<const0>\;
  m_axi_a_AWADDR(7) <= \<const0>\;
  m_axi_a_AWADDR(6) <= \<const0>\;
  m_axi_a_AWADDR(5) <= \<const0>\;
  m_axi_a_AWADDR(4) <= \<const0>\;
  m_axi_a_AWADDR(3) <= \<const0>\;
  m_axi_a_AWADDR(2) <= \<const0>\;
  m_axi_a_AWADDR(1) <= \<const0>\;
  m_axi_a_AWADDR(0) <= \<const0>\;
  m_axi_a_AWBURST(1) <= \<const0>\;
  m_axi_a_AWBURST(0) <= \<const0>\;
  m_axi_a_AWCACHE(3) <= \<const0>\;
  m_axi_a_AWCACHE(2) <= \<const0>\;
  m_axi_a_AWCACHE(1) <= \<const0>\;
  m_axi_a_AWCACHE(0) <= \<const0>\;
  m_axi_a_AWID(0) <= \<const0>\;
  m_axi_a_AWLEN(7) <= \<const0>\;
  m_axi_a_AWLEN(6) <= \<const0>\;
  m_axi_a_AWLEN(5) <= \<const0>\;
  m_axi_a_AWLEN(4) <= \<const0>\;
  m_axi_a_AWLEN(3) <= \<const0>\;
  m_axi_a_AWLEN(2) <= \<const0>\;
  m_axi_a_AWLEN(1) <= \<const0>\;
  m_axi_a_AWLEN(0) <= \<const0>\;
  m_axi_a_AWLOCK(1) <= \<const0>\;
  m_axi_a_AWLOCK(0) <= \<const0>\;
  m_axi_a_AWPROT(2) <= \<const0>\;
  m_axi_a_AWPROT(1) <= \<const0>\;
  m_axi_a_AWPROT(0) <= \<const0>\;
  m_axi_a_AWQOS(3) <= \<const0>\;
  m_axi_a_AWQOS(2) <= \<const0>\;
  m_axi_a_AWQOS(1) <= \<const0>\;
  m_axi_a_AWQOS(0) <= \<const0>\;
  m_axi_a_AWREGION(3) <= \<const0>\;
  m_axi_a_AWREGION(2) <= \<const0>\;
  m_axi_a_AWREGION(1) <= \<const0>\;
  m_axi_a_AWREGION(0) <= \<const0>\;
  m_axi_a_AWSIZE(2) <= \<const0>\;
  m_axi_a_AWSIZE(1) <= \<const0>\;
  m_axi_a_AWSIZE(0) <= \<const0>\;
  m_axi_a_AWVALID <= \<const0>\;
  m_axi_a_BREADY <= \<const0>\;
  m_axi_a_WDATA(31) <= \<const0>\;
  m_axi_a_WDATA(30) <= \<const0>\;
  m_axi_a_WDATA(29) <= \<const0>\;
  m_axi_a_WDATA(28) <= \<const0>\;
  m_axi_a_WDATA(27) <= \<const0>\;
  m_axi_a_WDATA(26) <= \<const0>\;
  m_axi_a_WDATA(25) <= \<const0>\;
  m_axi_a_WDATA(24) <= \<const0>\;
  m_axi_a_WDATA(23) <= \<const0>\;
  m_axi_a_WDATA(22) <= \<const0>\;
  m_axi_a_WDATA(21) <= \<const0>\;
  m_axi_a_WDATA(20) <= \<const0>\;
  m_axi_a_WDATA(19) <= \<const0>\;
  m_axi_a_WDATA(18) <= \<const0>\;
  m_axi_a_WDATA(17) <= \<const0>\;
  m_axi_a_WDATA(16) <= \<const0>\;
  m_axi_a_WDATA(15) <= \<const0>\;
  m_axi_a_WDATA(14) <= \<const0>\;
  m_axi_a_WDATA(13) <= \<const0>\;
  m_axi_a_WDATA(12) <= \<const0>\;
  m_axi_a_WDATA(11) <= \<const0>\;
  m_axi_a_WDATA(10) <= \<const0>\;
  m_axi_a_WDATA(9) <= \<const0>\;
  m_axi_a_WDATA(8) <= \<const0>\;
  m_axi_a_WDATA(7) <= \<const0>\;
  m_axi_a_WDATA(6) <= \<const0>\;
  m_axi_a_WDATA(5) <= \<const0>\;
  m_axi_a_WDATA(4) <= \<const0>\;
  m_axi_a_WDATA(3) <= \<const0>\;
  m_axi_a_WDATA(2) <= \<const0>\;
  m_axi_a_WDATA(1) <= \<const0>\;
  m_axi_a_WDATA(0) <= \<const0>\;
  m_axi_a_WID(0) <= \<const0>\;
  m_axi_a_WLAST <= \<const0>\;
  m_axi_a_WSTRB(3) <= \<const0>\;
  m_axi_a_WSTRB(2) <= \<const0>\;
  m_axi_a_WSTRB(1) <= \<const0>\;
  m_axi_a_WSTRB(0) <= \<const0>\;
  m_axi_a_WVALID <= \<const0>\;
  m_axi_b_ARADDR(63 downto 2) <= \^m_axi_b_araddr\(63 downto 2);
  m_axi_b_ARADDR(1) <= \<const0>\;
  m_axi_b_ARADDR(0) <= \<const0>\;
  m_axi_b_ARBURST(1) <= \<const0>\;
  m_axi_b_ARBURST(0) <= \<const1>\;
  m_axi_b_ARCACHE(3) <= \<const0>\;
  m_axi_b_ARCACHE(2) <= \<const0>\;
  m_axi_b_ARCACHE(1) <= \<const1>\;
  m_axi_b_ARCACHE(0) <= \<const1>\;
  m_axi_b_ARID(0) <= \<const0>\;
  m_axi_b_ARLEN(7) <= \<const0>\;
  m_axi_b_ARLEN(6) <= \<const0>\;
  m_axi_b_ARLEN(5) <= \<const0>\;
  m_axi_b_ARLEN(4) <= \<const0>\;
  m_axi_b_ARLEN(3 downto 0) <= \^m_axi_b_arlen\(3 downto 0);
  m_axi_b_ARLOCK(1) <= \<const0>\;
  m_axi_b_ARLOCK(0) <= \<const0>\;
  m_axi_b_ARPROT(2) <= \<const0>\;
  m_axi_b_ARPROT(1) <= \<const0>\;
  m_axi_b_ARPROT(0) <= \<const0>\;
  m_axi_b_ARQOS(3) <= \<const0>\;
  m_axi_b_ARQOS(2) <= \<const0>\;
  m_axi_b_ARQOS(1) <= \<const0>\;
  m_axi_b_ARQOS(0) <= \<const0>\;
  m_axi_b_ARREGION(3) <= \<const0>\;
  m_axi_b_ARREGION(2) <= \<const0>\;
  m_axi_b_ARREGION(1) <= \<const0>\;
  m_axi_b_ARREGION(0) <= \<const0>\;
  m_axi_b_ARSIZE(2) <= \<const0>\;
  m_axi_b_ARSIZE(1) <= \<const1>\;
  m_axi_b_ARSIZE(0) <= \<const0>\;
  m_axi_b_AWADDR(63) <= \<const0>\;
  m_axi_b_AWADDR(62) <= \<const0>\;
  m_axi_b_AWADDR(61) <= \<const0>\;
  m_axi_b_AWADDR(60) <= \<const0>\;
  m_axi_b_AWADDR(59) <= \<const0>\;
  m_axi_b_AWADDR(58) <= \<const0>\;
  m_axi_b_AWADDR(57) <= \<const0>\;
  m_axi_b_AWADDR(56) <= \<const0>\;
  m_axi_b_AWADDR(55) <= \<const0>\;
  m_axi_b_AWADDR(54) <= \<const0>\;
  m_axi_b_AWADDR(53) <= \<const0>\;
  m_axi_b_AWADDR(52) <= \<const0>\;
  m_axi_b_AWADDR(51) <= \<const0>\;
  m_axi_b_AWADDR(50) <= \<const0>\;
  m_axi_b_AWADDR(49) <= \<const0>\;
  m_axi_b_AWADDR(48) <= \<const0>\;
  m_axi_b_AWADDR(47) <= \<const0>\;
  m_axi_b_AWADDR(46) <= \<const0>\;
  m_axi_b_AWADDR(45) <= \<const0>\;
  m_axi_b_AWADDR(44) <= \<const0>\;
  m_axi_b_AWADDR(43) <= \<const0>\;
  m_axi_b_AWADDR(42) <= \<const0>\;
  m_axi_b_AWADDR(41) <= \<const0>\;
  m_axi_b_AWADDR(40) <= \<const0>\;
  m_axi_b_AWADDR(39) <= \<const0>\;
  m_axi_b_AWADDR(38) <= \<const0>\;
  m_axi_b_AWADDR(37) <= \<const0>\;
  m_axi_b_AWADDR(36) <= \<const0>\;
  m_axi_b_AWADDR(35) <= \<const0>\;
  m_axi_b_AWADDR(34) <= \<const0>\;
  m_axi_b_AWADDR(33) <= \<const0>\;
  m_axi_b_AWADDR(32) <= \<const0>\;
  m_axi_b_AWADDR(31) <= \<const0>\;
  m_axi_b_AWADDR(30) <= \<const0>\;
  m_axi_b_AWADDR(29) <= \<const0>\;
  m_axi_b_AWADDR(28) <= \<const0>\;
  m_axi_b_AWADDR(27) <= \<const0>\;
  m_axi_b_AWADDR(26) <= \<const0>\;
  m_axi_b_AWADDR(25) <= \<const0>\;
  m_axi_b_AWADDR(24) <= \<const0>\;
  m_axi_b_AWADDR(23) <= \<const0>\;
  m_axi_b_AWADDR(22) <= \<const0>\;
  m_axi_b_AWADDR(21) <= \<const0>\;
  m_axi_b_AWADDR(20) <= \<const0>\;
  m_axi_b_AWADDR(19) <= \<const0>\;
  m_axi_b_AWADDR(18) <= \<const0>\;
  m_axi_b_AWADDR(17) <= \<const0>\;
  m_axi_b_AWADDR(16) <= \<const0>\;
  m_axi_b_AWADDR(15) <= \<const0>\;
  m_axi_b_AWADDR(14) <= \<const0>\;
  m_axi_b_AWADDR(13) <= \<const0>\;
  m_axi_b_AWADDR(12) <= \<const0>\;
  m_axi_b_AWADDR(11) <= \<const0>\;
  m_axi_b_AWADDR(10) <= \<const0>\;
  m_axi_b_AWADDR(9) <= \<const0>\;
  m_axi_b_AWADDR(8) <= \<const0>\;
  m_axi_b_AWADDR(7) <= \<const0>\;
  m_axi_b_AWADDR(6) <= \<const0>\;
  m_axi_b_AWADDR(5) <= \<const0>\;
  m_axi_b_AWADDR(4) <= \<const0>\;
  m_axi_b_AWADDR(3) <= \<const0>\;
  m_axi_b_AWADDR(2) <= \<const0>\;
  m_axi_b_AWADDR(1) <= \<const0>\;
  m_axi_b_AWADDR(0) <= \<const0>\;
  m_axi_b_AWBURST(1) <= \<const0>\;
  m_axi_b_AWBURST(0) <= \<const0>\;
  m_axi_b_AWCACHE(3) <= \<const0>\;
  m_axi_b_AWCACHE(2) <= \<const0>\;
  m_axi_b_AWCACHE(1) <= \<const0>\;
  m_axi_b_AWCACHE(0) <= \<const0>\;
  m_axi_b_AWID(0) <= \<const0>\;
  m_axi_b_AWLEN(7) <= \<const0>\;
  m_axi_b_AWLEN(6) <= \<const0>\;
  m_axi_b_AWLEN(5) <= \<const0>\;
  m_axi_b_AWLEN(4) <= \<const0>\;
  m_axi_b_AWLEN(3) <= \<const0>\;
  m_axi_b_AWLEN(2) <= \<const0>\;
  m_axi_b_AWLEN(1) <= \<const0>\;
  m_axi_b_AWLEN(0) <= \<const0>\;
  m_axi_b_AWLOCK(1) <= \<const0>\;
  m_axi_b_AWLOCK(0) <= \<const0>\;
  m_axi_b_AWPROT(2) <= \<const0>\;
  m_axi_b_AWPROT(1) <= \<const0>\;
  m_axi_b_AWPROT(0) <= \<const0>\;
  m_axi_b_AWQOS(3) <= \<const0>\;
  m_axi_b_AWQOS(2) <= \<const0>\;
  m_axi_b_AWQOS(1) <= \<const0>\;
  m_axi_b_AWQOS(0) <= \<const0>\;
  m_axi_b_AWREGION(3) <= \<const0>\;
  m_axi_b_AWREGION(2) <= \<const0>\;
  m_axi_b_AWREGION(1) <= \<const0>\;
  m_axi_b_AWREGION(0) <= \<const0>\;
  m_axi_b_AWSIZE(2) <= \<const0>\;
  m_axi_b_AWSIZE(1) <= \<const0>\;
  m_axi_b_AWSIZE(0) <= \<const0>\;
  m_axi_b_AWVALID <= \<const0>\;
  m_axi_b_BREADY <= \<const0>\;
  m_axi_b_WDATA(31) <= \<const0>\;
  m_axi_b_WDATA(30) <= \<const0>\;
  m_axi_b_WDATA(29) <= \<const0>\;
  m_axi_b_WDATA(28) <= \<const0>\;
  m_axi_b_WDATA(27) <= \<const0>\;
  m_axi_b_WDATA(26) <= \<const0>\;
  m_axi_b_WDATA(25) <= \<const0>\;
  m_axi_b_WDATA(24) <= \<const0>\;
  m_axi_b_WDATA(23) <= \<const0>\;
  m_axi_b_WDATA(22) <= \<const0>\;
  m_axi_b_WDATA(21) <= \<const0>\;
  m_axi_b_WDATA(20) <= \<const0>\;
  m_axi_b_WDATA(19) <= \<const0>\;
  m_axi_b_WDATA(18) <= \<const0>\;
  m_axi_b_WDATA(17) <= \<const0>\;
  m_axi_b_WDATA(16) <= \<const0>\;
  m_axi_b_WDATA(15) <= \<const0>\;
  m_axi_b_WDATA(14) <= \<const0>\;
  m_axi_b_WDATA(13) <= \<const0>\;
  m_axi_b_WDATA(12) <= \<const0>\;
  m_axi_b_WDATA(11) <= \<const0>\;
  m_axi_b_WDATA(10) <= \<const0>\;
  m_axi_b_WDATA(9) <= \<const0>\;
  m_axi_b_WDATA(8) <= \<const0>\;
  m_axi_b_WDATA(7) <= \<const0>\;
  m_axi_b_WDATA(6) <= \<const0>\;
  m_axi_b_WDATA(5) <= \<const0>\;
  m_axi_b_WDATA(4) <= \<const0>\;
  m_axi_b_WDATA(3) <= \<const0>\;
  m_axi_b_WDATA(2) <= \<const0>\;
  m_axi_b_WDATA(1) <= \<const0>\;
  m_axi_b_WDATA(0) <= \<const0>\;
  m_axi_b_WID(0) <= \<const0>\;
  m_axi_b_WLAST <= \<const0>\;
  m_axi_b_WSTRB(3) <= \<const0>\;
  m_axi_b_WSTRB(2) <= \<const0>\;
  m_axi_b_WSTRB(1) <= \<const0>\;
  m_axi_b_WSTRB(0) <= \<const0>\;
  m_axi_b_WVALID <= \<const0>\;
  m_axi_sum_ARADDR(63) <= \<const0>\;
  m_axi_sum_ARADDR(62) <= \<const0>\;
  m_axi_sum_ARADDR(61) <= \<const0>\;
  m_axi_sum_ARADDR(60) <= \<const0>\;
  m_axi_sum_ARADDR(59) <= \<const0>\;
  m_axi_sum_ARADDR(58) <= \<const0>\;
  m_axi_sum_ARADDR(57) <= \<const0>\;
  m_axi_sum_ARADDR(56) <= \<const0>\;
  m_axi_sum_ARADDR(55) <= \<const0>\;
  m_axi_sum_ARADDR(54) <= \<const0>\;
  m_axi_sum_ARADDR(53) <= \<const0>\;
  m_axi_sum_ARADDR(52) <= \<const0>\;
  m_axi_sum_ARADDR(51) <= \<const0>\;
  m_axi_sum_ARADDR(50) <= \<const0>\;
  m_axi_sum_ARADDR(49) <= \<const0>\;
  m_axi_sum_ARADDR(48) <= \<const0>\;
  m_axi_sum_ARADDR(47) <= \<const0>\;
  m_axi_sum_ARADDR(46) <= \<const0>\;
  m_axi_sum_ARADDR(45) <= \<const0>\;
  m_axi_sum_ARADDR(44) <= \<const0>\;
  m_axi_sum_ARADDR(43) <= \<const0>\;
  m_axi_sum_ARADDR(42) <= \<const0>\;
  m_axi_sum_ARADDR(41) <= \<const0>\;
  m_axi_sum_ARADDR(40) <= \<const0>\;
  m_axi_sum_ARADDR(39) <= \<const0>\;
  m_axi_sum_ARADDR(38) <= \<const0>\;
  m_axi_sum_ARADDR(37) <= \<const0>\;
  m_axi_sum_ARADDR(36) <= \<const0>\;
  m_axi_sum_ARADDR(35) <= \<const0>\;
  m_axi_sum_ARADDR(34) <= \<const0>\;
  m_axi_sum_ARADDR(33) <= \<const0>\;
  m_axi_sum_ARADDR(32) <= \<const0>\;
  m_axi_sum_ARADDR(31) <= \<const0>\;
  m_axi_sum_ARADDR(30) <= \<const0>\;
  m_axi_sum_ARADDR(29) <= \<const0>\;
  m_axi_sum_ARADDR(28) <= \<const0>\;
  m_axi_sum_ARADDR(27) <= \<const0>\;
  m_axi_sum_ARADDR(26) <= \<const0>\;
  m_axi_sum_ARADDR(25) <= \<const0>\;
  m_axi_sum_ARADDR(24) <= \<const0>\;
  m_axi_sum_ARADDR(23) <= \<const0>\;
  m_axi_sum_ARADDR(22) <= \<const0>\;
  m_axi_sum_ARADDR(21) <= \<const0>\;
  m_axi_sum_ARADDR(20) <= \<const0>\;
  m_axi_sum_ARADDR(19) <= \<const0>\;
  m_axi_sum_ARADDR(18) <= \<const0>\;
  m_axi_sum_ARADDR(17) <= \<const0>\;
  m_axi_sum_ARADDR(16) <= \<const0>\;
  m_axi_sum_ARADDR(15) <= \<const0>\;
  m_axi_sum_ARADDR(14) <= \<const0>\;
  m_axi_sum_ARADDR(13) <= \<const0>\;
  m_axi_sum_ARADDR(12) <= \<const0>\;
  m_axi_sum_ARADDR(11) <= \<const0>\;
  m_axi_sum_ARADDR(10) <= \<const0>\;
  m_axi_sum_ARADDR(9) <= \<const0>\;
  m_axi_sum_ARADDR(8) <= \<const0>\;
  m_axi_sum_ARADDR(7) <= \<const0>\;
  m_axi_sum_ARADDR(6) <= \<const0>\;
  m_axi_sum_ARADDR(5) <= \<const0>\;
  m_axi_sum_ARADDR(4) <= \<const0>\;
  m_axi_sum_ARADDR(3) <= \<const0>\;
  m_axi_sum_ARADDR(2) <= \<const0>\;
  m_axi_sum_ARADDR(1) <= \<const0>\;
  m_axi_sum_ARADDR(0) <= \<const0>\;
  m_axi_sum_ARBURST(1) <= \<const0>\;
  m_axi_sum_ARBURST(0) <= \<const0>\;
  m_axi_sum_ARCACHE(3) <= \<const0>\;
  m_axi_sum_ARCACHE(2) <= \<const0>\;
  m_axi_sum_ARCACHE(1) <= \<const0>\;
  m_axi_sum_ARCACHE(0) <= \<const0>\;
  m_axi_sum_ARID(0) <= \<const0>\;
  m_axi_sum_ARLEN(7) <= \<const0>\;
  m_axi_sum_ARLEN(6) <= \<const0>\;
  m_axi_sum_ARLEN(5) <= \<const0>\;
  m_axi_sum_ARLEN(4) <= \<const0>\;
  m_axi_sum_ARLEN(3) <= \<const0>\;
  m_axi_sum_ARLEN(2) <= \<const0>\;
  m_axi_sum_ARLEN(1) <= \<const0>\;
  m_axi_sum_ARLEN(0) <= \<const0>\;
  m_axi_sum_ARLOCK(1) <= \<const0>\;
  m_axi_sum_ARLOCK(0) <= \<const0>\;
  m_axi_sum_ARPROT(2) <= \<const0>\;
  m_axi_sum_ARPROT(1) <= \<const0>\;
  m_axi_sum_ARPROT(0) <= \<const0>\;
  m_axi_sum_ARQOS(3) <= \<const0>\;
  m_axi_sum_ARQOS(2) <= \<const0>\;
  m_axi_sum_ARQOS(1) <= \<const0>\;
  m_axi_sum_ARQOS(0) <= \<const0>\;
  m_axi_sum_ARREGION(3) <= \<const0>\;
  m_axi_sum_ARREGION(2) <= \<const0>\;
  m_axi_sum_ARREGION(1) <= \<const0>\;
  m_axi_sum_ARREGION(0) <= \<const0>\;
  m_axi_sum_ARSIZE(2) <= \<const0>\;
  m_axi_sum_ARSIZE(1) <= \<const0>\;
  m_axi_sum_ARSIZE(0) <= \<const0>\;
  m_axi_sum_ARVALID <= \<const0>\;
  m_axi_sum_AWADDR(63 downto 2) <= \^m_axi_sum_awaddr\(63 downto 2);
  m_axi_sum_AWADDR(1) <= \<const0>\;
  m_axi_sum_AWADDR(0) <= \<const0>\;
  m_axi_sum_AWBURST(1) <= \<const0>\;
  m_axi_sum_AWBURST(0) <= \<const1>\;
  m_axi_sum_AWCACHE(3) <= \<const0>\;
  m_axi_sum_AWCACHE(2) <= \<const0>\;
  m_axi_sum_AWCACHE(1) <= \<const1>\;
  m_axi_sum_AWCACHE(0) <= \<const1>\;
  m_axi_sum_AWID(0) <= \<const0>\;
  m_axi_sum_AWLEN(7) <= \<const0>\;
  m_axi_sum_AWLEN(6) <= \<const0>\;
  m_axi_sum_AWLEN(5) <= \<const0>\;
  m_axi_sum_AWLEN(4) <= \<const0>\;
  m_axi_sum_AWLEN(3 downto 0) <= \^m_axi_sum_awlen\(3 downto 0);
  m_axi_sum_AWLOCK(1) <= \<const0>\;
  m_axi_sum_AWLOCK(0) <= \<const0>\;
  m_axi_sum_AWPROT(2) <= \<const0>\;
  m_axi_sum_AWPROT(1) <= \<const0>\;
  m_axi_sum_AWPROT(0) <= \<const0>\;
  m_axi_sum_AWQOS(3) <= \<const0>\;
  m_axi_sum_AWQOS(2) <= \<const0>\;
  m_axi_sum_AWQOS(1) <= \<const0>\;
  m_axi_sum_AWQOS(0) <= \<const0>\;
  m_axi_sum_AWREGION(3) <= \<const0>\;
  m_axi_sum_AWREGION(2) <= \<const0>\;
  m_axi_sum_AWREGION(1) <= \<const0>\;
  m_axi_sum_AWREGION(0) <= \<const0>\;
  m_axi_sum_AWSIZE(2) <= \<const0>\;
  m_axi_sum_AWSIZE(1) <= \<const1>\;
  m_axi_sum_AWSIZE(0) <= \<const0>\;
  m_axi_sum_RREADY <= \<const0>\;
  m_axi_sum_WID(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_kernel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_a_ARADDR(63 downto 2) => \^m_axi_a_araddr\(63 downto 2),
      m_axi_a_ARADDR(1 downto 0) => NLW_inst_m_axi_a_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_a_ARBURST(1 downto 0) => NLW_inst_m_axi_a_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_a_ARCACHE(3 downto 0) => NLW_inst_m_axi_a_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_a_ARID(0) => NLW_inst_m_axi_a_ARID_UNCONNECTED(0),
      m_axi_a_ARLEN(7 downto 4) => NLW_inst_m_axi_a_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_a_ARLEN(3 downto 0) => \^m_axi_a_arlen\(3 downto 0),
      m_axi_a_ARLOCK(1 downto 0) => NLW_inst_m_axi_a_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_a_ARPROT(2 downto 0) => NLW_inst_m_axi_a_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_a_ARQOS(3 downto 0) => NLW_inst_m_axi_a_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_ARREGION(3 downto 0) => NLW_inst_m_axi_a_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_a_ARSIZE(2 downto 0) => NLW_inst_m_axi_a_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_a_ARUSER(0) => NLW_inst_m_axi_a_ARUSER_UNCONNECTED(0),
      m_axi_a_ARVALID => m_axi_a_ARVALID,
      m_axi_a_AWADDR(63 downto 0) => NLW_inst_m_axi_a_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_a_AWBURST(1 downto 0) => NLW_inst_m_axi_a_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_a_AWCACHE(3 downto 0) => NLW_inst_m_axi_a_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_a_AWID(0) => NLW_inst_m_axi_a_AWID_UNCONNECTED(0),
      m_axi_a_AWLEN(7 downto 0) => NLW_inst_m_axi_a_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_a_AWLOCK(1 downto 0) => NLW_inst_m_axi_a_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_a_AWPROT(2 downto 0) => NLW_inst_m_axi_a_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_a_AWQOS(3 downto 0) => NLW_inst_m_axi_a_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_a_AWREADY => '0',
      m_axi_a_AWREGION(3 downto 0) => NLW_inst_m_axi_a_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_a_AWSIZE(2 downto 0) => NLW_inst_m_axi_a_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_a_AWUSER(0) => NLW_inst_m_axi_a_AWUSER_UNCONNECTED(0),
      m_axi_a_AWVALID => NLW_inst_m_axi_a_AWVALID_UNCONNECTED,
      m_axi_a_BID(0) => '0',
      m_axi_a_BREADY => NLW_inst_m_axi_a_BREADY_UNCONNECTED,
      m_axi_a_BRESP(1 downto 0) => B"00",
      m_axi_a_BUSER(0) => '0',
      m_axi_a_BVALID => '0',
      m_axi_a_RDATA(31 downto 0) => m_axi_a_RDATA(31 downto 0),
      m_axi_a_RID(0) => '0',
      m_axi_a_RLAST => m_axi_a_RLAST,
      m_axi_a_RREADY => m_axi_a_RREADY,
      m_axi_a_RRESP(1 downto 0) => B"00",
      m_axi_a_RUSER(0) => '0',
      m_axi_a_RVALID => m_axi_a_RVALID,
      m_axi_a_WDATA(31 downto 0) => NLW_inst_m_axi_a_WDATA_UNCONNECTED(31 downto 0),
      m_axi_a_WID(0) => NLW_inst_m_axi_a_WID_UNCONNECTED(0),
      m_axi_a_WLAST => NLW_inst_m_axi_a_WLAST_UNCONNECTED,
      m_axi_a_WREADY => '0',
      m_axi_a_WSTRB(3 downto 0) => NLW_inst_m_axi_a_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_a_WUSER(0) => NLW_inst_m_axi_a_WUSER_UNCONNECTED(0),
      m_axi_a_WVALID => NLW_inst_m_axi_a_WVALID_UNCONNECTED,
      m_axi_b_ARADDR(63 downto 2) => \^m_axi_b_araddr\(63 downto 2),
      m_axi_b_ARADDR(1 downto 0) => NLW_inst_m_axi_b_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_b_ARBURST(1 downto 0) => NLW_inst_m_axi_b_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_b_ARCACHE(3 downto 0) => NLW_inst_m_axi_b_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_b_ARID(0) => NLW_inst_m_axi_b_ARID_UNCONNECTED(0),
      m_axi_b_ARLEN(7 downto 4) => NLW_inst_m_axi_b_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_b_ARLEN(3 downto 0) => \^m_axi_b_arlen\(3 downto 0),
      m_axi_b_ARLOCK(1 downto 0) => NLW_inst_m_axi_b_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_b_ARPROT(2 downto 0) => NLW_inst_m_axi_b_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_b_ARQOS(3 downto 0) => NLW_inst_m_axi_b_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_ARREGION(3 downto 0) => NLW_inst_m_axi_b_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_b_ARSIZE(2 downto 0) => NLW_inst_m_axi_b_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_b_ARUSER(0) => NLW_inst_m_axi_b_ARUSER_UNCONNECTED(0),
      m_axi_b_ARVALID => m_axi_b_ARVALID,
      m_axi_b_AWADDR(63 downto 0) => NLW_inst_m_axi_b_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_b_AWBURST(1 downto 0) => NLW_inst_m_axi_b_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_b_AWCACHE(3 downto 0) => NLW_inst_m_axi_b_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_b_AWID(0) => NLW_inst_m_axi_b_AWID_UNCONNECTED(0),
      m_axi_b_AWLEN(7 downto 0) => NLW_inst_m_axi_b_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_b_AWLOCK(1 downto 0) => NLW_inst_m_axi_b_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_b_AWPROT(2 downto 0) => NLW_inst_m_axi_b_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_b_AWQOS(3 downto 0) => NLW_inst_m_axi_b_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_b_AWREADY => '0',
      m_axi_b_AWREGION(3 downto 0) => NLW_inst_m_axi_b_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_b_AWSIZE(2 downto 0) => NLW_inst_m_axi_b_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_b_AWUSER(0) => NLW_inst_m_axi_b_AWUSER_UNCONNECTED(0),
      m_axi_b_AWVALID => NLW_inst_m_axi_b_AWVALID_UNCONNECTED,
      m_axi_b_BID(0) => '0',
      m_axi_b_BREADY => NLW_inst_m_axi_b_BREADY_UNCONNECTED,
      m_axi_b_BRESP(1 downto 0) => B"00",
      m_axi_b_BUSER(0) => '0',
      m_axi_b_BVALID => '0',
      m_axi_b_RDATA(31 downto 0) => m_axi_b_RDATA(31 downto 0),
      m_axi_b_RID(0) => '0',
      m_axi_b_RLAST => m_axi_b_RLAST,
      m_axi_b_RREADY => m_axi_b_RREADY,
      m_axi_b_RRESP(1 downto 0) => B"00",
      m_axi_b_RUSER(0) => '0',
      m_axi_b_RVALID => m_axi_b_RVALID,
      m_axi_b_WDATA(31 downto 0) => NLW_inst_m_axi_b_WDATA_UNCONNECTED(31 downto 0),
      m_axi_b_WID(0) => NLW_inst_m_axi_b_WID_UNCONNECTED(0),
      m_axi_b_WLAST => NLW_inst_m_axi_b_WLAST_UNCONNECTED,
      m_axi_b_WREADY => '0',
      m_axi_b_WSTRB(3 downto 0) => NLW_inst_m_axi_b_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_b_WUSER(0) => NLW_inst_m_axi_b_WUSER_UNCONNECTED(0),
      m_axi_b_WVALID => NLW_inst_m_axi_b_WVALID_UNCONNECTED,
      m_axi_sum_ARADDR(63 downto 0) => NLW_inst_m_axi_sum_ARADDR_UNCONNECTED(63 downto 0),
      m_axi_sum_ARBURST(1 downto 0) => NLW_inst_m_axi_sum_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_sum_ARCACHE(3 downto 0) => NLW_inst_m_axi_sum_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_sum_ARID(0) => NLW_inst_m_axi_sum_ARID_UNCONNECTED(0),
      m_axi_sum_ARLEN(7 downto 0) => NLW_inst_m_axi_sum_ARLEN_UNCONNECTED(7 downto 0),
      m_axi_sum_ARLOCK(1 downto 0) => NLW_inst_m_axi_sum_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_sum_ARPROT(2 downto 0) => NLW_inst_m_axi_sum_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_sum_ARQOS(3 downto 0) => NLW_inst_m_axi_sum_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_sum_ARREADY => '0',
      m_axi_sum_ARREGION(3 downto 0) => NLW_inst_m_axi_sum_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_sum_ARSIZE(2 downto 0) => NLW_inst_m_axi_sum_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_sum_ARUSER(0) => NLW_inst_m_axi_sum_ARUSER_UNCONNECTED(0),
      m_axi_sum_ARVALID => NLW_inst_m_axi_sum_ARVALID_UNCONNECTED,
      m_axi_sum_AWADDR(63 downto 2) => \^m_axi_sum_awaddr\(63 downto 2),
      m_axi_sum_AWADDR(1 downto 0) => NLW_inst_m_axi_sum_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_sum_AWBURST(1 downto 0) => NLW_inst_m_axi_sum_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_sum_AWCACHE(3 downto 0) => NLW_inst_m_axi_sum_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_sum_AWID(0) => NLW_inst_m_axi_sum_AWID_UNCONNECTED(0),
      m_axi_sum_AWLEN(7 downto 4) => NLW_inst_m_axi_sum_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_sum_AWLEN(3 downto 0) => \^m_axi_sum_awlen\(3 downto 0),
      m_axi_sum_AWLOCK(1 downto 0) => NLW_inst_m_axi_sum_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_sum_AWPROT(2 downto 0) => NLW_inst_m_axi_sum_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_sum_AWQOS(3 downto 0) => NLW_inst_m_axi_sum_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_sum_AWREADY => m_axi_sum_AWREADY,
      m_axi_sum_AWREGION(3 downto 0) => NLW_inst_m_axi_sum_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_sum_AWSIZE(2 downto 0) => NLW_inst_m_axi_sum_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_sum_AWUSER(0) => NLW_inst_m_axi_sum_AWUSER_UNCONNECTED(0),
      m_axi_sum_AWVALID => m_axi_sum_AWVALID,
      m_axi_sum_BID(0) => '0',
      m_axi_sum_BREADY => m_axi_sum_BREADY,
      m_axi_sum_BRESP(1 downto 0) => B"00",
      m_axi_sum_BUSER(0) => '0',
      m_axi_sum_BVALID => m_axi_sum_BVALID,
      m_axi_sum_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sum_RID(0) => '0',
      m_axi_sum_RLAST => '0',
      m_axi_sum_RREADY => NLW_inst_m_axi_sum_RREADY_UNCONNECTED,
      m_axi_sum_RRESP(1 downto 0) => B"00",
      m_axi_sum_RUSER(0) => '0',
      m_axi_sum_RVALID => '0',
      m_axi_sum_WDATA(31 downto 0) => m_axi_sum_WDATA(31 downto 0),
      m_axi_sum_WID(0) => NLW_inst_m_axi_sum_WID_UNCONNECTED(0),
      m_axi_sum_WLAST => m_axi_sum_WLAST,
      m_axi_sum_WREADY => m_axi_sum_WREADY,
      m_axi_sum_WSTRB(3 downto 0) => m_axi_sum_WSTRB(3 downto 0),
      m_axi_sum_WUSER(0) => NLW_inst_m_axi_sum_WUSER_UNCONNECTED(0),
      m_axi_sum_WVALID => m_axi_sum_WVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 2) => s_axi_control_AWADDR(5 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
