

================================================================
== Vitis HLS Report for 'pass'
================================================================
* Date:           Fri Nov  8 21:38:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+----------+
        |                         |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pass_dataflow_fu_88  |pass_dataflow  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       6|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|    14771|   19859|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      74|    -|
|Register             |        -|     -|      138|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|    14909|   19939|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        1|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+------+------+-----+
    |         Instance        |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U          |control_s_axi  |        0|   0|   252|   424|    0|
    |p0_m_axi_U               |p0_m_axi       |        0|   0|  4567|  8001|    0|
    |p1_m_axi_U               |p1_m_axi       |        0|   0|  4567|  8001|    0|
    |grp_pass_dataflow_fu_88  |pass_dataflow  |        0|   0|  5385|  3433|    0|
    +-------------------------+---------------+---------+----+------+------+-----+
    |Total                    |               |        0|   0| 14771| 19859|    0|
    +-------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_pass_dataflow_fu_88_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_pass_dataflow_fu_88_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|   6|           3|           3|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  20|          4|    1|          4|
    |ap_done     |   9|          2|    1|          2|
    |p0_ARVALID  |   9|          2|    1|          2|
    |p0_RREADY   |   9|          2|    1|          2|
    |p1_AWVALID  |   9|          2|    1|          2|
    |p1_BREADY   |   9|          2|    1|          2|
    |p1_WVALID   |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  74|         16|    7|         16|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   3|   0|    3|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_rst_n_inv                                  |   1|   0|    1|          0|
    |ap_rst_reg_1                                  |   1|   0|    1|          0|
    |ap_rst_reg_2                                  |   1|   0|    1|          0|
    |ap_sync_reg_grp_pass_dataflow_fu_88_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_pass_dataflow_fu_88_ap_ready  |   1|   0|    1|          0|
    |grp_pass_dataflow_fu_88_ap_start_reg          |   1|   0|    1|          0|
    |input_r_read_reg_115                          |  64|   0|   64|          0|
    |output_r_read_reg_110                         |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 138|   0|  138|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|          pass|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|          pass|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|          pass|  return value|
|m_axi_p0_AWVALID       |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_AWREADY       |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_AWADDR        |  out|   64|          m_axi|            p0|       pointer|
|m_axi_p0_AWID          |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_AWLEN         |  out|    8|          m_axi|            p0|       pointer|
|m_axi_p0_AWSIZE        |  out|    3|          m_axi|            p0|       pointer|
|m_axi_p0_AWBURST       |  out|    2|          m_axi|            p0|       pointer|
|m_axi_p0_AWLOCK        |  out|    2|          m_axi|            p0|       pointer|
|m_axi_p0_AWCACHE       |  out|    4|          m_axi|            p0|       pointer|
|m_axi_p0_AWPROT        |  out|    3|          m_axi|            p0|       pointer|
|m_axi_p0_AWQOS         |  out|    4|          m_axi|            p0|       pointer|
|m_axi_p0_AWREGION      |  out|    4|          m_axi|            p0|       pointer|
|m_axi_p0_AWUSER        |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_WVALID        |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_WREADY        |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_WDATA         |  out|  512|          m_axi|            p0|       pointer|
|m_axi_p0_WSTRB         |  out|   64|          m_axi|            p0|       pointer|
|m_axi_p0_WLAST         |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_WID           |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_WUSER         |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_ARVALID       |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_ARREADY       |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_ARADDR        |  out|   64|          m_axi|            p0|       pointer|
|m_axi_p0_ARID          |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_ARLEN         |  out|    8|          m_axi|            p0|       pointer|
|m_axi_p0_ARSIZE        |  out|    3|          m_axi|            p0|       pointer|
|m_axi_p0_ARBURST       |  out|    2|          m_axi|            p0|       pointer|
|m_axi_p0_ARLOCK        |  out|    2|          m_axi|            p0|       pointer|
|m_axi_p0_ARCACHE       |  out|    4|          m_axi|            p0|       pointer|
|m_axi_p0_ARPROT        |  out|    3|          m_axi|            p0|       pointer|
|m_axi_p0_ARQOS         |  out|    4|          m_axi|            p0|       pointer|
|m_axi_p0_ARREGION      |  out|    4|          m_axi|            p0|       pointer|
|m_axi_p0_ARUSER        |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_RVALID        |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_RREADY        |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_RDATA         |   in|  512|          m_axi|            p0|       pointer|
|m_axi_p0_RLAST         |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_RID           |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_RUSER         |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_RRESP         |   in|    2|          m_axi|            p0|       pointer|
|m_axi_p0_BVALID        |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_BREADY        |  out|    1|          m_axi|            p0|       pointer|
|m_axi_p0_BRESP         |   in|    2|          m_axi|            p0|       pointer|
|m_axi_p0_BID           |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p0_BUSER         |   in|    1|          m_axi|            p0|       pointer|
|m_axi_p1_AWVALID       |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_AWREADY       |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_AWADDR        |  out|   64|          m_axi|            p1|       pointer|
|m_axi_p1_AWID          |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_AWLEN         |  out|    8|          m_axi|            p1|       pointer|
|m_axi_p1_AWSIZE        |  out|    3|          m_axi|            p1|       pointer|
|m_axi_p1_AWBURST       |  out|    2|          m_axi|            p1|       pointer|
|m_axi_p1_AWLOCK        |  out|    2|          m_axi|            p1|       pointer|
|m_axi_p1_AWCACHE       |  out|    4|          m_axi|            p1|       pointer|
|m_axi_p1_AWPROT        |  out|    3|          m_axi|            p1|       pointer|
|m_axi_p1_AWQOS         |  out|    4|          m_axi|            p1|       pointer|
|m_axi_p1_AWREGION      |  out|    4|          m_axi|            p1|       pointer|
|m_axi_p1_AWUSER        |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_WVALID        |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_WREADY        |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_WDATA         |  out|  512|          m_axi|            p1|       pointer|
|m_axi_p1_WSTRB         |  out|   64|          m_axi|            p1|       pointer|
|m_axi_p1_WLAST         |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_WID           |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_WUSER         |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_ARVALID       |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_ARREADY       |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_ARADDR        |  out|   64|          m_axi|            p1|       pointer|
|m_axi_p1_ARID          |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_ARLEN         |  out|    8|          m_axi|            p1|       pointer|
|m_axi_p1_ARSIZE        |  out|    3|          m_axi|            p1|       pointer|
|m_axi_p1_ARBURST       |  out|    2|          m_axi|            p1|       pointer|
|m_axi_p1_ARLOCK        |  out|    2|          m_axi|            p1|       pointer|
|m_axi_p1_ARCACHE       |  out|    4|          m_axi|            p1|       pointer|
|m_axi_p1_ARPROT        |  out|    3|          m_axi|            p1|       pointer|
|m_axi_p1_ARQOS         |  out|    4|          m_axi|            p1|       pointer|
|m_axi_p1_ARREGION      |  out|    4|          m_axi|            p1|       pointer|
|m_axi_p1_ARUSER        |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_RVALID        |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_RREADY        |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_RDATA         |   in|  512|          m_axi|            p1|       pointer|
|m_axi_p1_RLAST         |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_RID           |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_RUSER         |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_RRESP         |   in|    2|          m_axi|            p1|       pointer|
|m_axi_p1_BVALID        |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_BREADY        |  out|    1|          m_axi|            p1|       pointer|
|m_axi_p1_BRESP         |   in|    2|          m_axi|            p1|       pointer|
|m_axi_p1_BID           |   in|    1|          m_axi|            p1|       pointer|
|m_axi_p1_BUSER         |   in|    1|          m_axi|            p1|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%processDelay_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %processDelay" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:63]   --->   Operation 4 'read' 'processDelay_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%numInputs_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %numInputs" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:63]   --->   Operation 5 'read' 'numInputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:63]   --->   Operation 6 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:63]   --->   Operation 7 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 8 [2/2] (2.43ns)   --->   "%call_ln68 = call void @pass_dataflow, i512 %p0, i64 %input_r_read, i512 %p1, i64 %output_r_read, i32 %numInputs_read, i32 %processDelay_read" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:68]   --->   Operation 8 'call' 'call_ln68' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln61 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:61]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln61 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:61]   --->   Operation 10 'specinterface' 'specinterface_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %p0, void @empty_3, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %p0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %p1, void @empty_3, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_11, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %p1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numInputs"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numInputs, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numInputs, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %processDelay"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processDelay, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processDelay, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln68 = call void @pass_dataflow, i512 %p0, i64 %input_r_read, i512 %p1, i64 %output_r_read, i32 %numInputs_read, i32 %processDelay_read" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:68]   --->   Operation 26 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:69]   --->   Operation 27 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ p0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numInputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ processDelay]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
processDelay_read  (read         ) [ 0011]
numInputs_read     (read         ) [ 0011]
output_r_read      (read         ) [ 0011]
input_r_read       (read         ) [ 0011]
spectopmodule_ln61 (spectopmodule) [ 0000]
specinterface_ln61 (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
call_ln68          (call         ) [ 0000]
ret_ln69           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numInputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="processDelay">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processDelay"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_dataflow"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="processDelay_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="processDelay_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="numInputs_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numInputs_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_r_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_r_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_pass_dataflow_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="512" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="1"/>
<pin id="92" dir="0" index="3" bw="512" slack="0"/>
<pin id="93" dir="0" index="4" bw="64" slack="1"/>
<pin id="94" dir="0" index="5" bw="32" slack="1"/>
<pin id="95" dir="0" index="6" bw="32" slack="1"/>
<pin id="96" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="processDelay_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="processDelay_read "/>
</bind>
</comp>

<comp id="105" class="1005" name="numInputs_read_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numInputs_read "/>
</bind>
</comp>

<comp id="110" class="1005" name="output_r_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="115" class="1005" name="input_r_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="103"><net_src comp="64" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="88" pin=6"/></net>

<net id="108"><net_src comp="70" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="113"><net_src comp="76" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="118"><net_src comp="82" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p1 | {2 3 }
 - Input state : 
	Port: pass : p0 | {2 3 }
	Port: pass : input_r | {1 }
	Port: pass : output_r | {1 }
	Port: pass : numInputs | {1 }
	Port: pass : processDelay | {1 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   |    grp_pass_dataflow_fu_88   |  2.709  |   6464  |   927   |
|----------|------------------------------|---------|---------|---------|
|          | processDelay_read_read_fu_64 |    0    |    0    |    0    |
|   read   |   numInputs_read_read_fu_70  |    0    |    0    |    0    |
|          |   output_r_read_read_fu_76   |    0    |    0    |    0    |
|          |    input_r_read_read_fu_82   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  2.709  |   6464  |   927   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   input_r_read_reg_115  |   64   |
|  numInputs_read_reg_105 |   32   |
|  output_r_read_reg_110  |   64   |
|processDelay_read_reg_100|   32   |
+-------------------------+--------+
|          Total          |   192  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |  6464  |   927  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  6656  |   927  |
+-----------+--------+--------+--------+
