AArch64 MP.FR+cachesyncisb+dmb.sy
"CacheSyncIsbdWW Iffe DMB.SYdRR Fre"
Cycle=Fre CacheSyncIsbdWW Iffe DMB.SYdRR
Relax=Iffe
Safe=Fre DMB.SYdRR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr
Orig=CacheSyncIsbdWW Iffe DMB.SYdRR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself04;
1:X2=x;
}
 P0          | P1          ;
 STR W0,[X1] | Lself04:    ;
 DC CVAU,X3  | B L00       ;
 DSB ISH     | MOV W0,#2   ;
 IC IVAU,X3  | B L01       ;
 DSB ISH     | L00:        ;
 ISB         | MOV W0,#1   ;
 STR W2,[X3] | L01:        ;
             | DMB SY      ;
             | LDR W1,[X2] ;
exists
(1:X0=0x2 /\ 1:X1=0x0)
