module buffor(
    input logic clk,
    input logic rst,
    input logic [11:0]xpos,
    input logic [11:0]ypos,
    
    output logic [11:0]xpos_bf1,
    output logic [11:0]ypos_bf1
);
    always_ff @(posedge clk) begin
        if (rst) begin
            xpos_bf <= '0;
            ypos_bf <= '0;
        end else begin
            xpos_bf <= xpos;
            ypos_bf <= ypos;
        end
    end

endmodule