Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/myCO/p5/tb_isim_beh.exe -prj E:/myCO/p5/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "E:/myCO/p5/pc.v" into library work
Analyzing Verilog file "E:/myCO/p5/mux.v" into library work
Analyzing Verilog file "E:/myCO/p5/IM.v" into library work
Analyzing Verilog file "E:/myCO/p5/grf.v" into library work
Analyzing Verilog file "E:/myCO/p5/EXT.v" into library work
Analyzing Verilog file "E:/myCO/p5/DM.v" into library work
Analyzing Verilog file "E:/myCO/p5/DASM.v" into library work
Analyzing Verilog file "E:/myCO/p5/control.v" into library work
Analyzing Verilog file "E:/myCO/p5/CMP.v" into library work
Analyzing Verilog file "E:/myCO/p5/ALU.v" into library work
Analyzing Verilog file "E:/myCO/p5/Memory.v" into library work
Analyzing Verilog file "E:/myCO/p5/Instruction_Fetch.v" into library work
Analyzing Verilog file "E:/myCO/p5/Execute.v" into library work
Analyzing Verilog file "E:/myCO/p5/Decode_RegisterRead.v" into library work
Analyzing Verilog file "E:/myCO/p5/mips.v" into library work
Analyzing Verilog file "E:/myCO/p5/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/myCO/p5/Execute.v" Line 135: Port s is not connected to this instance
Completed static elaboration
Compiling module pc
Compiling module IM
Compiling module DASM
Compiling module Instruction_Fetch
Compiling module ctrl
Compiling module GRF
Compiling module EXT
Compiling module CMP
Compiling module mux3_32
Compiling module Decode_RegisterRead
Compiling module mux2_32
Compiling module mux3_5
Compiling module ALU
Compiling module Execute
Compiling module DM
Compiling module Memory
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 19 Verilog Units
Built simulation executable E:/myCO/p5/tb_isim_beh.exe
Fuse Memory Usage: 33540 KB
Fuse CPU Usage: 468 ms
