#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Mar 10 19:42:24 2024
# Process ID: 12888
# Current directory: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24528 C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.xpr
# Log file: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/vivado.log
# Journal file: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze\vivado.jou
# Running On: Laptop-Ben-T, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 14887 MB
#-----------------------------------------------------------
start_gui
open_project C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/djdor/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3532-Blue/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_synth_1' of run 'background_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_synth_1' of run 'background_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_synth_1' of run 'sprite63x63_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_synth_1' of run 'sprite63x63_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_synth_1' of run 'sprite31x31_2_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_synth_1' of run 'sprite31x31_2_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_synth_1' of run 'Sprite15x15_1_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_synth_1' of run 'Sprite15x15_1_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_synth_1' of run 'PmodIPs_clk_wiz_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_synth_1' of run 'PmodIPs_clk_wiz_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_synth_1' of run 'PmodIPs_microblaze_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_synth_1' of run 'PmodIPs_microblaze_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_synth_1' of run 'PmodIPs_dlmb_v10_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_synth_1' of run 'PmodIPs_dlmb_v10_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_synth_1' of run 'PmodIPs_ilmb_v10_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_synth_1' of run 'PmodIPs_ilmb_v10_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_synth_1' of run 'PmodIPs_dlmb_bram_if_cntlr_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_synth_1' of run 'PmodIPs_dlmb_bram_if_cntlr_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_synth_1' of run 'PmodIPs_ilmb_bram_if_cntlr_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_synth_1' of run 'PmodIPs_ilmb_bram_if_cntlr_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_synth_1' of run 'PmodIPs_lmb_bram_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_synth_1' of run 'PmodIPs_lmb_bram_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_synth_1' of run 'PmodIPs_mdm_1_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_synth_1' of run 'PmodIPs_mdm_1_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_synth_1' of run 'PmodIPs_rst_clk_wiz_0_100M_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_synth_1' of run 'PmodIPs_rst_clk_wiz_0_100M_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_synth_1' of run 'PmodIPs_axi_uartlite_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_synth_1' of run 'PmodIPs_axi_uartlite_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_synth_1' of run 'PmodIPs_xbar_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_synth_1' of run 'PmodIPs_xbar_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_synth_1' of run 'PmodIPs_axi_gpio_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_synth_1' of run 'PmodIPs_axi_gpio_0_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_synth_1' of run 'PmodIPs_IO_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_synth_1' of run 'PmodIPs_IO_0_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_synth_1' of run 'clk_wiz_2_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_synth_1' of run 'clk_wiz_2_synth_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_impl_1' of run 'background_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_impl_1' of run 'background_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/background_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_impl_1' of run 'sprite63x63_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_impl_1' of run 'sprite63x63_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite63x63_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_impl_1' of run 'sprite31x31_2_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_impl_1' of run 'sprite31x31_2_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/sprite31x31_2_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_impl_1' of run 'Sprite15x15_1_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_impl_1' of run 'Sprite15x15_1_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/Sprite15x15_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_impl_1' of run 'PmodIPs_clk_wiz_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_impl_1' of run 'PmodIPs_clk_wiz_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_clk_wiz_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_impl_1' of run 'PmodIPs_microblaze_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_impl_1' of run 'PmodIPs_microblaze_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_microblaze_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_impl_1' of run 'PmodIPs_dlmb_v10_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_impl_1' of run 'PmodIPs_dlmb_v10_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_v10_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_impl_1' of run 'PmodIPs_ilmb_v10_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_impl_1' of run 'PmodIPs_ilmb_v10_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_v10_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_impl_1' of run 'PmodIPs_dlmb_bram_if_cntlr_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_impl_1' of run 'PmodIPs_dlmb_bram_if_cntlr_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_dlmb_bram_if_cntlr_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_impl_1' of run 'PmodIPs_ilmb_bram_if_cntlr_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_impl_1' of run 'PmodIPs_ilmb_bram_if_cntlr_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_ilmb_bram_if_cntlr_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_impl_1' of run 'PmodIPs_lmb_bram_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_impl_1' of run 'PmodIPs_lmb_bram_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_lmb_bram_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_impl_1' of run 'PmodIPs_mdm_1_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_impl_1' of run 'PmodIPs_mdm_1_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_mdm_1_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_impl_1' of run 'PmodIPs_rst_clk_wiz_0_100M_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_impl_1' of run 'PmodIPs_rst_clk_wiz_0_100M_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_rst_clk_wiz_0_100M_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_impl_1' of run 'PmodIPs_axi_uartlite_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_impl_1' of run 'PmodIPs_axi_uartlite_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_uartlite_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_impl_1' of run 'PmodIPs_xbar_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_impl_1' of run 'PmodIPs_xbar_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_impl_1' of run 'PmodIPs_axi_gpio_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_impl_1' of run 'PmodIPs_axi_gpio_0_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_axi_gpio_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_impl_1' of run 'PmodIPs_IO_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_impl_1' of run 'PmodIPs_IO_0_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/PmodIPs_IO_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_impl_1' of run 'clk_wiz_2_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../../../Downloads/eindopdracht/VideoKaartMicroBlaze.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_impl_1' of run 'clk_wiz_2_impl_1' is not writable, setting it to default location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/clk_wiz_2_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1572.441 ; gain = 220.285
update_compile_order -fileset sources_1
reset_run background_synth_1
launch_runs background_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'background'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: background
[Sun Mar 10 19:43:52 2024] Launched background_synth_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/background_synth_1/runme.log
wait_on_run background_synth_1
[Sun Mar 10 19:43:53 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:43:58 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:44:03 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:44:08 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:44:18 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:44:28 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:44:38 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:44:49 2024] Waiting for background_synth_1 to finish...
[Sun Mar 10 19:45:09 2024] Waiting for background_synth_1 to finish...

*** Running vivado
    with args -log background.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source background.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source background.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.062 ; gain = 185.105
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: background
Command: synth_design -top background -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.969 ; gain = 440.551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'background' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/synth/background.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: background.mif - type: string 
	Parameter C_INIT_FILE bound to: background.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: SR - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 480 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 480 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 480 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 480 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.5432 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_7' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_7' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/synth/background.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'background' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/synth/background.vhd:69]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[35] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[34] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[33] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[32] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[31] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[30] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[29] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[28] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[27] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[26] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[25] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[24] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[23] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[22] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[21] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[20] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[19] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[18] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[17] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[16] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[15] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[14] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[13] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[12] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[11] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[10] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[9] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[35] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[34] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[33] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[32] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[31] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[30] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[29] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[28] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[27] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[26] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[25] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[24] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[23] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[22] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[21] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[20] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[19] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[18] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[17] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[16] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[15] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[14] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[13] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1653.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/background_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/background_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/background_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/background_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1653.828 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/background_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_7 | inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT4     |     1|
|3     |RAMB18E1 |     1|
|4     |SRL16E   |     1|
|5     |FDRE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.828 ; gain = 786.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.828 ; gain = 786.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1653.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 59361287
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1653.828 ; gain = 1175.738
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1653.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/background_synth_1/background.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1653.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/background_synth_1/background.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file background_utilization_synth.rpt -pb background_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 19:45:05 2024...
[Sun Mar 10 19:45:09 2024] background_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1633.570 ; gain = 0.000
reset_run Sprite15x15_1_synth_1
launch_runs Sprite15x15_1_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sprite15x15_1
[Sun Mar 10 19:45:10 2024] Launched Sprite15x15_1_synth_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/Sprite15x15_1_synth_1/runme.log
wait_on_run Sprite15x15_1_synth_1
[Sun Mar 10 19:45:10 2024] Waiting for Sprite15x15_1_synth_1 to finish...
[Sun Mar 10 19:45:16 2024] Waiting for Sprite15x15_1_synth_1 to finish...
[Sun Mar 10 19:45:21 2024] Waiting for Sprite15x15_1_synth_1 to finish...
[Sun Mar 10 19:45:26 2024] Waiting for Sprite15x15_1_synth_1 to finish...
[Sun Mar 10 19:45:36 2024] Waiting for Sprite15x15_1_synth_1 to finish...
[Sun Mar 10 19:45:46 2024] Waiting for Sprite15x15_1_synth_1 to finish...
[Sun Mar 10 19:45:57 2024] Waiting for Sprite15x15_1_synth_1 to finish...
[Sun Mar 10 19:46:07 2024] Waiting for Sprite15x15_1_synth_1 to finish...

*** Running vivado
    with args -log Sprite15x15_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sprite15x15_1.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Sprite15x15_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.996 ; gain = 185.324
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sprite15x15_1
Command: synth_design -top Sprite15x15_1 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15176
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.707 ; gain = 439.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Sprite15x15_1' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/synth/Sprite15x15_1.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Sprite15x15_1.mif - type: string 
	Parameter C_INIT_FILE bound to: Sprite15x15_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: SR - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 13500 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 13500 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 13500 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 13500 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 2 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.662334 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_7' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_7' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/synth/Sprite15x15_1.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'Sprite15x15_1' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/synth/Sprite15x15_1.vhd:69]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[13] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[12] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1677.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/Sprite15x15_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/Sprite15x15_1_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/Sprite15x15_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/Sprite15x15_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1677.012 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/Sprite15x15_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_7 | inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    12|
|3     |LUT4     |    11|
|4     |MUXF7    |     9|
|5     |RAMB18E1 |     2|
|7     |RAMB36E1 |     4|
|10    |SRL16E   |     1|
|11    |FDRE     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 173 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1677.012 ; gain = 807.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.012 ; gain = 807.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1677.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: fe0b3229
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1677.012 ; gain = 1198.391
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1677.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/Sprite15x15_1_synth_1/Sprite15x15_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1677.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/Sprite15x15_1_synth_1/Sprite15x15_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Sprite15x15_1_utilization_synth.rpt -pb Sprite15x15_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 19:46:17 2024...
[Sun Mar 10 19:46:22 2024] Sprite15x15_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:12 . Memory (MB): peak = 1633.570 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Videokaart_full
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.895 ; gain = 468.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Videokaart_full' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:44]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff0' of component 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:156]
INFO: [Synth 8-638] synthesizing module 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF0' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Dflipflop' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF1' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:51]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF2' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'threeFlipFlop' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff1' of component 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:157]
INFO: [Synth 8-3491] module 'clk_wiz_2' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/clk_wiz_2_stub.vhdl:6' bound to instance 'z0' of component 'clk_wiz_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:158]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/clk_wiz_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'InterfaceController' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:34' bound to instance 'z1' of component 'InterfaceController' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:159]
INFO: [Synth 8-638] synthesizing module 'InterfaceController' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'InterfaceController' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-3491] module 'PmodIPs_wrapper' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:15' bound to instance 'z2' of component 'PmodIPs_wrapper' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:161]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_wrapper' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'PmodIPs' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2158' bound to instance 'PmodIPs_i' of component 'PmodIPs' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:52]
INFO: [Synth 8-638] synthesizing module 'PmodIPs' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2180]
INFO: [Synth 8-3491] module 'PmodIPs_axi_gpio_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_gpio_0_0_stub.vhdl:6' bound to instance 'IO' of component 'PmodIPs_axi_gpio_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2563]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_axi_gpio_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'PmodIPs_IO_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_IO_0_stub.vhdl:6' bound to instance 'IO1' of component 'PmodIPs_IO_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2587]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_IO_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_IO_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_xlslice_0_3' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53' bound to instance 'addr_out_RnM' of component 'PmodIPs_xlslice_0_3' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2610]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlslice_0_3' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlslice_0_3' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_axi_uartlite_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'PmodIPs_axi_uartlite_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2615]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_axi_uartlite_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_uartlite_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'PmodIPs_clk_wiz_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'PmodIPs_clk_wiz_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2640]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_clk_wiz_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'PmodIPs_xlslice_0_2' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53' bound to instance 'ena_RnM' of component 'PmodIPs_xlslice_0_2' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2647]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlslice_0_2' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlslice_0_2' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_mdm_1_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'PmodIPs_mdm_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2652]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_mdm_1_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_mdm_1_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'PmodIPs_microblaze_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_microblaze_0_0_stub.vhdl:6' bound to instance 'microblaze_0' of component 'PmodIPs_microblaze_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_microblaze_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_microblaze_0_0_stub.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_microblaze_0_axi_periph_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TR3C8Y' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TR3C8Y' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_TSIA9T' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_TSIA9T' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:159]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_FR2L8L' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_FR2L8L' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:264]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1H3QERQ' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1H3QERQ' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:371]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18DN5E5' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18DN5E5' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:476]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_TWJTY6' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1145]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_TWJTY6' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1145]
INFO: [Synth 8-3491] module 'PmodIPs_xbar_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'PmodIPs_xbar_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1970]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_xbar_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_xbar_0_stub.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs_microblaze_0_axi_periph_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_M6WY8Y' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:566]
INFO: [Synth 8-3491] module 'PmodIPs_dlmb_bram_if_cntlr_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'PmodIPs_dlmb_bram_if_cntlr_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:780]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_dlmb_bram_if_cntlr_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_dlmb_v10_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'PmodIPs_dlmb_v10_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:834]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_dlmb_v10_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'PmodIPs_ilmb_bram_if_cntlr_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'PmodIPs_ilmb_bram_if_cntlr_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:862]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_ilmb_bram_if_cntlr_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_ilmb_v10_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'PmodIPs_ilmb_v10_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:916]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_ilmb_v10_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'PmodIPs_lmb_bram_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'PmodIPs_lmb_bram_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:944]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_lmb_bram_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_lmb_bram_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_M6WY8Y' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:566]
INFO: [Synth 8-3491] module 'PmodIPs_rst_clk_wiz_0_100M_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_rst_clk_wiz_0_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_0_100M' of component 'PmodIPs_rst_clk_wiz_0_100M_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_rst_clk_wiz_0_100M_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_rst_clk_wiz_0_100M_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'PmodIPs_xlconcat_0_0' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53' bound to instance 'xlconcat_0' of component 'PmodIPs_xlconcat_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2882]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlconcat_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlconcat_0_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_xlconcat_1_0' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53' bound to instance 'xlconcat_1' of component 'PmodIPs_xlconcat_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2890]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlconcat_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlconcat_1_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs_wrapper' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'Sprite15x15_1' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/Sprite15x15_1_stub.vhdl:6' bound to instance 'z3' of component 'sprite15x15_1' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Sprite15x15_1' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/Sprite15x15_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sprite31x31_2' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite31x31_2_stub.vhdl:6' bound to instance 'z5' of component 'sprite31x31_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:165]
INFO: [Synth 8-638] synthesizing module 'sprite31x31_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite31x31_2_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sprite63x63' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite63x63_stub.vhdl:6' bound to instance 'z6' of component 'sprite63x63' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:166]
INFO: [Synth 8-638] synthesizing module 'sprite63x63' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite63x63_stub.vhdl:17]
INFO: [Synth 8-3491] module 'background' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/background_stub.vhdl:6' bound to instance 'z7' of component 'background' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:167]
INFO: [Synth 8-638] synthesizing module 'background' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/background_stub.vhdl:17]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:20' bound to instance 'z8' of component 'VGA' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:168]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Videokaart_full' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:44]
WARNING: [Synth 8-3917] design Videokaart_full has port datareadyout driven by constant 1
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2546.102 ; gain = 584.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2546.102 ; gain = 584.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2546.102 ; gain = 584.617
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'z0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/Sprite15x15_1.dcp' for cell 'z3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/sprite31x31_2/sprite31x31_2.dcp' for cell 'z5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/sprite63x63/sprite63x63.dcp' for cell 'z6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/background.dcp' for cell 'z7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.dcp' for cell 'z2/PmodIPs_i/IO'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.dcp' for cell 'z2/PmodIPs_i/IO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.dcp' for cell 'z2/PmodIPs_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.dcp' for cell 'z2/PmodIPs_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.dcp' for cell 'z2/PmodIPs_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.dcp' for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xbar_0/PmodIPs_xbar_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_dlmb_bram_if_cntlr_0/PmodIPs_dlmb_bram_if_cntlr_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_dlmb_v10_0/PmodIPs_dlmb_v10_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_ilmb_bram_if_cntlr_0/PmodIPs_ilmb_bram_if_cntlr_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_ilmb_v10_0/PmodIPs_ilmb_v10_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_lmb_bram_0/PmodIPs_lmb_bram_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2577.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance z2/PmodIPs_i/clk_wiz_0/inst/clkin1_ibufg. Found overlapping instances within the shape: z0/inst/clkin1_ibufg and z2/PmodIPs_i/clk_wiz_0/inst/clkin1_ibufg.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port clk_in can not be placed on PACKAGE_PIN W5 because the PACKAGE_PIN is occupied by port clk_in. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc:3]
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'z0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'z0/inst'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'z0/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:53]
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'z0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
Finished Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2647.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2734.004 ; gain = 772.520
129 Infos, 102 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2734.004 ; gain = 1100.434
open_bd_design {C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd}
Reading block design file <C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - IO
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ena
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - addr_out
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - IO1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Successfully read diagram <PmodIPs> from block design file <C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2785.129 ; gain = 19.840
open_bd_design {C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd}
open_bd_design {C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd}
delete_bd_objs [get_bd_nets sys_clock_1]
delete_bd_objs [get_bd_ports sys_clock]
create_bd_port -dir I -type clk -freq_hz 100000000 clk100
connect_bd_net [get_bd_ports clk100] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {40} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_ports clk_out] [get_bd_pins clk_wiz_0/clk_out2]
reset_run PmodIPs_clk_wiz_0_0_synth_1
launch_runs PmodIPs_clk_wiz_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PmodIPs_clk_wiz_0_0
[Sun Mar 10 19:58:08 2024] Launched PmodIPs_clk_wiz_0_0_synth_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/PmodIPs_clk_wiz_0_0_synth_1/runme.log
wait_on_run PmodIPs_clk_wiz_0_0_synth_1
[Sun Mar 10 19:58:08 2024] Waiting for PmodIPs_clk_wiz_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Sun Mar 10 19:58:13 2024] Waiting for PmodIPs_clk_wiz_0_0_synth_1 to finish...
[Sun Mar 10 19:58:13 2024] Interrupt received

*** Running vivado
    with args -log PmodIPs_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodIPs_clk_wiz_0_0.tcl

wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2894.766 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
wait_on_run PmodIPs_clk_wiz_0_0_synth_1
[Sun Mar 10 19:58:38 2024] Waiting for PmodIPs_clk_wiz_0_0_synth_1 to finish...
[Sun Mar 10 19:58:43 2024] Waiting for PmodIPs_clk_wiz_0_0_synth_1 to finish...
[Sun Mar 10 19:58:48 2024] Waiting for PmodIPs_clk_wiz_0_0_synth_1 to finish...
[Sun Mar 10 19:58:53 2024] Waiting for PmodIPs_clk_wiz_0_0_synth_1 to finish...

*** Running vivado
    with args -log PmodIPs_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodIPs_clk_wiz_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source PmodIPs_clk_wiz_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 462.188 ; gain = 181.090
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PmodIPs_clk_wiz_0_0
Command: synth_design -top PmodIPs_clk_wiz_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.766 ; gain = 438.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_clk_wiz_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_clk_wiz_0_0_clk_wiz' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_clk_wiz_0_0_clk_wiz' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_clk_wiz_0_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.v:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodIPs_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodIPs_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/PmodIPs_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/PmodIPs_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1419.828 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/PmodIPs_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.828 ; gain = 549.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.828 ; gain = 549.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: d95702fe
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1427.027 ; gain = 949.434
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/PmodIPs_clk_wiz_0_0_synth_1/PmodIPs_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PmodIPs_clk_wiz_0_0, cache-ID = 8aa7d0c8bf62f1e0
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1427.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/PmodIPs_clk_wiz_0_0_synth_1/PmodIPs_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodIPs_clk_wiz_0_0_utilization_synth.rpt -pb PmodIPs_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 19:58:56 2024...
[Sun Mar 10 19:58:59 2024] PmodIPs_clk_wiz_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2894.766 ; gain = 0.000
generate_target all [get_files C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /microblaze_0_axi_periph/xbar/M02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /microblaze_0_axi_periph/xbar/M04_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\bd\PmodIPs\PmodIPs.bd> 
Wrote  : <C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/ui/bd_ddfcada.ui> 
VHDL Output written to : c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd
VHDL Output written to : c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/sim/PmodIPs.vhd
VHDL Output written to : c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hw_handoff/PmodIPs.hwh
Generated Hardware Definition File c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.734 ; gain = 3.969
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3035.176 ; gain = 136.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Videokaart_full' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:44]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff0' of component 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:156]
INFO: [Synth 8-638] synthesizing module 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF0' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Dflipflop' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF1' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:51]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF2' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'threeFlipFlop' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff1' of component 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:157]
INFO: [Synth 8-3491] module 'InterfaceController' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:34' bound to instance 'z1' of component 'InterfaceController' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:159]
INFO: [Synth 8-638] synthesizing module 'InterfaceController' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'InterfaceController' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-3491] module 'PmodIPs_wrapper' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:15' bound to instance 'z2' of component 'PmodIPs_wrapper' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:161]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_wrapper' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'PmodIPs' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2158' bound to instance 'PmodIPs_i' of component 'PmodIPs' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:52]
INFO: [Synth 8-638] synthesizing module 'PmodIPs' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2180]
INFO: [Synth 8-3491] module 'PmodIPs_axi_gpio_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_gpio_0_0_stub.vhdl:6' bound to instance 'IO' of component 'PmodIPs_axi_gpio_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2565]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_axi_gpio_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'PmodIPs_IO_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_IO_0_stub.vhdl:6' bound to instance 'IO1' of component 'PmodIPs_IO_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2589]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_IO_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_IO_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_xlslice_0_3' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53' bound to instance 'addr_out_RnM' of component 'PmodIPs_xlslice_0_3' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2612]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlslice_0_3' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlslice_0_3' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_axi_uartlite_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'PmodIPs_axi_uartlite_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2617]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_axi_uartlite_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_uartlite_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'PmodIPs_clk_wiz_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'PmodIPs_clk_wiz_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2642]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_clk_wiz_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'PmodIPs_xlslice_0_2' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53' bound to instance 'ena_RnM' of component 'PmodIPs_xlslice_0_2' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2650]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlslice_0_2' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlslice_0_2' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_mdm_1_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'PmodIPs_mdm_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2655]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_mdm_1_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_mdm_1_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'PmodIPs_microblaze_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_microblaze_0_0_stub.vhdl:6' bound to instance 'microblaze_0' of component 'PmodIPs_microblaze_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_microblaze_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_microblaze_0_0_stub.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_microblaze_0_axi_periph_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TR3C8Y' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TR3C8Y' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_TSIA9T' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_TSIA9T' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:159]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_FR2L8L' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_FR2L8L' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:264]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1H3QERQ' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1H3QERQ' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:371]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18DN5E5' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18DN5E5' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:476]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_TWJTY6' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1145]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_TWJTY6' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1145]
INFO: [Synth 8-3491] module 'PmodIPs_xbar_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'PmodIPs_xbar_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1970]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_xbar_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_xbar_0_stub.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs_microblaze_0_axi_periph_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_M6WY8Y' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:566]
INFO: [Synth 8-3491] module 'PmodIPs_dlmb_bram_if_cntlr_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'PmodIPs_dlmb_bram_if_cntlr_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:780]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_dlmb_bram_if_cntlr_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_dlmb_v10_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'PmodIPs_dlmb_v10_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:834]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_dlmb_v10_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'PmodIPs_ilmb_bram_if_cntlr_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'PmodIPs_ilmb_bram_if_cntlr_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:862]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_ilmb_bram_if_cntlr_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_ilmb_v10_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'PmodIPs_ilmb_v10_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:916]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_ilmb_v10_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'PmodIPs_lmb_bram_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'PmodIPs_lmb_bram_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:944]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_lmb_bram_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_lmb_bram_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_M6WY8Y' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:566]
INFO: [Synth 8-3491] module 'PmodIPs_rst_clk_wiz_0_100M_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_rst_clk_wiz_0_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_0_100M' of component 'PmodIPs_rst_clk_wiz_0_100M_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2872]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_rst_clk_wiz_0_100M_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_rst_clk_wiz_0_100M_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'PmodIPs_xlconcat_0_0' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53' bound to instance 'xlconcat_0' of component 'PmodIPs_xlconcat_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2885]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlconcat_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlconcat_0_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_xlconcat_1_0' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53' bound to instance 'xlconcat_1' of component 'PmodIPs_xlconcat_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2893]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlconcat_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlconcat_1_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs_wrapper' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'Sprite15x15_1' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/Sprite15x15_1_stub.vhdl:6' bound to instance 'z3' of component 'sprite15x15_1' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Sprite15x15_1' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/Sprite15x15_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sprite31x31_2' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite31x31_2_stub.vhdl:6' bound to instance 'z5' of component 'sprite31x31_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:165]
INFO: [Synth 8-638] synthesizing module 'sprite31x31_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite31x31_2_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sprite63x63' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite63x63_stub.vhdl:6' bound to instance 'z6' of component 'sprite63x63' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:166]
INFO: [Synth 8-638] synthesizing module 'sprite63x63' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite63x63_stub.vhdl:17]
INFO: [Synth 8-3491] module 'background' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/background_stub.vhdl:6' bound to instance 'z7' of component 'background' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:167]
INFO: [Synth 8-638] synthesizing module 'background' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/background_stub.vhdl:17]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:20' bound to instance 'z8' of component 'VGA' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:168]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Videokaart_full' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:44]
WARNING: [Synth 8-3848] Net clk100 in module/entity Videokaart_full does not have driver. [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:153]
WARNING: [Synth 8-3917] design Videokaart_full has port datareadyout driven by constant 1
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3148.348 ; gain = 249.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3168.270 ; gain = 269.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3168.270 ; gain = 269.535
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/Sprite15x15_1.dcp' for cell 'z3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/sprite31x31_2/sprite31x31_2.dcp' for cell 'z5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/sprite63x63/sprite63x63.dcp' for cell 'z6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/background.dcp' for cell 'z7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.dcp' for cell 'z2/PmodIPs_i/IO'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.dcp' for cell 'z2/PmodIPs_i/IO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.dcp' for cell 'z2/PmodIPs_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.dcp' for cell 'z2/PmodIPs_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.dcp' for cell 'z2/PmodIPs_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.dcp' for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xbar_0/PmodIPs_xbar_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_dlmb_bram_if_cntlr_0/PmodIPs_dlmb_bram_if_cntlr_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_dlmb_v10_0/PmodIPs_dlmb_v10_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_ilmb_bram_if_cntlr_0/PmodIPs_ilmb_bram_if_cntlr_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_ilmb_v10_0/PmodIPs_ilmb_v10_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_lmb_bram_0/PmodIPs_lmb_bram_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 3191.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
Finished Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3639.789 ; gain = 741.055
place_ports clk_in W5
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/synth_1/Videokaart_full.dcp with file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/synth_1/Videokaart_full.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 10 20:02:33 2024] Launched synth_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/synth_1/runme.log
[Sun Mar 10 20:02:33 2024] Launched impl_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
open_hw_manager
open_bd_design {C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd}
open_bd_design {C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd}
write_hw_platform -fixed -include_bit -force -file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/Videokaart_full_MB.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/Videokaart_full_MB.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/Videokaart_full_MB.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 2 seconds
open_bd_design {C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'clk100' is not declared [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:156]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:173]
INFO: [Synth 8-10443] VHDL file 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd' is ignored due to errors
INFO: [Synth 8-638] synthesizing module 'Videokaart_full' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Videokaart_full' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3718.945 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'clk_in' is not declared [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:162]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:173]
INFO: [Synth 8-10443] VHDL file 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd' is ignored due to errors
INFO: [Synth 8-638] synthesizing module 'Videokaart_full' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Videokaart_full' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3718.945 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Videokaart_full' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:44]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff0' of component 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:156]
INFO: [Synth 8-638] synthesizing module 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF0' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Dflipflop' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF1' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:51]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF2' of component 'Dflipflop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'threeFlipFlop' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff1' of component 'threeFlipFlop' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:157]
INFO: [Synth 8-3491] module 'InterfaceController' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:34' bound to instance 'z1' of component 'InterfaceController' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:159]
INFO: [Synth 8-638] synthesizing module 'InterfaceController' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'InterfaceController' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-3491] module 'PmodIPs_wrapper' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:15' bound to instance 'z2' of component 'PmodIPs_wrapper' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:161]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_wrapper' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'PmodIPs' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2158' bound to instance 'PmodIPs_i' of component 'PmodIPs' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:52]
INFO: [Synth 8-638] synthesizing module 'PmodIPs' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2180]
INFO: [Synth 8-3491] module 'PmodIPs_axi_gpio_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_gpio_0_0_stub.vhdl:6' bound to instance 'IO' of component 'PmodIPs_axi_gpio_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2565]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_axi_gpio_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'PmodIPs_IO_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_IO_0_stub.vhdl:6' bound to instance 'IO1' of component 'PmodIPs_IO_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2589]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_IO_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_IO_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_xlslice_0_3' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53' bound to instance 'addr_out_RnM' of component 'PmodIPs_xlslice_0_3' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2612]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlslice_0_3' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlslice_0_3' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_3/synth/PmodIPs_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_axi_uartlite_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'PmodIPs_axi_uartlite_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2617]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_axi_uartlite_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_axi_uartlite_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'PmodIPs_clk_wiz_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'PmodIPs_clk_wiz_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2642]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_clk_wiz_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'PmodIPs_xlslice_0_2' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53' bound to instance 'ena_RnM' of component 'PmodIPs_xlslice_0_2' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2650]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlslice_0_2' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_3_xlslice__parameterized0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlslice_0_2' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlslice_0_2/synth/PmodIPs_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_mdm_1_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'PmodIPs_mdm_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2655]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_mdm_1_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_mdm_1_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'PmodIPs_microblaze_0_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_microblaze_0_0_stub.vhdl:6' bound to instance 'microblaze_0' of component 'PmodIPs_microblaze_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_microblaze_0_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_microblaze_0_0_stub.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_microblaze_0_axi_periph_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TR3C8Y' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TR3C8Y' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_TSIA9T' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_TSIA9T' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:159]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_FR2L8L' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_FR2L8L' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:264]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1H3QERQ' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1H3QERQ' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:371]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18DN5E5' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18DN5E5' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:476]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_TWJTY6' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1145]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_TWJTY6' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1145]
INFO: [Synth 8-3491] module 'PmodIPs_xbar_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'PmodIPs_xbar_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1970]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_xbar_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_xbar_0_stub.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs_microblaze_0_axi_periph_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_M6WY8Y' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:566]
INFO: [Synth 8-3491] module 'PmodIPs_dlmb_bram_if_cntlr_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'PmodIPs_dlmb_bram_if_cntlr_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:780]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_dlmb_bram_if_cntlr_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_dlmb_v10_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'PmodIPs_dlmb_v10_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:834]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_dlmb_v10_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_dlmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'PmodIPs_ilmb_bram_if_cntlr_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'PmodIPs_ilmb_bram_if_cntlr_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:862]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_ilmb_bram_if_cntlr_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PmodIPs_ilmb_v10_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'PmodIPs_ilmb_v10_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:916]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_ilmb_v10_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_ilmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'PmodIPs_lmb_bram_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'PmodIPs_lmb_bram_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:944]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_lmb_bram_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_lmb_bram_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_M6WY8Y' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:566]
INFO: [Synth 8-3491] module 'PmodIPs_rst_clk_wiz_0_100M_0' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_rst_clk_wiz_0_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_0_100M' of component 'PmodIPs_rst_clk_wiz_0_100M_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2872]
INFO: [Synth 8-638] synthesizing module 'PmodIPs_rst_clk_wiz_0_100M_0' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/PmodIPs_rst_clk_wiz_0_100M_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'PmodIPs_xlconcat_0_0' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53' bound to instance 'xlconcat_0' of component 'PmodIPs_xlconcat_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2885]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlconcat_0_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlconcat_0_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_0_0/synth/PmodIPs_xlconcat_0_0.v:53]
INFO: [Synth 8-3491] module 'PmodIPs_xlconcat_1_0' declared at 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53' bound to instance 'xlconcat_1' of component 'PmodIPs_xlconcat_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2893]
INFO: [Synth 8-6157] synthesizing module 'PmodIPs_xlconcat_1_0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PmodIPs_xlconcat_1_0' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xlconcat_1_0/synth/PmodIPs_xlconcat_1_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs' (0#1) [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/synth/PmodIPs.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'PmodIPs_wrapper' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/hdl/PmodIPs_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'Sprite15x15_1' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/Sprite15x15_1_stub.vhdl:6' bound to instance 'z3' of component 'sprite15x15_1' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Sprite15x15_1' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/Sprite15x15_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sprite31x31_2' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite31x31_2_stub.vhdl:6' bound to instance 'z5' of component 'sprite31x31_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:165]
INFO: [Synth 8-638] synthesizing module 'sprite31x31_2' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite31x31_2_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sprite63x63' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite63x63_stub.vhdl:6' bound to instance 'z6' of component 'sprite63x63' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:166]
INFO: [Synth 8-638] synthesizing module 'sprite63x63' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/sprite63x63_stub.vhdl:17]
INFO: [Synth 8-3491] module 'background' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/background_stub.vhdl:6' bound to instance 'z7' of component 'background' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:167]
INFO: [Synth 8-638] synthesizing module 'background' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/realtime/background_stub.vhdl:17]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:20' bound to instance 'z8' of component 'VGA' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:168]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Videokaart_full' (0#1) [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/new/Videokaart_full.vhd:44]
WARNING: [Synth 8-3917] design Videokaart_full has port datareadyout driven by constant 1
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3718.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/Sprite15x15_1/Sprite15x15_1.dcp' for cell 'z3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/sprite31x31_2/sprite31x31_2.dcp' for cell 'z5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/sprite63x63/sprite63x63.dcp' for cell 'z6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/ip/background/background.dcp' for cell 'z7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.dcp' for cell 'z2/PmodIPs_i/IO'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.dcp' for cell 'z2/PmodIPs_i/IO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.dcp' for cell 'z2/PmodIPs_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.dcp' for cell 'z2/PmodIPs_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.dcp' for cell 'z2/PmodIPs_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.dcp' for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_xbar_0/PmodIPs_xbar_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_dlmb_bram_if_cntlr_0/PmodIPs_dlmb_bram_if_cntlr_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_dlmb_v10_0/PmodIPs_dlmb_v10_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_ilmb_bram_if_cntlr_0/PmodIPs_ilmb_bram_if_cntlr_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_ilmb_v10_0/PmodIPs_ilmb_v10_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_lmb_bram_0/PmodIPs_lmb_bram_0.dcp' for cell 'z2/PmodIPs_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 3718.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc:22]
Finished Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Videokaart_full_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3718.945 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/synth_1/Videokaart_full.dcp with file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/synth_1/Videokaart_full.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 10 21:41:57 2024] Launched synth_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/synth_1/runme.log
[Sun Mar 10 21:41:57 2024] Launched impl_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
place_ports clk100 W5
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_board.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc] for cell 'z2/PmodIPs_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc] for cell 'z2/PmodIPs_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/PmodIPs_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0_board.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc] for cell 'z2/PmodIPs_i/rst_clk_wiz_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/PmodIPs_rst_clk_wiz_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0_board.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/PmodIPs_axi_uartlite_0_0.xdc] for cell 'z2/PmodIPs_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0_board.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_axi_gpio_0_0/PmodIPs_axi_gpio_0_0.xdc] for cell 'z2/PmodIPs_i/IO/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0_board.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_IO_0/PmodIPs_IO_0.xdc] for cell 'z2/PmodIPs_i/IO1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
Finished Parsing XDC File [C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/constrs_1/new/Constr_videokaart.xdc]
Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
Finished Parsing XDC File [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc] for cell 'z2/PmodIPs_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_mdm_1_0/PmodIPs_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/utils_1/imports/synth_1/Videokaart_full.dcp with file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/synth_1/Videokaart_full.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 10 21:52:43 2024] Launched synth_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/synth_1/runme.log
[Sun Mar 10 21:52:43 2024] Launched impl_1...
Run output will be captured here: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 3718.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'z2/PmodIPs_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3718.945 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3782.109 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3782.109 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3782.109 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3782.109 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 3782.109 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 3782.109 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 3782.109 ; gain = 0.000
Generating merged BMM file for the design top 'Videokaart_full'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.gen/sources_1/bd/PmodIPs/ip/PmodIPs_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3782.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3847.656 ; gain = 128.711
write_hw_platform -fixed -include_bit -force -file C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/Videokaart_full_MB.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/Videokaart_full_MB.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/Videokaart_full_MB.xsa
current_design rtl_1
open_bd_design {C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/bd/PmodIPs/PmodIPs.bd}
archive_project C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze.xpr.zip -temp_dir C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/PrjAr/_X_'.
INFO: [IP_Flow 19-7005] Skipping external file c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/RetroGame/Background.coe
INFO: [IP_Flow 19-7005] Skipping external file c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/RetroGame/Background.coe
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/PrjAr/_X_/VideoKaartMicroBlaze.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'background_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'sprite63x63_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'sprite31x31_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'Sprite15x15_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_rst_clk_wiz_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_IO_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'background_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'sprite63x63_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'sprite31x31_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'Sprite15x15_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_rst_clk_wiz_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_IO_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_2_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_IO_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_IO_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Sprite15x15_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Sprite15x15_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'background'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'background'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sprite31x31_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sprite31x31_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sprite63x63'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sprite63x63'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 4186.508 ; gain = 1.293
ERROR: [Common 17-39] 'archive_project' failed due to earlier errors.
archive_project C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze_topversie.xpr.zip -temp_dir C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/PrjAr/_X_'.
INFO: [IP_Flow 19-7005] Skipping external file c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/RetroGame/Background.coe
INFO: [IP_Flow 19-7005] Skipping external file c:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/VideoKaartMicroBlaze.srcs/sources_1/imports/RetroGame/Background.coe
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze/.Xil/Vivado-12888-Laptop-Ben-T/PrjAr/_X_/VideoKaartMicroBlaze.cache/ip 
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'background_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'sprite63x63_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'sprite31x31_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'Sprite15x15_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_rst_clk_wiz_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'PmodIPs_IO_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'background_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'sprite63x63_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'sprite31x31_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'Sprite15x15_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_rst_clk_wiz_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'PmodIPs_IO_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_2_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_IO_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_IO_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_rst_clk_wiz_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PmodIPs_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PmodIPs_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Sprite15x15_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Sprite15x15_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'background'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'background'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sprite31x31_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sprite31x31_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sprite63x63'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sprite63x63'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\new\Videokaart_full.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Progh\VideoKaartMicroBlaze_second_edition.xpr\VideoKaartMicroBlaze\VideoKaartMicroBlaze.srcs\sources_1\imports\sources_1\new\InterfaceController.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Progh/VideoKaartMicroBlaze_second_edition.xpr/VideoKaartMicroBlaze_topversie.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 4186.789 ; gain = 0.281
ERROR: [Common 17-39] 'archive_project' failed due to earlier errors.
